HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||Top_Level.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/209||miv_rv32ima_l1_ahb_rocket_system.v(837);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/837
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||Top_Level.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/220||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/221||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/222||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/223||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/224||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/225||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/226||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/227||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/228||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/229||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/230||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/231||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/232||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/233||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/234||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/235||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/236||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/237||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/238||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/239||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/240||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/241||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/242||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/243||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/244||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG775||@N: Component MIRSLV2MIRMSTRBRIDGE_AHB not found in library "work" or "__hyper__lib__", but found in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB||Top_Level.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/245||mirslv2mirmstrbridge_ahb.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/21
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||Top_Level.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/246||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Top_Level.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/247||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||Top_Level.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/248||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/249||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/250||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/251||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/252||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/253||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/254||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/255||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/256||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/257||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/258||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/259||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/260||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||Top_Level.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/261||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/262||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/263||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/264||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/265||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/266||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/267||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/313||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/314||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/315||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/354||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/355||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/356||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/501||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/502||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/503||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/504||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/505||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/506||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/545||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/546||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/547||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/586||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/587||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/588||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG360||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||Top_Level.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/822||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis||CG360||@W:Removing wire R, as there is no assignment to it.||Top_Level.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/831||CoreSCCB.v(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/25
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||Top_Level.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/906||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||Top_Level.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/907||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||Top_Level.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/908||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||Top_Level.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/909||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire URSTBInt, as there is no assignment to it.||Top_Level.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/910||corejtagdebug.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/219
Implementation;Synthesis||CG360||@W:Removing wire URSTBInvInt, as there is no assignment to it.||Top_Level.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/911||corejtagdebug.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/920||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/921||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/922||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/923||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/924||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/925||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/926||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/927||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/928||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/929||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/930||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/931||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/932||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/933||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/934||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/935||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/936||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/937||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/938||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/939||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/942||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/943||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/944||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/945||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/946||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/947||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/948||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/949||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/950||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/951||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/952||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/953||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/954||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/955||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/956||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/957||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/958||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/959||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/960||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/961||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/962||miv_rv32ima_l1_ahb_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/963||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/964||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/965||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/966||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/967||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/968||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/969||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/970||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/971||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/972||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/973||miv_rv32ima_l1_ahb_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/975||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||Top_Level.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/976||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||Top_Level.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/977||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/978||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/979||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||Top_Level.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/980||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/981||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/983||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/984||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/985||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/986||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/987||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/988||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/989||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/990||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/991||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/992||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/993||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/994||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/995||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/996||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/997||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/998||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/999||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1000||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1001||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1002||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1003||miv_rv32ima_l1_ahb_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1004||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1005||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1006||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1007||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1008||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1009||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1010||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1011||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1012||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1013||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1014||miv_rv32ima_l1_ahb_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1016||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1017||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1018||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1019||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1020||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1021||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1022||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1024||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1025||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1026||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1027||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1028||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1029||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1030||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1031||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1032||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1033||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1034||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1035||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1036||miv_rv32ima_l1_ahb_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1037||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1038||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1039||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1040||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1041||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1042||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1043||miv_rv32ima_l1_ahb_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1045||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1046||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1047||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1049||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1050||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1051||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1052||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1053||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1054||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1055||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1056||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1057||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1058||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1059||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1060||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1061||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1062||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1063||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1064||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1065||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1066||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1067||miv_rv32ima_l1_ahb_queue_5.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1068||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1069||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1070||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1071||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1072||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1073||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1074||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1075||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1076||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1077||miv_rv32ima_l1_ahb_queue_5.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1079||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1080||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1081||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1082||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1083||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1084||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1092||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1093||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1094||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1095||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1096||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1097||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1098||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1099||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1100||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1101||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1102||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1103||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1104||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1105||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1106||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1107||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1108||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1111||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1112||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1113||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1114||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1115||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1116||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1117||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1118||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1121||miv_rv32ima_l1_ahb_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1122||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1123||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1124||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1125||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1126||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1127||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1128||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1129||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1130||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1131||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1132||miv_rv32ima_l1_ahb_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1134||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1135||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1136||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1137||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1138||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1139||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1140||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1142||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1143||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1144||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1145||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1146||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/157
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1147||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1148||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1149||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1150||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1153||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1154||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1155||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1156||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1157||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1158||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1159||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1166||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1167||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/131
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1168||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1169||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1170||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1171||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1172||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1177||miv_rv32ima_l1_ahb_repeater.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1178||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1179||miv_rv32ima_l1_ahb_repeater.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1180||miv_rv32ima_l1_ahb_repeater.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1181||miv_rv32ima_l1_ahb_repeater.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1182||miv_rv32ima_l1_ahb_repeater.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1183||miv_rv32ima_l1_ahb_repeater.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1184||miv_rv32ima_l1_ahb_repeater.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1187||miv_rv32ima_l1_ahb_repeater_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1188||miv_rv32ima_l1_ahb_repeater_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1189||miv_rv32ima_l1_ahb_repeater_2.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1190||miv_rv32ima_l1_ahb_repeater_2.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1191||miv_rv32ima_l1_ahb_repeater_2.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1192||miv_rv32ima_l1_ahb_repeater_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1193||miv_rv32ima_l1_ahb_repeater_2.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1194||miv_rv32ima_l1_ahb_repeater_2.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1197||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1198||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/156
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1199||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/158
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1200||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/160
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||Top_Level.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1204||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||Top_Level.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1205||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||Top_Level.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1206||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1208||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1210||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||Top_Level.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1211||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1212||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1226||miv_rv32ima_l1_ahb_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1229||miv_rv32ima_l1_ahb_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1232||miv_rv32ima_l1_ahb_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1234||miv_rv32ima_l1_ahb_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1236||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1241||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1266||miv_rv32ima_l1_ahb_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1269||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1279||miv_rv32ima_l1_ahb_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1283||miv_rv32ima_l1_ahb_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1288||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||Top_Level.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1290||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||Top_Level.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1291||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||Top_Level.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1292||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||Top_Level.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1293||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||Top_Level.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1294||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||Top_Level.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1295||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||Top_Level.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1296||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||Top_Level.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1297||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||Top_Level.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1298||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||Top_Level.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1299||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||Top_Level.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1300||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||Top_Level.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1301||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||Top_Level.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1302||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||Top_Level.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1303||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||Top_Level.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1304||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||Top_Level.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1305||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||Top_Level.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1306||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||Top_Level.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1307||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||Top_Level.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1308||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||Top_Level.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1309||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||Top_Level.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1310||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||Top_Level.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1311||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||Top_Level.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1312||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||Top_Level.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1313||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||Top_Level.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1314||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||Top_Level.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1315||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||Top_Level.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1316||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||Top_Level.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1317||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||Top_Level.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1318||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||Top_Level.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1319||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||Top_Level.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1320||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||Top_Level.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1321||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||Top_Level.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1322||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||Top_Level.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1323||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||Top_Level.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1324||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||Top_Level.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1325||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||Top_Level.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1326||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||Top_Level.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1327||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||Top_Level.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1328||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||Top_Level.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1329||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||Top_Level.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1330||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||Top_Level.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1331||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||Top_Level.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1332||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||Top_Level.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1333||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||Top_Level.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1334||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||Top_Level.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1335||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||Top_Level.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1336||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||Top_Level.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1337||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||Top_Level.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1338||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||Top_Level.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1339||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||Top_Level.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1340||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||Top_Level.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1341||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||Top_Level.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1342||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||Top_Level.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1343||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||Top_Level.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1344||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||Top_Level.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1345||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||Top_Level.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1346||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||Top_Level.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1347||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||Top_Level.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1348||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||Top_Level.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1349||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||Top_Level.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1350||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||Top_Level.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1351||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||Top_Level.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1352||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||Top_Level.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1353||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||Top_Level.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1354||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||Top_Level.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1355||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||Top_Level.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1356||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||Top_Level.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1357||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||Top_Level.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1358||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||Top_Level.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1359||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||Top_Level.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1360||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||Top_Level.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1361||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||Top_Level.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1362||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||Top_Level.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1363||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||Top_Level.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1364||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||Top_Level.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1365||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||Top_Level.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1366||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||Top_Level.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1367||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||Top_Level.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1368||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||Top_Level.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1369||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||Top_Level.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1370||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||Top_Level.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1371||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||Top_Level.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1372||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||Top_Level.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1373||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||Top_Level.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1374||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||Top_Level.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1375||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||Top_Level.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1376||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||Top_Level.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1377||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1378||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1379||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1380||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1381||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1382||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1383||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1384||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1385||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1386||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1387||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1389||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1393||miv_rv32ima_l1_ahb_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1395||miv_rv32ima_l1_ahb_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1400||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1404||miv_rv32ima_l1_ahb_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.||Top_Level.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1410||miv_rv32ima_l1_ahb_tldebug_module_debug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/138
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1414||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1418||miv_rv32ima_l1_ahb_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1420||miv_rv32ima_l1_ahb_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||Top_Level.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1421||miv_rv32ima_l1_ahb_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1423||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1425||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1426||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1427||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1428||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1429||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1433||miv_rv32ima_l1_ahb_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1436||miv_rv32ima_l1_ahb_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1438||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1439||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1440||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||Top_Level.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1441||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||Top_Level.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1442||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||Top_Level.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1443||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||Top_Level.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1444||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1445||miv_rv32ima_l1_ahb_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1447||miv_rv32ima_l1_ahb_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||Top_Level.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1448||miv_rv32ima_l1_ahb_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1450||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1452||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||Top_Level.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1453||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1455||miv_rv32ima_l1_ahb_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1457||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1458||miv_rv32ima_l1_ahb_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1460||miv_rv32ima_l1_ahb_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1462||miv_rv32ima_l1_ahb_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||Top_Level.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1464||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||Top_Level.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1465||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||Top_Level.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1466||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1467||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1468||miv_rv32ima_l1_ahb_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1470||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||Top_Level.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1471||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||Top_Level.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1472||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1473||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1474||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||Top_Level.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1475||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1476||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1477||miv_rv32ima_l1_ahb_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1479||miv_rv32ima_l1_ahb_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1481||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||Top_Level.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1482||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1483||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1484||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1485||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1486||miv_rv32ima_l1_ahb_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1489||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1496||miv_rv32ima_l1_ahb_csrfile.v(1398);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1398
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||Top_Level.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1498||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1501||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1502||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1503||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1504||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1505||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1506||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1507||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1508||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1509||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1512||miv_rv32ima_l1_ahb_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1519||miv_rv32ima_l1_ahb_rocket.v(2498);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2498
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1521||miv_rv32ima_l1_ahb_rocket.v(1488);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/1488
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1522||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1523||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1524||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1525||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||Top_Level.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1526||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||Top_Level.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1527||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||Top_Level.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1528||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1529||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1533||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1536||miv_rv32ima_l1_ahb_queue_16.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/253
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1538||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1539||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1540||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1541||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1542||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1543||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1544||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1545||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/460
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1547||miv_rv32ima_l1_ahb_tlto_ahb.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/459
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1549||miv_rv32ima_l1_ahb_queue_18.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1551||miv_rv32ima_l1_ahb_queue_19.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1553||miv_rv32ima_l1_ahb_tlerror_error.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/375
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1555||miv_rv32ima_l1_ahb_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1557||miv_rv32ima_l1_ahb_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1559||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1561||miv_rv32ima_l1_ahb_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1565||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1567||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1570||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1572||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1574||miv_rv32ima_l1_ahb_rocket_system.v(1835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1835
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_SEC, as there is no assignment to it.||Top_Level.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1582||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_DED, as there is no assignment to it.||Top_Level.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1583||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_SEC, as there is no assignment to it.||Top_Level.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1584||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_DED, as there is no assignment to it.||Top_Level.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1585||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CG360||@W:Removing wire DRV_TDO, as there is no assignment to it.||Top_Level.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1586||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CL318||@W:*Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1588||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1589||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1590||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1591||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CL318||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1592||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1640||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1641||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1642||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1643||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1644||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1645||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1682||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1683||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1684||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1685||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1722||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1723||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1893||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1894||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1895||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1896||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1897||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1898||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1899||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1900||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1901||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1902||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1903||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1904||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1905||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1906||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1907||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(1908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1908||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1909||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1910||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1911||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1912||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1913||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1914||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Top_Level.srr(1915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1915||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Top_Level.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1916||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1917||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1918||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Top_Level.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1919||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1923||MSS_SubSystem_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1924||MSS_SubSystem_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1925||MSS_SubSystem_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1926||MSS_SubSystem_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1944||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1945||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1946||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1947||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1948||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL247||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||Top_Level.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1957||MSS_SubSystem_sb_HPMS.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Top_Level.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1966||MSS_SubSystem_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1970||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1971||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1972||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1973||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Top_Level.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1974||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Top_Level.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1981||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Top_Level.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1988||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Top_Level.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1995||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Top_Level.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2002||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Top_Level.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2012||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Top_Level.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2013||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Top_Level.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2014||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Top_Level.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2015||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Top_Level.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2016||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Top_Level.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2017||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Top_Level.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2018||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Top_Level.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2019||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Top_Level.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2020||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Top_Level.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2021||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Top_Level.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2022||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Top_Level.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2023||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Top_Level.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2024||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Top_Level.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2025||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Top_Level.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2026||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Top_Level.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2027||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Top_Level.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2028||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Top_Level.srr(2029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2029||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2031||coreconfigp.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/447
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2038||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2040||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2042||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2044||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2046||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2048||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2050||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2052||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2054||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2056||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2058||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2060||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2062||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2064||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2066||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2068||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2070||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2072||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2074||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2076||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2078||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||Top_Level.srr(2080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2080||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||Top_Level.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2081||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||Top_Level.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2082||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||Top_Level.srr(2083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2083||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||Top_Level.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2084||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||Top_Level.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2085||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||Top_Level.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2086||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||Top_Level.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2087||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||Top_Level.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2089||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||Top_Level.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2090||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Top_Level.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2091||coreahblite_matrix4x16.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Top_Level.srr(2092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2092||coreahblite_matrix4x16.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||Top_Level.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2093||coreahblite_matrix4x16.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Top_Level.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2094||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Top_Level.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2095||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||Top_Level.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2096||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Top_Level.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2097||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Top_Level.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2098||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||Top_Level.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2099||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Top_Level.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2100||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Top_Level.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2101||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||Top_Level.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2102||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Top_Level.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2103||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Top_Level.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2104||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||Top_Level.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2105||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Top_Level.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2106||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Top_Level.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2107||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||Top_Level.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2108||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Top_Level.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2109||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Top_Level.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2110||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||Top_Level.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2111||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Top_Level.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2112||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Top_Level.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2113||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||Top_Level.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2114||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Top_Level.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2115||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Top_Level.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2116||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||Top_Level.srr(2117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2117||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Top_Level.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2118||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Top_Level.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2119||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||Top_Level.srr(2120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2120||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Top_Level.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2121||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||Top_Level.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2122||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||Top_Level.srr(2123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2123||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||Top_Level.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2124||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||Top_Level.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2125||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||Top_Level.srr(2126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2126||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||Top_Level.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2127||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||Top_Level.srr(2128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2128||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||Top_Level.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2129||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||Top_Level.srr(2130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2130||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||Top_Level.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2131||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||Top_Level.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2132||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||Top_Level.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2133||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||Top_Level.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2134||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||Top_Level.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2135||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||Top_Level.srr(2136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2136||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||Top_Level.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2137||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||Top_Level.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2138||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||Top_Level.srr(2140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2140||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||Top_Level.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2141||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Top_Level.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2142||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Top_Level.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2143||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Top_Level.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2144||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Top_Level.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2145||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Top_Level.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2146||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Top_Level.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2147||coreahblite_masterstage.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Top_Level.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2148||coreahblite_masterstage.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Top_Level.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2149||coreahblite_masterstage.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Top_Level.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2150||coreahblite_masterstage.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Top_Level.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2151||coreahblite_masterstage.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Top_Level.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2152||coreahblite_masterstage.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Top_Level.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2153||coreahblite_masterstage.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Top_Level.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2154||coreahblite_masterstage.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Top_Level.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2155||coreahblite_masterstage.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Top_Level.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2156||coreahblite_masterstage.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Top_Level.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2157||coreahblite_masterstage.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Top_Level.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2158||coreahblite_masterstage.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Top_Level.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2159||coreahblite_masterstage.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Top_Level.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2160||coreahblite_masterstage.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Top_Level.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2161||coreahblite_masterstage.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Top_Level.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2162||coreahblite_masterstage.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2167||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2168||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL190||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2171||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2172||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2173||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2221||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2222||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2223||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||Top_Level.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2224||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2225||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||Top_Level.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2228||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2229||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2230||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2235||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2236||miv_rv32ima_l1_ahb_tlto_ahb.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2238||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2239||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||Top_Level.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2243||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2250||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2263||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||Top_Level.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2270||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||Top_Level.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2273||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2278||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2279||miv_rv32ima_l1_ahb_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2280||miv_rv32ima_l1_ahb_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||Top_Level.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2282||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||Top_Level.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2283||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||Top_Level.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2286||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2287||miv_rv32ima_l1_ahb_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2288||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2289||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2290||miv_rv32ima_l1_ahb_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||Top_Level.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2296||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2310||miv_rv32ima_l1_ahb_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2318||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||Top_Level.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2326||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||Top_Level.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2327||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||Top_Level.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2328||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||Top_Level.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2332||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2338||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2339||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2340||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2341||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||Top_Level.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2351||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||Top_Level.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2352||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2361||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2362||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||Top_Level.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2363||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2365||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2366||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2371||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||Top_Level.srr(2372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2372||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2373||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2376||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2377||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2379||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2380||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2395||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2410||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL190||@W:Optimizing register bit SCCB_CLK_CNTR[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2420||CoreSCCB_APB.v(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB_APB.v'/linenumber/87
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of SCCB_CLK_CNTR[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2421||CoreSCCB_APB.v(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB_APB.v'/linenumber/87
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2422||CoreSCCB_APB.v(123);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB_APB.v'/linenumber/123
Implementation;Synthesis||CL190||@W:Optimizing register bit step[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2429||CoreSCCB.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of step[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2430||CoreSCCB.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of data_out[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2431||CoreSCCB.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2432||CoreSCCB.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of data_out[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2433||CoreSCCB.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2437||coreapb3.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/407
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||Top_Level.srr(2441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2441||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||Top_Level.srr(2445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2445||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||Top_Level.srr(2452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2452||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||Top_Level.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2462||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2469||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2471||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2473||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2475||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2477||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2479||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2481||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2483||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2485||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2487||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2489||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2491||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2493||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2495||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2497||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2499||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2501||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2503||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2505||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2507||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2509||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2515||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2516||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2517||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2518||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2522||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2524||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2526||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2528||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2530||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2532||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2534||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2536||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2538||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2540||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2542||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2544||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2546||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2548||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2550||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2552||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2554||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2556||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2558||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2560||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2562||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||Top_Level.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2567||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2589||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2590||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2699||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2717||null;null
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2718||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2719||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2720||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2721||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2722||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2723||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2724||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_7 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2725||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_6 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2726||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2727||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2728||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2729||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2730||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2731||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2732||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2733||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2734||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2735||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2736||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2737||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2738||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2739||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2740||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2741||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2742||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2743||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2744||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2745||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2746||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2747||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2748||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2749||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2750||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2751||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2752||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2753||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2754||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2755||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2756||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2757||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2758||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2759||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2760||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2761||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2762||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2763||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2764||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2765||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2766||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2767||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2768||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2769||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2770||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2771||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2772||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2773||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2774||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2775||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2776||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2777||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2778||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2779||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2780||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2781||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2782||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2783||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2784||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2785||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2786||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2787||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2788||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2789||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2790||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2791||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2792||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2793||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2794||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2795||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2796||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2797||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2798||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2799||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2800||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2801||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2802||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2803||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2804||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2805||miv_rv32ima_l1_ahb_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2806||miv_rv32ima_l1_ahb_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2807||miv_rv32ima_l1_ahb_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2808||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2809||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2810||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2811||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2812||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2813||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2814||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2815||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2816||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2817||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2818||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2819||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2820||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2821||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2822||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2823||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2824||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2825||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2826||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2827||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2828||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2829||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2830||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2831||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2832||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2833||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2834||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2835||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2836||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2837||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2838||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2839||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2840||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2841||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2842||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2843||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2844||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2845||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2846||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2847||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2848||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2849||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2850||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2853||miv_rv32ima_l1_ahb_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2854||miv_rv32ima_l1_ahb_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2855||miv_rv32ima_l1_ahb_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2856||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2857||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2858||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2859||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2860||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2861||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2862||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2863||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2864||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2865||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2866||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2867||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2868||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2869||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2870||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2871||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2874||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(2875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2875||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2876||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2877||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2878||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2879||mss_subsystem_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2880||mss_subsystem_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2881||mss_subsystem_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2882||mss_subsystem_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z10(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z10(verilog)) has its enable tied to GND.||Top_Level.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2883||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2884||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2885||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2886||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2887||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2888||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Top_Level.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2889||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2890||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2891||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2892||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2893||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2894||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2895||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2896||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2897||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Top_Level.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2898||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2899||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.||Top_Level.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2900||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.||Top_Level.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2901||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2902||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.||Top_Level.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2903||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_0(verilog) because it does not drive other instances.||Top_Level.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2904||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2905||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.||Top_Level.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2906||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_1(verilog) because it does not drive other instances.||Top_Level.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2907||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||Top_Level.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2908||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(2909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2909||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2910||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_0(verilog) because it does not drive other instances.||Top_Level.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2911||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2912||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_3(verilog) because it does not drive other instances.||Top_Level.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2913||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_1(verilog) because it does not drive other instances.||Top_Level.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2914||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2915||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_2(verilog) because it does not drive other instances.||Top_Level.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2916||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_2(verilog) because it does not drive other instances.||Top_Level.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2917||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2918||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_3(verilog) because it does not drive other instances.||Top_Level.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2919||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||Top_Level.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2920||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2921||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2922||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||Top_Level.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2923||miv_rv32ima_l1_ahb_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||Top_Level.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2924||miv_rv32ima_l1_ahb_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||Top_Level.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2925||miv_rv32ima_l1_ahb_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||Top_Level.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2926||miv_rv32ima_l1_ahb_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||Top_Level.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2927||miv_rv32ima_l1_ahb_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||Top_Level.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2928||miv_rv32ima_l1_ahb_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||Top_Level.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2929||miv_rv32ima_l1_ahb_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||Top_Level.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2930||miv_rv32ima_l1_ahb_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||Top_Level.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2931||miv_rv32ima_l1_ahb_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||Top_Level.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2932||miv_rv32ima_l1_ahb_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||Top_Level.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2933||miv_rv32ima_l1_ahb_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||Top_Level.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2934||miv_rv32ima_l1_ahb_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||Top_Level.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2935||miv_rv32ima_l1_ahb_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||Top_Level.srr(2936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2936||miv_rv32ima_l1_ahb_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||Top_Level.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2937||miv_rv32ima_l1_ahb_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||Top_Level.srr(2938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2938||miv_rv32ima_l1_ahb_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||Top_Level.srr(2939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2939||miv_rv32ima_l1_ahb_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||Top_Level.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2940||miv_rv32ima_l1_ahb_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||Top_Level.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2941||miv_rv32ima_l1_ahb_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||Top_Level.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2942||miv_rv32ima_l1_ahb_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||Top_Level.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2943||miv_rv32ima_l1_ahb_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||Top_Level.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2944||miv_rv32ima_l1_ahb_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||Top_Level.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2945||miv_rv32ima_l1_ahb_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||Top_Level.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2946||miv_rv32ima_l1_ahb_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||Top_Level.srr(2947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2947||miv_rv32ima_l1_ahb_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||Top_Level.srr(2948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2948||miv_rv32ima_l1_ahb_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||Top_Level.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2949||miv_rv32ima_l1_ahb_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||Top_Level.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2950||miv_rv32ima_l1_ahb_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.||Top_Level.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2951||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance Queue_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.||Top_Level.srr(2952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2952||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.||Top_Level.srr(2953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2953||miv_rv32ima_l1_ahb_tlerror_error.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/235
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z13_0(verilog) because it does not drive other instances.||Top_Level.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2954||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2955||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_5(verilog) because it does not drive other instances.||Top_Level.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2956||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z13_1(verilog) because it does not drive other instances.||Top_Level.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2957||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2958||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_6(verilog) because it does not drive other instances.||Top_Level.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2959||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2960||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2961||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2962||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2963||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2964||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2965||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2966||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2967||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2968||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2969||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2970||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2971||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2972||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2973||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2974||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2975||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2976||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2977||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2978||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2979||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2980||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2981||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2982||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2983||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2984||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2985||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2986||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2987||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2988||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2989||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2990||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2991||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2992||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2993||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2994||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2995||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2996||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2997||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2998||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2999||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3000||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3001||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3002||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3003||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3004||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3005||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3006||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3007||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||Top_Level.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3008||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.||Top_Level.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3009||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3010||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3011||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3012||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3013||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog) because it does not drive other instances.||Top_Level.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3014||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||Top_Level.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3015||miv_rv32ima_l1_ahb_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3016||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3017||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3018||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3019||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3020||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3021||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance reg\$(in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3022||miv_rv32ima_l1_ahb_negative_edge_latch.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3023||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.||Top_Level.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3024||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog) because it does not drive other instances.||Top_Level.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3025||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog) because it does not drive other instances.||Top_Level.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3026||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3027||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3028||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3029||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3030||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3031||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3032||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3033||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z16(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3034||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3035||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3036||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3037||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3038||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3039||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_Level.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3084||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top_Level.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3086||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.||Top_Level.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3150||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_cck.rpt" .||Top_Level.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3257||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3292||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3308||null;null
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3313||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3314||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3315||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3316||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3317||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO_t (in view: work.MiV_Core32(verilog)) on net DRV_TDO (in view: work.MiV_Core32(verilog)) has its enable tied to GND.||Top_Level.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3318||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3319||mss_subsystem_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3320||mss_subsystem_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3321||mss_subsystem_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3322||mss_subsystem_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3323||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||Top_Level.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3324||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3325||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3326||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3327||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3328||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3329||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3334||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3335||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3336||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3337||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3338||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. ||Top_Level.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3339||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. ||Top_Level.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3340||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. ||Top_Level.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3341||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. ||Top_Level.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3342||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. ||Top_Level.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3343||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. ||Top_Level.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3344||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. ||Top_Level.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3345||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. ||Top_Level.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3346||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. ||Top_Level.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3347||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. ||Top_Level.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3348||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. ||Top_Level.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3349||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. ||Top_Level.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3350||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. ||Top_Level.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3351||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. ||Top_Level.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3352||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. ||Top_Level.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3353||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. ||Top_Level.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3354||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. ||Top_Level.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3355||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. ||Top_Level.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3356||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. ||Top_Level.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3357||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. ||Top_Level.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3358||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. ||Top_Level.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3359||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. ||Top_Level.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3360||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. ||Top_Level.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3361||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. ||Top_Level.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3362||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. ||Top_Level.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3363||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. ||Top_Level.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3364||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. ||Top_Level.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3365||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3366||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3367||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3368||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3369||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3370||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3371||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3372||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3373||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3374||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3375||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3376||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3377||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3378||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3379||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3380||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3381||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3382||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3383||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3384||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3385||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3386||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3387||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3388||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3389||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3390||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3391||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3392||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3393||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3394||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3395||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3396||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3397||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3398||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3399||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3400||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3401||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3402||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3403||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3404||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3405||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. ||Top_Level.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3406||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. ||Top_Level.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3407||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3408||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3409||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3410||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3411||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3412||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3413||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3414||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3415||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3416||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3417||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3418||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3419||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3420||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3421||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3422||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3423||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3424||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3425||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3426||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3427||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3428||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3429||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3430||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3431||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3432||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3433||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3434||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3435||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3436||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3442||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3443||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3444||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3445||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3446||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3447||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3448||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3449||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3450||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3451||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3452||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3453||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3454||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3455||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3456||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3475||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3476||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3477||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3478||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3479||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3480||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3499||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3500||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3501||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3502||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3503||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3504||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3523||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3524||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3525||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.||Top_Level.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3530||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3531||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3532||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3533||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3534||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3535||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3536||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3537||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3538||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3539||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3540||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3541||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3542||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3543||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3544||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3545||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3546||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3547||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3548||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3549||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3550||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3551||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3552||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3553||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3554||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3555||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3556||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3557||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3558||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3559||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3560||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3561||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3562||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3570||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] ||Top_Level.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3576||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] ||Top_Level.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3577||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.||Top_Level.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3578||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||Top_Level.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3579||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||Top_Level.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3580||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||Top_Level.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3581||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.||Top_Level.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3582||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.||Top_Level.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3583||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3584||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3585||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3586||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3587||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||Top_Level.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3588||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3589||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3590||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3591||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||Top_Level.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3592||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3593||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3594||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3595||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3596||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3597||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3598||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3599||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3600||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3601||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3602||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||Top_Level.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3603||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||Top_Level.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3604||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||Top_Level.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3605||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||Top_Level.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3606||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||Top_Level.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3607||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||Top_Level.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3608||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||Top_Level.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3609||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||Top_Level.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3610||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3611||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3612||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3613||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3614||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3615||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3616||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3617||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3618||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3619||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3620||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3621||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3622||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3623||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3624||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3625||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3626||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3627||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3628||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3629||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3630||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3631||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3632||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3633||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3634||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3635||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3636||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3637||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3638||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3639||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3640||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3641||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3642||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3643||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3644||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3645||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3646||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3647||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3648||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3649||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3650||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3651||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3652||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||Top_Level.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3653||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3654||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3655||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3656||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3657||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3658||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3659||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3660||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3661||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3662||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3663||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3664||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3665||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3666||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3667||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3668||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3669||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3670||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3671||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3672||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3673||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3674||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3675||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3676||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3677||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3678||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3679||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3680||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3681||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3682||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.||Top_Level.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3688||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.||Top_Level.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3689||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.||Top_Level.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3690||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3691||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3692||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3693||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.||Top_Level.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3694||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(3695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3695||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3696||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3697||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3698||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||Top_Level.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3708||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||Top_Level.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3709||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3710||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3711||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3712||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3713||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3714||miv_rv32ima_l1_ahb_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3715||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3716||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore1_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3717||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore1_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3718||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3719||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3720||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3721||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3722||miv_rv32ima_l1_ahb_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3723||miv_rv32ima_l1_ahb_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3724||miv_rv32ima_l1_ahb_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3725||miv_rv32ima_l1_ahb_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||BN362||@N: Removing sequential instance s1_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) because it does not drive other instances.||Top_Level.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3726||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3727||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3728||miv_rv32ima_l1_ahb_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))||Top_Level.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3729||miv_rv32ima_l1_ahb_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/238
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3730||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3731||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3732||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3733||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3734||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3735||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3736||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3737||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3738||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3739||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3740||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3741||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3744||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3745||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3746||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3747||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3748||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3749||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3750||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3751||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3752||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3753||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3754||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3755||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3756||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3757||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3758||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3759||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3760||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3761||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3762||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3763||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3764||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3765||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3766||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3767||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3768||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3769||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3770||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3771||miv_rv32ima_l1_ahb_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3772||miv_rv32ima_l1_ahb_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3773||miv_rv32ima_l1_ahb_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3774||miv_rv32ima_l1_ahb_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] ||Top_Level.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3784||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.||Top_Level.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3785||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||Top_Level.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3786||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.||Top_Level.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3787||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||Top_Level.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3788||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.||Top_Level.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3789||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||Top_Level.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3790||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.||Top_Level.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3791||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||Top_Level.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3792||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] ||Top_Level.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3793||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] ||Top_Level.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3794||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3800||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3801||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3802||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3803||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3804||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3807||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreConfigMaster_Z11(verilog) instance pause_count[4:0] ||Top_Level.srr(3839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3839||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z11(verilog))||Top_Level.srr(3840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3840||coreconfigmaster.v(573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/573
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z16(verilog) instance count_ddr[13:0] ||Top_Level.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3868||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] ||Top_Level.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3869||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] ||Top_Level.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3870||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB_APB_Z9(verilog) instance SCCB_CLK_CNTR[7:0] ||Top_Level.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3876||coresccb_apb.v(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB_APB.v'/linenumber/87
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance step[5:0] ||Top_Level.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3877||coresccb.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3881||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3882||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3883||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3884||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3885||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3886||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3887||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3888||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3889||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3890||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3891||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3895||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3896||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3897||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3898||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3899||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3900||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3901||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3902||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3903||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3904||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3905||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3906||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3907||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FF150||@N: Multiplier MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.||Top_Level.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3908||miv_rv32ima_l1_ahb_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/289
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3909||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3910||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3911||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3912||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3913||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3914||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3915||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3916||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3917||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3918||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3919||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3920||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3921||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3922||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3923||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3924||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3925||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3926||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3927||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3928||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3929||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3930||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3931||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3932||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3933||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address_ram0_[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3943||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address_ram1_[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3944||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3945||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3946||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_addr[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tltoahb._T_167_addr[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3947||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN132||@W:Removing instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3948||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3955||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3956||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3957||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3958||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3959||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3960||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3961||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3962||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3963||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3964||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3965||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3966||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3967||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3968||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3969||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3970||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3971||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3972||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3973||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3974||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3975||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3976||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3977||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3978||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3979||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3980||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_2720 ||Top_Level.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4003||null;null
Implementation;Synthesis||FP130||@N: Promoting Net INIT_DONE_int_arst on CLKINT  I_2721 ||Top_Level.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4004||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_2722 ||Top_Level.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4005||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2723 ||Top_Level.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4006||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.q_arst on CLKINT  I_2724 ||Top_Level.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4007||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_49_arst on CLKINT  I_2725 ||Top_Level.srr(4008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4008||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_clk_base_arst on CLKINT  I_2726 ||Top_Level.srr(4009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4009||null;null
Implementation;Synthesis||FP130||@N: Promoting Net URSTB_arst on CLKINT  I_2727 ||Top_Level.srr(4010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4010||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.un1_reset_debug_arst on CLKINT  I_2728 ||Top_Level.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4011||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_arst on CLKINT  I_2729 ||Top_Level.srr(4012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4012||null;null
Implementation;Synthesis||FP130||@N: Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_2730 ||Top_Level.srr(4013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4013||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_2731 ||Top_Level.srr(4014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4014||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top_Level.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4065||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Top_Level.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4066||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||Top_Level.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4074||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB with period 80.00ns ||Top_Level.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4075||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||Top_Level.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4076||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/CCC_0/GL0 with period 20.00ns ||Top_Level.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4077||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.||Top_Level.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4078||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4777||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SubSystem_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4778||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4779||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_SubSystem_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4780||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4781||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4782||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT443||@W:Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(4783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4783||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/21
