 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 15:39:27 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[17] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[17] (in)                            0.000      0.000 r
  U245/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U246/Y (INVX1)                       705440.500 2912549.500 f
  U260/Y (NAND2X1)                     918764.250 3831313.750 r
  U215/Y (AND2X1)                      2169657.250
                                                  6000971.000 r
  U216/Y (INVX1)                       721180.500 6722151.500 f
  U169/Y (AND2X1)                      2458083.500
                                                  9180235.000 f
  U170/Y (INVX1)                       -1175043.000
                                                  8005192.000 r
  U93/Y (AND2X1)                       1881337.000
                                                  9886529.000 r
  U94/Y (INVX1)                        708151.000 10594680.000 f
  U74/Y (XOR2X1)                       5583856.000
                                                  16178536.000 r
  U264/Y (OR2X1)                       2349688.000
                                                  18528224.000 r
  U135/Y (AND2X1)                      2195650.000
                                                  20723874.000 r
  U136/Y (INVX1)                       708918.000 21432792.000 f
  U250/Y (XNOR2X1)                     6583414.000
                                                  28016206.000 f
  U110/Y (AND2X1)                      2051896.000
                                                  30068102.000 f
  U111/Y (INVX1)                       -1187422.000
                                                  28880680.000 r
  U177/Y (AND2X1)                      2199080.000
                                                  31079760.000 r
  U178/Y (INVX1)                       707806.000 31787566.000 f
  U274/Y (OR2X1)                       2117890.000
                                                  33905456.000 f
  U313/Y (NAND2X1)                     876484.000 34781940.000 r
  U103/Y (XNOR2X1)                     6321476.000
                                                  41103416.000 r
  U104/Y (INVX1)                       821412.000 41924828.000 f
  U319/Y (XOR2X1)                      5580188.000
                                                  47505016.000 r
  U145/Y (AND2X1)                      1819180.000
                                                  49324196.000 r
  U146/Y (INVX1)                       715512.000 50039708.000 f
  U137/Y (AND2X1)                      2458080.000
                                                  52497788.000 f
  U138/Y (INVX1)                       -1187204.000
                                                  51310584.000 r
  U147/Y (OR2X1)                       1775924.000
                                                  53086508.000 r
  U148/Y (INVX1)                       707032.000 53793540.000 f
  U331/Y (NAND2X1)                     1285776.000
                                                  55079316.000 r
  U139/Y (AND2X1)                      1818748.000
                                                  56898064.000 r
  U140/Y (INVX1)                       707632.000 57605696.000 f
  U332/Y (AND2X1)                      1862548.000
                                                  59468244.000 f
  out[0] (out)                            0.000   59468244.000 f
  data arrival time                               59468244.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -59468244.000
  -----------------------------------------------------------
  slack (MET)                                     140531760.000


1
