{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567121971733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567121971733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 20:39:31 2019 " "Processing started: Thu Aug 29 20:39:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567121971733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567121971733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula20190829 -c aula20190829 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula20190829 -c aula20190829" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567121971733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1567121972671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_rsp_xbar_mux " "Found entity 1: aula20190829_QSYS_rsp_xbar_mux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_rsp_xbar_demux " "Found entity 1: aula20190829_QSYS_rsp_xbar_demux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_pio_out " "Found entity 1: aula20190829_QSYS_pio_out" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_out.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_pio_in " "Found entity 1: aula20190829_QSYS_pio_in" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_in.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_onchip_memory2_0 " "Found entity 1: aula20190829_QSYS_onchip_memory2_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_test_bench " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_test_bench" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_oci_test_bench " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_oci_test_bench" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_nios2_qsys_0_register_bank_a_module " "Found entity 1: aula20190829_QSYS_nios2_qsys_0_register_bank_a_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_nios2_qsys_0_register_bank_b_module " "Found entity 2: aula20190829_QSYS_nios2_qsys_0_register_bank_b_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug " "Found entity 3: aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190829_QSYS_nios2_qsys_0_nios2_ocimem " "Found entity 5: aula20190829_QSYS_nios2_qsys_0_nios2_ocimem" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula20190829_QSYS_nios2_qsys_0_nios2_oci_break " "Found entity 7: aula20190829_QSYS_nios2_qsys_0_nios2_oci_break" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib " "Found entity 17: aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula20190829_QSYS_nios2_qsys_0_nios2_oci_im " "Found entity 18: aula20190829_QSYS_nios2_qsys_0_nios2_oci_im" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula20190829_QSYS_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: aula20190829_QSYS_nios2_qsys_0_nios2_performance_monitors" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula20190829_QSYS_nios2_qsys_0_nios2_oci " "Found entity 20: aula20190829_QSYS_nios2_qsys_0_nios2_oci" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula20190829_QSYS_nios2_qsys_0 " "Found entity 21: aula20190829_QSYS_nios2_qsys_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_jtag_uart_0_sim_scfifo_w " "Found entity 1: aula20190829_QSYS_jtag_uart_0_sim_scfifo_w" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_jtag_uart_0_scfifo_w " "Found entity 2: aula20190829_QSYS_jtag_uart_0_scfifo_w" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula20190829_QSYS_jtag_uart_0_sim_scfifo_r " "Found entity 3: aula20190829_QSYS_jtag_uart_0_sim_scfifo_r" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula20190829_QSYS_jtag_uart_0_scfifo_r " "Found entity 4: aula20190829_QSYS_jtag_uart_0_scfifo_r" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula20190829_QSYS_jtag_uart_0 " "Found entity 5: aula20190829_QSYS_jtag_uart_0" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_irq_mapper " "Found entity 1: aula20190829_QSYS_irq_mapper" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190829_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at aula20190829_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121972999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190829_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at aula20190829_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121972999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_id_router_default_decode " "Found entity 1: aula20190829_QSYS_id_router_default_decode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972999 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_id_router " "Found entity 2: aula20190829_QSYS_id_router" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_cmd_xbar_mux " "Found entity 1: aula20190829_QSYS_cmd_xbar_mux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121972999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121972999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_cmd_xbar_demux " "Found entity 1: aula20190829_QSYS_cmd_xbar_demux" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula20190829_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at aula20190829_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121973030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula20190829_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at aula20190829_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567121973030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/aula20190829_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/aula20190829_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS_addr_router_default_decode " "Found entity 1: aula20190829_QSYS_addr_router_default_decode" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973030 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula20190829_QSYS_addr_router " "Found entity 2: aula20190829_QSYS_addr_router" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula20190829_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973139 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula20190829_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_pio_out_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_pio_out_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973749 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_pio_out_s1_translator " "Found entity 1: aula20190829_qsys_pio_out_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_pio_in_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_pio_in_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973764 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_pio_in_s1_translator " "Found entity 1: aula20190829_qsys_pio_in_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: aula20190829_qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973780 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_onchip_memory2_0_s1_translator " "Found entity 1: aula20190829_qsys_onchip_memory2_0_s1_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973796 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973811 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_instruction_master_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_instruction_master_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: aula20190829_qsys_nios2_qsys_0_data_master_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973827 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_nios2_qsys_0_data_master_translator " "Found entity 1: aula20190829_qsys_nios2_qsys_0_data_master_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973843 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829_qsys/synthesis/aula20190829_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829_qsys/synthesis/aula20190829_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829_QSYS-rtl " "Found design unit 1: aula20190829_QSYS-rtl" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829_QSYS " "Found entity 1: aula20190829_QSYS" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula20190829.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula20190829.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula20190829-c_aula20190829 " "Found design unit 1: aula20190829-c_aula20190829" {  } { { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula20190829 " "Found entity 1: aula20190829" {  } { { "aula20190829.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121973874 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121973889 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121973889 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121973889 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula20190829_QSYS_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at aula20190829_QSYS_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1567121973905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula20190829 " "Elaborating entity \"aula20190829\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567121974311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS aula20190829_QSYS:xnios " "Elaborating entity \"aula20190829_QSYS\" for hierarchy \"aula20190829_QSYS:xnios\"" {  } { { "aula20190829.vhd" "xnios" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_test_bench aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_test_bench:the_aula20190829_QSYS_nios2_qsys_0_test_bench " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_test_bench\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_test_bench:the_aula20190829_QSYS_nios2_qsys_0_test_bench\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_test_bench" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_register_bank_a_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_register_bank_a_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_register_bank_a" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974780 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121974780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gh1 " "Found entity 1: altsyncram_1gh1" {  } { { "db/altsyncram_1gh1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_1gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121974983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121974983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gh1 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1gh1:auto_generated " "Elaborating entity \"altsyncram_1gh1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_a_module:aula20190829_QSYS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121974983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_register_bank_b_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_register_bank_b_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_register_bank_b" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975092 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121975092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gh1 " "Found entity 1: altsyncram_2gh1" {  } { { "db/altsyncram_2gh1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_2gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121975217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121975217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gh1 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2gh1:auto_generated " "Elaborating entity \"altsyncram_2gh1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_register_bank_b_module:aula20190829_QSYS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121975405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975405 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121975405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_ocimem aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"aula20190829_QSYS_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975639 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121975639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t81 " "Found entity 1: altsyncram_5t81" {  } { { "db/altsyncram_5t81.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_5t81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121975764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121975764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5t81 aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5t81:auto_generated " "Elaborating entity \"altsyncram_5t81\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_ocimem:the_aula20190829_QSYS_nios2_qsys_0_nios2_ocimem\|aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram_module:aula20190829_QSYS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5t81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg:the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg:the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_break aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_break:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_break\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_break:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121975983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode:aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_dtrace\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_td_mode:aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count:aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count:aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc:aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_oci_test_bench aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_oci_test_bench:the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_oci_test_bench\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_fifo\|aula20190829_QSYS_nios2_qsys_0_oci_test_bench:the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_nios2_oci_im aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_im:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_nios2_oci_im\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_nios2_oci_im:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121976436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_nios2_qsys_0:nios2_qsys_0\|aula20190829_QSYS_nios2_qsys_0_nios2_oci:the_aula20190829_QSYS_nios2_qsys_0_nios2_oci\|aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper:the_aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_onchip_memory2_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"aula20190829_QSYS_onchip_memory2_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "onchip_memory2_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula20190829_QSYS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"aula20190829_QSYS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976499 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121976499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ld1 " "Found entity 1: altsyncram_3ld1" {  } { { "db/altsyncram_3ld1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121976608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121976608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ld1 aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated " "Elaborating entity \"altsyncram_3ld1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121976717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121976717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_3ld1.tdf" "decode3" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121976827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121976827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ld1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_3ld1.tdf" "mux2" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_3ld1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "jtag_uart_0" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0_scfifo_w aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0_scfifo_w\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "the_aula20190829_QSYS_jtag_uart_0_scfifo_w" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "wfifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121976983 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121976983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Aluno/Documents/aula20190829/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Aluno/Documents/aula20190829/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Aluno/Documents/aula20190829/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567121977561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567121977561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_w:the_aula20190829_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Aluno/Documents/aula20190829/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_jtag_uart_0_scfifo_r aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_r:the_aula20190829_QSYS_jtag_uart_0_scfifo_r " "Elaborating entity \"aula20190829_QSYS_jtag_uart_0_scfifo_r\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|aula20190829_QSYS_jtag_uart_0_scfifo_r:the_aula20190829_QSYS_jtag_uart_0_scfifo_r\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "the_aula20190829_QSYS_jtag_uart_0_scfifo_r" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121977749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"aula20190829_QSYS:xnios\|aula20190829_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:aula20190829_QSYS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977749 ""}  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567121977749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_pio_in aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_in:pio_in " "Elaborating entity \"aula20190829_QSYS_pio_in\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_in:pio_in\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_in" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_pio_out aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_out:pio_out " "Elaborating entity \"aula20190829_QSYS_pio_out\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_pio_out:pio_out\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_out" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_instruction_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_instruction_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977796 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977827 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977827 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977827 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977827 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977827 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_data_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_data_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977858 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977858 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977858 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977858 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977858 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977889 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_onchip_memory2_0_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"aula20190829_qsys_onchip_memory2_0_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977905 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977905 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977936 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_pio_in_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator " "Elaborating entity \"aula20190829_qsys_pio_in_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_in_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977952 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_pio_in_s1_translator.vhd(53) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_pio_in_s1_translator.vhd(54) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_pio_in_s1_translator.vhd(55) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_pio_in_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula20190829_qsys_pio_in_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_pio_in_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_pio_in_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_pio_in_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_pio_in_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_pio_in_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write aula20190829_qsys_pio_in_s1_translator.vhd(66) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_pio_in_s1_translator.vhd(67) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata aula20190829_qsys_pio_in_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_pio_in_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_pio_in_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_pio_in_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_in_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977967 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\|altera_merlin_slave_translator:pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_in_s1_translator:pio_in_s1_translator\|altera_merlin_slave_translator:pio_in_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" "pio_in_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_in_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_qsys_pio_out_s1_translator aula20190829_QSYS:xnios\|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator " "Elaborating entity \"aula20190829_qsys_pio_out_s1_translator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "pio_out_s1_translator" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121977983 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula20190829_qsys_pio_out_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula20190829_qsys_pio_out_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula20190829_qsys_pio_out_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula20190829_qsys_pio_out_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula20190829_qsys_pio_out_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula20190829_qsys_pio_out_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula20190829_qsys_pio_out_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula20190829_qsys_pio_out_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula20190829_qsys_pio_out_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula20190829_qsys_pio_out_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula20190829_qsys_pio_out_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula20190829_qsys_pio_out_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula20190829_qsys_pio_out_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula20190829_qsys_pio_out_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_qsys_pio_out_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1567121977999 "|aula20190829|aula20190829_QSYS:xnios|aula20190829_qsys_pio_out_s1_translator:pio_out_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"aula20190829_QSYS:xnios\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo aula20190829_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"aula20190829_QSYS:xnios\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_addr_router aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router " "Elaborating entity \"aula20190829_QSYS_addr_router\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "addr_router" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_addr_router_default_decode aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\|aula20190829_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"aula20190829_QSYS_addr_router_default_decode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_addr_router:addr_router\|aula20190829_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_id_router aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router " "Elaborating entity \"aula20190829_QSYS_id_router\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "id_router" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_id_router_default_decode aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\|aula20190829_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"aula20190829_QSYS_id_router_default_decode\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_id_router:id_router\|aula20190829_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" "the_default_decode" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rst_controller" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aula20190829_QSYS:xnios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_cmd_xbar_demux aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"aula20190829_QSYS_cmd_xbar_demux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "cmd_xbar_demux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_cmd_xbar_mux aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"aula20190829_QSYS_cmd_xbar_mux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "cmd_xbar_mux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_rsp_xbar_demux aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"aula20190829_QSYS_rsp_xbar_demux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rsp_xbar_demux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_rsp_xbar_mux aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"aula20190829_QSYS_rsp_xbar_mux\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "rsp_xbar_mux" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula20190829_QSYS_irq_mapper aula20190829_QSYS:xnios\|aula20190829_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"aula20190829_QSYS_irq_mapper\" for hierarchy \"aula20190829_QSYS:xnios\|aula20190829_QSYS_irq_mapper:irq_mapper\"" {  } { { "aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" "irq_mapper" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.vhd" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567121978436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567121984268 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3167 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 4133 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 348 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 3740 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/aula20190829_QSYS_nios2_qsys_0.v" 599 -1 0 } } { "aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567121984565 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567121984565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567121987751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567121987907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567121987907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/web_13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567121988001 "|aula20190829|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567121988001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/aula20190829/output_files/aula20190829.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567121988450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567121989404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567121989404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2191 " "Implemented 2191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567121989888 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567121989888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1960 " "Implemented 1960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567121989888 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567121989888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567121989888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567121990029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 20:39:50 2019 " "Processing ended: Thu Aug 29 20:39:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567121990029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567121990029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567121990029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567121990029 ""}
