# SystemVerilog-UART-Transceiver
A robust, oversampled UART transceiver designed in SystemVerilog for the Xilinx Artix-7 FPGA. Features metastability hardening, self-checking testbenches, and hardware verification using PulseView and GTKTerm.
