# ğŸ”— TLM é€šä¿¡åŸºç¡€

## TLM ç«¯å£ç±»å‹

```mermaid
graph LR
    subgraph "Analysis Ports"
        AP[analysis_port]
        IMP[analysis_imp]
    end
    
    subgraph "Blocking Ports"
        BP[blocking_get_port]
        BP2[blocking_put_port]
    end
    
    subgraph "Non-Blocking"
        NB[nb_get_port]
        NB2[nb_put_port]
    end
    
    AP --> IMP
    BP --> BP2
    NB --> NB2
```

## æ—¶åºå›¾ï¼šäº‹åŠ¡ä¼ é€’

```mermaid
sequenceDiagram
    participant D as Driver
    participant S as Sequencer
    participant M as Monitor
    participant SB as Scoreboard
    
    Note over D,S: Sequence Item Flow
    S->>D: get_next_item(item)
    D->>D: process_item(item)
    D->>S: item_done(item)
    
    Note over M,SB: Transaction Analysis
    M->>SB: write(transaction)
    SB->>SB: compare()
```

## ä»£ç ç¤ºä¾‹

```systemverilog
// Monitor å‘é€äº‹åŠ¡
class bus_monitor extends uvm_monitor;
    uvm_analysis_port#(bus_trans) ap;
    
    virtual function void write(bus_trans t);
        `uvm_info("MON", $sformatf("Saw transaction: %s", t.convert2str()), UVM_LOW)
        ap.write(t);
    endfunction
endclass

// Scoreboard æ¥æ”¶äº‹åŠ¡
class soc_scoreboard extends uvm_scoreboard;
    uvm_analysis_imp#(bus_trans, soc_scoreboard) bus_in;
    
    virtual function void write(bus_trans t);
        expected_q.push_back(t);
        compare();
    endfunction
endclass
```

## è¿æ¥å…³ç³»

```mermaid
graph TB
    MON[Monitor]
    EXP[analysis_export]
    SB[Scoreboard]
    COV[Coverage]
    REF[Ref Model]
    
    MON --> EXP
    EXP ==> SB
    EXP ==> COV
    EXP ==> REF
```

## åœ¨çº¿ä»¿çœŸ

è¿è¡Œ TLM é€šä¿¡ç¤ºä¾‹ï¼š

[:fontawesome-solid-play: EDA Playground](https://edaplayground.com/){ .md-button }

## è¿›é˜¶é˜…è¯»

- [Analysis Ports è¯¦è§£](02-analysis-ports.md)
- [TLM FIFO](03-tlm-fifo.md)
