Protel Design System Design Rule Check
PCB File : D:\LED CUBE 8x8x8\LED CUBE 8x8x8 STM32\altium\schematic_sn74hc595n.PcbDoc
Date     : 10/07/2022
Time     : 16:40:43

Processing Rule : Clearance Constraint (Gap=0.381mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetP11_6 Between Pad P11-6(498.424mm,277.698mm) on Multi-Layer And Pad R60-2(543.128mm,283.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP11_7 Between Pad P11-7(498.424mm,280.238mm) on Multi-Layer And Pad R62-2(520.751mm,283.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP11_8 Between Pad P11-8(498.424mm,282.778mm) on Multi-Layer And Pad R64-2(509.575mm,283.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA1/BUTTON Between Pad P8-5(367.5mm,270mm) on Multi-Layer And Pad P12-2(397.5mm,270mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA9/TX Between Pad P9-7(362.42mm,279mm) on Multi-Layer And Pad P13-1(411.435mm,270mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA10/RX Between Pad P9-8(359.88mm,279mm) on Multi-Layer And Pad P13-2(414mm,270mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_1 Between Pad P2-1(648.994mm,348.998mm) on Multi-Layer And Pad R9-2(730.477mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_2 Between Pad P2-2(648.994mm,351.538mm) on Multi-Layer And Pad R10-2(714.348mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_3 Between Pad P2-3(648.994mm,354.078mm) on Multi-Layer And Pad R11-2(703.985mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_4 Between Pad P2-4(648.994mm,356.618mm) on Multi-Layer And Pad R12-2(693.114mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_5 Between Pad P2-5(648.994mm,359.158mm) on Multi-Layer And Pad R13-2(676.655mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_6 Between Pad P2-6(648.994mm,361.698mm) on Multi-Layer And Pad R14-2(671.067mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_7 Between Pad P2-7(648.994mm,364.238mm) on Multi-Layer And Pad R15-2(659.891mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_8 Between Pad P2-8(648.994mm,366.778mm) on Multi-Layer And Pad R16-2(654.303mm,367.007mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad P9-1(377.66mm,279mm) on Multi-Layer And Pad W33-1(608.254mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad P9-2(375.12mm,279mm) on Multi-Layer And Pad W29-1(653.999mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA7 Between Pad P9-3(372.58mm,279mm) on Multi-Layer And Pad W4-1(773.81mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR10_1 Between Pad U3-1(406.39mm,378.81mm) on Multi-Layer And Pad R10-1(714.348mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR1_1 Between Pad U1-15(366.35mm,371.19mm) on Multi-Layer And Pad R1-1(802.08mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR11_1 Between Pad U3-2(403.85mm,378.81mm) on Multi-Layer And Pad R11-1(703.985mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_1 Between Pad U3-3(401.31mm,378.81mm) on Multi-Layer And Pad R12-1(693.114mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad U3-4(398.77mm,378.81mm) on Multi-Layer And Pad R13-1(676.655mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_1 Between Pad U3-5(396.23mm,378.81mm) on Multi-Layer And Pad R14-1(671.067mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad U3-6(393.69mm,378.81mm) on Multi-Layer And Pad R15-1(659.891mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_1 Between Pad U3-7(391.15mm,378.81mm) on Multi-Layer And Pad R16-1(654.303mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR17_1 Between Pad U4-15(403.85mm,319.5mm) on Multi-Layer And Pad R17-1(600.048mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR18_1 Between Pad U5-15(442.85mm,371.19mm) on Multi-Layer And Pad R18-1(605.636mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_1 Between Pad U4-1(406.39mm,327.12mm) on Multi-Layer And Pad R19-1(577.417mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_1 Between Pad U5-1(445.39mm,378.81mm) on Multi-Layer And Pad R20-1(583.005mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_1 Between Pad U1-1(368.89mm,378.81mm) on Multi-Layer And Pad R2-1(792.479mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_1 Between Pad U4-2(403.85mm,327.12mm) on Multi-Layer And Pad R21-1(555.039mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR22_1 Between Pad U5-2(442.85mm,378.81mm) on Multi-Layer And Pad R22-1(560.373mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR23_1 Between Pad U4-3(401.31mm,327.12mm) on Multi-Layer And Pad R23-1(543.381mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_1 Between Pad U5-3(440.31mm,378.81mm) on Multi-Layer And Pad R24-1(549.223mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_1 Between Pad U4-4(398.77mm,327.12mm) on Multi-Layer And Pad R25-1(520.241mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR26_1 Between Pad U5-4(437.77mm,378.81mm) on Multi-Layer And Pad R26-1(526.083mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR27_1 Between Pad U4-5(396.23mm,327.12mm) on Multi-Layer And Pad R27-1(508.557mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR28_1 Between Pad U5-5(435.23mm,378.81mm) on Multi-Layer And Pad R28-1(514.399mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR29_1 Between Pad U4-6(393.69mm,327.12mm) on Multi-Layer And Pad R29-1(496.873mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_1 Between Pad U5-6(432.69mm,378.81mm) on Multi-Layer And Pad R30-1(502.715mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR3_1 Between Pad U1-2(366.35mm,378.81mm) on Multi-Layer And Pad R3-1(782.903mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR31_1 Between Pad U4-7(391.15mm,327.12mm) on Multi-Layer And Pad R31-1(485.697mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR32_1 Between Pad U5-7(430.15mm,378.81mm) on Multi-Layer And Pad R32-1(491.031mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR33_1 Between Pad U6-15(353.53mm,324.81mm) on Multi-Layer And Pad R33-1(813.435mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_1 Between Pad U7-15(430.15mm,350.31mm) on Multi-Layer And Pad R34-1(819.277mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR35_1 Between Pad U6-1(350.99mm,317.19mm) on Multi-Layer And Pad R35-1(790.067mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_1 Between Pad U7-1(427.61mm,342.69mm) on Multi-Layer And Pad R36-1(795.909mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_1 Between Pad U6-2(353.53mm,317.19mm) on Multi-Layer And Pad R37-1(766.674mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR38_1 Between Pad U7-2(430.15mm,342.69mm) on Multi-Layer And Pad R38-1(772.516mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_1 Between Pad U6-3(356.07mm,317.19mm) on Multi-Layer And Pad R39-1(754.99mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR40_1 Between Pad U7-3(432.69mm,342.69mm) on Multi-Layer And Pad R40-1(760.832mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_1 Between Pad U1-3(363.81mm,378.81mm) on Multi-Layer And Pad R4-1(778.585mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR41_1 Between Pad U6-4(358.61mm,317.19mm) on Multi-Layer And Pad R41-1(732.13mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_1 Between Pad U7-4(435.23mm,342.69mm) on Multi-Layer And Pad R42-1(737.438mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR43_1 Between Pad U6-5(361.15mm,317.19mm) on Multi-Layer And Pad R43-1(720.446mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_1 Between Pad U7-5(437.77mm,342.69mm) on Multi-Layer And Pad R44-1(726.288mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_1 Between Pad U6-6(363.69mm,317.19mm) on Multi-Layer And Pad R45-1(708.762mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR46_1 Between Pad U7-6(440.31mm,342.69mm) on Multi-Layer And Pad R46-1(714.604mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR47_1 Between Pad U6-7(366.23mm,317.19mm) on Multi-Layer And Pad R47-1(697.078mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR48_1 Between Pad U7-7(442.85mm,342.69mm) on Multi-Layer And Pad R48-1(702.92mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR49_1 Between Pad U8-15(353.53mm,350.31mm) on Multi-Layer And Pad R49-1(641.807mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR50_1 Between Pad U9-15(391.15mm,350.31mm) on Multi-Layer And Pad R50-1(647.649mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_1 Between Pad U1-4(361.27mm,378.81mm) on Multi-Layer And Pad R5-1(768.984mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR51_1 Between Pad U8-1(350.99mm,342.69mm) on Multi-Layer And Pad R51-1(619.43mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR52_1 Between Pad U9-1(388.61mm,342.69mm) on Multi-Layer And Pad R52-1(624.764mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR53_1 Between Pad U8-2(353.53mm,342.69mm) on Multi-Layer And Pad R53-1(584.022mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR54_1 Between Pad U9-2(391.15mm,342.69mm) on Multi-Layer And Pad R54-1(589.864mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR55_1 Between Pad U8-3(356.07mm,342.69mm) on Multi-Layer And Pad R55-1(572.338mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR56_1 Between Pad U9-3(393.69mm,342.69mm) on Multi-Layer And Pad R56-1(578.18mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR57_1 Between Pad U8-4(358.61mm,342.69mm) on Multi-Layer And Pad R57-1(548.97mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR58_1 Between Pad U9-4(396.23mm,342.69mm) on Multi-Layer And Pad R58-1(554.812mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR59_1 Between Pad U8-5(361.15mm,342.69mm) on Multi-Layer And Pad R59-1(537.286mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR60_1 Between Pad U9-5(398.77mm,342.69mm) on Multi-Layer And Pad R60-1(543.128mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_1 Between Pad U1-5(358.73mm,378.81mm) on Multi-Layer And Pad R6-1(764.666mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR61_1 Between Pad U8-6(363.69mm,342.69mm) on Multi-Layer And Pad R61-1(515.417mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR62_1 Between Pad U9-6(401.31mm,342.69mm) on Multi-Layer And Pad R62-1(520.751mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR63_1 Between Pad U8-7(366.23mm,342.69mm) on Multi-Layer And Pad R63-1(503.733mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR64_1 Between Pad U9-7(403.85mm,342.69mm) on Multi-Layer And Pad R64-1(509.575mm,272.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_1 Between Pad U1-6(356.19mm,378.81mm) on Multi-Layer And Pad R7-1(760.348mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_1 Between Pad U1-7(353.65mm,378.81mm) on Multi-Layer And Pad R8-1(756.03mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR9_1 Between Pad U3-15(403.85mm,371.19mm) on Multi-Layer And Pad R9-1(730.477mm,356.847mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_10 Between Pad U1-10(353.65mm,371.19mm) on Multi-Layer And Pad W2-2(797.33mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_11 Between Pad U1-11(356.19mm,371.19mm) on Multi-Layer And Pad W3-2(787.729mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_12 Between Pad U1-12(358.73mm,371.19mm) on Multi-Layer And Pad W1-2(806.855mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_14 Between Pad U1-14(363.81mm,371.19mm) on Multi-Layer And Pad W4-2(773.81mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU1_9 Between Pad U1-9(351.11mm,371.19mm) on Multi-Layer And Pad W11-1(688.364mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_10 Between Pad U2-10(437.19mm,321.35mm) on Multi-Layer And Pad W10-1(682.751mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_11 Between Pad U2-11(437.19mm,318.81mm) on Multi-Layer And Pad W9-1(699.21mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_12 Between Pad U2-12(437.19mm,316.27mm) on Multi-Layer And Pad W12-1(665.987mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_14 Between Pad U2-14(437.19mm,311.19mm) on Multi-Layer And Pad W6-1(720.444mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU3_10 Between Pad U3-10(391.15mm,371.19mm) on Multi-Layer And Pad W7-2(725.727mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU3_11 Between Pad U3-11(393.69mm,371.19mm) on Multi-Layer And Pad W8-2(709.573mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU3_12 Between Pad U3-12(396.23mm,371.19mm) on Multi-Layer And Pad W5-2(735.329mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU3_14 Between Pad U3-14(401.31mm,371.19mm) on Multi-Layer And Pad W11-2(688.364mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU3_9 Between Pad U3-9(388.61mm,371.19mm) on Multi-Layer And Pad W20-1(538.047mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_10 Between Pad U4-10(391.15mm,319.5mm) on Multi-Layer And Pad W15-2(589.38mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_11 Between Pad U4-11(393.69mm,319.5mm) on Multi-Layer And Pad W17-2(566.749mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_12 Between Pad U4-12(396.23mm,319.5mm) on Multi-Layer And Pad W13-2(611.732mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_14 Between Pad U4-14(401.31mm,319.5mm) on Multi-Layer And Pad W19-2(532.433mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_9 Between Pad U4-9(388.61mm,319.5mm) on Multi-Layer And Pad W6-2(720.444mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU5_10 Between Pad U5-10(430.15mm,371.19mm) on Multi-Layer And Pad W16-2(594.968mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU5_11 Between Pad U5-11(432.69mm,371.19mm) on Multi-Layer And Pad W18-2(572.337mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU5_12 Between Pad U5-12(435.23mm,371.19mm) on Multi-Layer And Pad W14-2(617.346mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU5_14 Between Pad U5-14(440.31mm,371.19mm) on Multi-Layer And Pad W20-2(538.047mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU5_9 Between Pad U5-9(427.61mm,371.19mm) on Multi-Layer And Pad W28-1(749.656mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_10 Between Pad U6-10(366.23mm,324.81mm) on Multi-Layer And Pad W23-2(802.259mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_11 Between Pad U6-11(363.69mm,324.81mm) on Multi-Layer And Pad W25-2(778.866mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_12 Between Pad U6-12(361.15mm,324.81mm) on Multi-Layer And Pad W21-2(825.652mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_14 Between Pad U6-14(356.07mm,324.81mm) on Multi-Layer And Pad W27-2(743.814mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_9 Between Pad U6-9(368.77mm,324.81mm) on Multi-Layer And Pad W19-1(532.433mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU7_10 Between Pad U7-10(442.85mm,350.31mm) on Multi-Layer And Pad W24-2(808.101mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU7_11 Between Pad U7-11(440.31mm,350.31mm) on Multi-Layer And Pad W26-2(784.733mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU7_12 Between Pad U7-12(437.77mm,350.31mm) on Multi-Layer And Pad W22-2(830.986mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU7_14 Between Pad U7-14(432.69mm,350.31mm) on Multi-Layer And Pad W28-2(749.656mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU7_9 Between Pad U7-9(445.39mm,350.31mm) on Multi-Layer And Pad W36-1(567.004mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_10 Between Pad U8-10(366.23mm,350.31mm) on Multi-Layer And Pad W31-2(631.139mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_11 Between Pad U8-11(363.69mm,350.31mm) on Multi-Layer And Pad W33-2(608.254mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_12 Between Pad U8-12(361.15mm,350.31mm) on Multi-Layer And Pad W29-2(653.999mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_14 Between Pad U8-14(356.07mm,350.31mm) on Multi-Layer And Pad W35-2(561.162mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_9 Between Pad U8-9(368.77mm,350.31mm) on Multi-Layer And Pad W27-1(743.814mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU9_10 Between Pad U9-10(403.85mm,350.31mm) on Multi-Layer And Pad W32-2(636.473mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU9_11 Between Pad U9-11(401.31mm,350.31mm) on Multi-Layer And Pad W34-2(614.096mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU9_12 Between Pad U9-12(398.77mm,350.31mm) on Multi-Layer And Pad W30-2(659.867mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU9_14 Between Pad U9-14(393.69mm,350.31mm) on Multi-Layer And Pad W36-2(567.004mm,282.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU9_9 Between Pad U9-9(406.39mm,350.31mm) on Multi-Layer And Pad W35-1(561.162mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W1-1(806.855mm,361.114mm) on Multi-Layer And Pad W21-1(825.652mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W5-1(735.329mm,361.114mm) on Multi-Layer And Pad W1-1(806.855mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W14-1(617.346mm,361.114mm) on Multi-Layer And Pad W12-2(665.987mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W30-1(659.867mm,277.114mm) on Multi-Layer And Pad W12-2(665.987mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W12-2(665.987mm,366.194mm) on Multi-Layer And Pad W5-1(735.329mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W13-1(611.732mm,361.114mm) on Multi-Layer And Pad W14-1(617.346mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W17-1(566.749mm,361.114mm) on Multi-Layer And Pad W18-1(572.337mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W18-1(572.337mm,361.114mm) on Multi-Layer And Pad W33-1(608.254mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W18-1(572.337mm,361.114mm) on Multi-Layer And Pad W9-2(699.21mm,366.194mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W21-1(825.652mm,277.114mm) on Multi-Layer And Pad W22-1(830.986mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W25-1(778.866mm,277.114mm) on Multi-Layer And Pad W26-1(784.733mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W26-1(784.733mm,277.114mm) on Multi-Layer And Pad W3-1(787.729mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA6 Between Pad W29-1(653.999mm,277.114mm) on Multi-Layer And Pad W30-1(659.867mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W8-1(709.573mm,361.114mm) on Multi-Layer And Pad W3-1(787.729mm,361.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W33-1(608.254mm,277.114mm) on Multi-Layer And Pad W34-1(614.096mm,277.114mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PA5 Between Pad W9-2(699.21mm,366.194mm) on Multi-Layer And Pad W8-1(709.573mm,361.114mm) on Multi-Layer 
Rule Violations :141

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.381mm) (Max=1.27mm) (Preferred=0.762mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H1-1(347.5mm,382.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H2-1(347.5mm,265mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H3-1(455mm,382.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H4-1(455mm,265mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-1(436.5mm,274.5mm) on Multi-Layer And Track (432.69mm,274.373mm)(441.072mm,274.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad JDC1-3(441.58mm,271.96mm) on Multi-Layer And Track (441.072mm,260.53mm)(441.072mm,274.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P10-1(492.862mm,264.998mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-2(492.862mm,267.538mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-3(492.862mm,270.078mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-4(492.862mm,272.618mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-5(492.862mm,275.158mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-6(492.862mm,277.698mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-7(492.862mm,280.238mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P10-8(492.862mm,282.778mm) on Multi-Layer And Track (491.414mm,263.576mm)(491.414mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P1-1(750.721mm,348.998mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P11-1(498.424mm,264.998mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-2(498.424mm,267.538mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-3(498.424mm,270.078mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-4(498.424mm,272.618mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-5(498.424mm,275.158mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-6(498.424mm,277.698mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-7(498.424mm,280.238mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P11-8(498.424mm,282.778mm) on Multi-Layer And Track (496.976mm,263.576mm)(496.976mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-2(750.721mm,351.538mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P12-1(394.935mm,270mm) on Multi-Layer And Track (393.665mm,268.73mm)(398.745mm,268.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P12-1(394.935mm,270mm) on Multi-Layer And Track (393.665mm,271.27mm)(398.745mm,271.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P12-1(394.935mm,270mm) on Multi-Layer And Track (396.078mm,268.73mm)(396.078mm,271.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad P12-2(397.5mm,270mm) on Multi-Layer And Track (393.665mm,268.73mm)(398.745mm,268.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad P12-2(397.5mm,270mm) on Multi-Layer And Track (393.665mm,271.27mm)(398.745mm,271.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-3(750.721mm,354.078mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P13-1(411.435mm,270mm) on Multi-Layer And Track (410.165mm,268.73mm)(415.245mm,268.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P13-1(411.435mm,270mm) on Multi-Layer And Track (410.165mm,271.27mm)(415.245mm,271.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P13-1(411.435mm,270mm) on Multi-Layer And Track (412.578mm,268.73mm)(412.578mm,271.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad P13-2(414mm,270mm) on Multi-Layer And Track (410.165mm,268.73mm)(415.245mm,268.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad P13-2(414mm,270mm) on Multi-Layer And Track (410.165mm,271.27mm)(415.245mm,271.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-4(750.721mm,356.618mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-5(750.721mm,359.158mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-6(750.721mm,361.698mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-7(750.721mm,364.238mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P1-8(750.721mm,366.778mm) on Multi-Layer And Track (749.273mm,347.576mm)(749.273mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P2-1(648.994mm,348.998mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-2(648.994mm,351.538mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-3(648.994mm,354.078mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-4(648.994mm,356.618mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-5(648.994mm,359.158mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-6(648.994mm,361.698mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-7(648.994mm,364.238mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P2-8(648.994mm,366.778mm) on Multi-Layer And Track (647.546mm,347.576mm)(647.546mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P3-1(643.66mm,348.998mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-2(643.66mm,351.538mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-3(643.66mm,354.078mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-4(643.66mm,356.618mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-5(643.66mm,359.158mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-6(643.66mm,361.698mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-7(643.66mm,364.238mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P3-8(643.66mm,366.778mm) on Multi-Layer And Track (642.212mm,347.576mm)(642.212mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P4-1(475.055mm,348.998mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-2(475.055mm,351.538mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-3(475.055mm,354.078mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-4(475.055mm,356.618mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-5(475.055mm,359.158mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-6(475.055mm,361.698mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-7(475.055mm,364.238mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P4-8(475.055mm,366.778mm) on Multi-Layer And Track (473.607mm,347.576mm)(473.607mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P5-1(480.414mm,348.998mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-2(480.414mm,351.538mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-3(480.414mm,354.078mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-4(480.414mm,356.618mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-5(480.414mm,359.158mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-6(480.414mm,361.698mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-7(480.414mm,364.238mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P5-8(480.414mm,366.778mm) on Multi-Layer And Track (478.966mm,347.576mm)(478.966mm,368.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P6-1(686.435mm,264.998mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-2(686.435mm,267.538mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-3(686.435mm,270.078mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-4(686.435mm,272.618mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-5(686.435mm,275.158mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-6(686.435mm,277.698mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-7(686.435mm,280.238mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P6-8(686.435mm,282.778mm) on Multi-Layer And Track (684.987mm,263.576mm)(684.987mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P7-1(691.769mm,264.998mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-2(691.769mm,267.538mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-3(691.769mm,270.078mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-4(691.769mm,272.618mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-5(691.769mm,275.158mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-6(691.769mm,277.698mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-7(691.769mm,280.238mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad P7-8(691.769mm,282.778mm) on Multi-Layer And Track (690.321mm,263.576mm)(690.321mm,284.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P8-1(377.66mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-2(375.12mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-3(372.58mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-4(370.04mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-5(367.5mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-6(364.96mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-7(362.42mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P8-8(359.88mm,270mm) on Multi-Layer And Track (358.559mm,268.552mm)(379.082mm,268.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad P9-1(377.66mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-2(375.12mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-3(372.58mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-4(370.04mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-5(367.5mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-6(364.96mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-7(362.42mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P9-8(359.88mm,279mm) on Multi-Layer And Track (358.559mm,277.552mm)(379.082mm,277.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R10-1(714.348mm,356.847mm) on Multi-Layer And Track (714.374mm,357.914mm)(714.374mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R10-2(714.348mm,367.007mm) on Multi-Layer And Track (714.374mm,364.924mm)(714.374mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R1-1(802.08mm,356.847mm) on Multi-Layer And Track (802.105mm,357.914mm)(802.105mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R11-1(703.985mm,356.847mm) on Multi-Layer And Track (704.01mm,357.914mm)(704.01mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R11-2(703.985mm,367.007mm) on Multi-Layer And Track (704.01mm,364.924mm)(704.01mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R1-2(802.08mm,367.007mm) on Multi-Layer And Track (802.105mm,364.924mm)(802.105mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R12-1(693.114mm,356.847mm) on Multi-Layer And Track (693.139mm,357.914mm)(693.139mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R12-2(693.114mm,367.007mm) on Multi-Layer And Track (693.139mm,364.924mm)(693.139mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R13-1(676.655mm,356.847mm) on Multi-Layer And Track (676.68mm,357.914mm)(676.68mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R13-2(676.655mm,367.007mm) on Multi-Layer And Track (676.68mm,364.924mm)(676.68mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R14-1(671.067mm,356.847mm) on Multi-Layer And Track (671.092mm,357.914mm)(671.092mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R14-2(671.067mm,367.007mm) on Multi-Layer And Track (671.092mm,364.924mm)(671.092mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R15-1(659.891mm,356.847mm) on Multi-Layer And Track (659.916mm,357.914mm)(659.916mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R15-2(659.891mm,367.007mm) on Multi-Layer And Track (659.916mm,364.924mm)(659.916mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R16-1(654.303mm,356.847mm) on Multi-Layer And Track (654.328mm,357.914mm)(654.328mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R16-2(654.303mm,367.007mm) on Multi-Layer And Track (654.328mm,364.924mm)(654.328mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R17-1(600.048mm,356.847mm) on Multi-Layer And Track (600.074mm,357.914mm)(600.074mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R17-2(600.048mm,367.007mm) on Multi-Layer And Track (600.074mm,364.924mm)(600.074mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R18-1(605.636mm,356.847mm) on Multi-Layer And Track (605.662mm,357.914mm)(605.662mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R18-2(605.636mm,367.007mm) on Multi-Layer And Track (605.662mm,364.924mm)(605.662mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R19-1(577.417mm,356.847mm) on Multi-Layer And Track (577.442mm,357.914mm)(577.442mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R19-2(577.417mm,367.007mm) on Multi-Layer And Track (577.442mm,364.924mm)(577.442mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R20-1(583.005mm,356.847mm) on Multi-Layer And Track (583.03mm,357.914mm)(583.03mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R20-2(583.005mm,367.007mm) on Multi-Layer And Track (583.03mm,364.924mm)(583.03mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R2-1(792.479mm,356.847mm) on Multi-Layer And Track (792.504mm,357.914mm)(792.504mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R21-1(555.039mm,356.847mm) on Multi-Layer And Track (555.065mm,357.914mm)(555.065mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R21-2(555.039mm,367.007mm) on Multi-Layer And Track (555.065mm,364.924mm)(555.065mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R2-2(792.479mm,367.007mm) on Multi-Layer And Track (792.504mm,364.924mm)(792.504mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R22-1(560.373mm,356.847mm) on Multi-Layer And Track (560.399mm,357.914mm)(560.399mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R22-2(560.373mm,367.007mm) on Multi-Layer And Track (560.399mm,364.924mm)(560.399mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R23-1(543.381mm,356.847mm) on Multi-Layer And Track (543.406mm,357.914mm)(543.406mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R23-2(543.381mm,367.007mm) on Multi-Layer And Track (543.406mm,364.924mm)(543.406mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R24-1(549.223mm,356.847mm) on Multi-Layer And Track (549.248mm,357.914mm)(549.248mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R24-2(549.223mm,367.007mm) on Multi-Layer And Track (549.248mm,364.924mm)(549.248mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R25-1(520.241mm,356.847mm) on Multi-Layer And Track (520.267mm,357.914mm)(520.267mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R25-2(520.241mm,367.007mm) on Multi-Layer And Track (520.267mm,364.924mm)(520.267mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R26-1(526.083mm,356.847mm) on Multi-Layer And Track (526.109mm,357.914mm)(526.109mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R26-2(526.083mm,367.007mm) on Multi-Layer And Track (526.109mm,364.924mm)(526.109mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R27-1(508.557mm,356.847mm) on Multi-Layer And Track (508.583mm,357.914mm)(508.583mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R27-2(508.557mm,367.007mm) on Multi-Layer And Track (508.583mm,364.924mm)(508.583mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R28-1(514.399mm,356.847mm) on Multi-Layer And Track (514.425mm,357.914mm)(514.425mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R28-2(514.399mm,367.007mm) on Multi-Layer And Track (514.425mm,364.924mm)(514.425mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R29-1(496.873mm,356.847mm) on Multi-Layer And Track (496.899mm,357.914mm)(496.899mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R29-2(496.873mm,367.007mm) on Multi-Layer And Track (496.899mm,364.924mm)(496.899mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R30-1(502.715mm,356.847mm) on Multi-Layer And Track (502.741mm,357.914mm)(502.741mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R30-2(502.715mm,367.007mm) on Multi-Layer And Track (502.741mm,364.924mm)(502.741mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R3-1(782.903mm,356.847mm) on Multi-Layer And Track (782.928mm,357.914mm)(782.928mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R31-1(485.697mm,356.847mm) on Multi-Layer And Track (485.723mm,357.914mm)(485.723mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R31-2(485.697mm,367.007mm) on Multi-Layer And Track (485.723mm,364.924mm)(485.723mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R3-2(782.903mm,367.007mm) on Multi-Layer And Track (782.928mm,364.924mm)(782.928mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R32-1(491.031mm,356.847mm) on Multi-Layer And Track (491.057mm,357.914mm)(491.057mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R32-2(491.031mm,367.007mm) on Multi-Layer And Track (491.057mm,364.924mm)(491.057mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R33-1(813.435mm,272.847mm) on Multi-Layer And Track (813.46mm,273.914mm)(813.46mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R33-2(813.435mm,283.007mm) on Multi-Layer And Track (813.46mm,280.924mm)(813.46mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R34-1(819.277mm,272.847mm) on Multi-Layer And Track (819.302mm,273.914mm)(819.302mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R34-2(819.277mm,283.007mm) on Multi-Layer And Track (819.302mm,280.924mm)(819.302mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R35-1(790.067mm,272.847mm) on Multi-Layer And Track (790.092mm,273.914mm)(790.092mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R35-2(790.067mm,283.007mm) on Multi-Layer And Track (790.092mm,280.924mm)(790.092mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R36-1(795.909mm,272.847mm) on Multi-Layer And Track (795.934mm,273.914mm)(795.934mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R36-2(795.909mm,283.007mm) on Multi-Layer And Track (795.934mm,280.924mm)(795.934mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R37-1(766.674mm,272.847mm) on Multi-Layer And Track (766.699mm,273.914mm)(766.699mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R37-2(766.674mm,283.007mm) on Multi-Layer And Track (766.699mm,280.924mm)(766.699mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R38-1(772.516mm,272.847mm) on Multi-Layer And Track (772.541mm,273.914mm)(772.541mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R38-2(772.516mm,283.007mm) on Multi-Layer And Track (772.541mm,280.924mm)(772.541mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R39-1(754.99mm,272.847mm) on Multi-Layer And Track (755.015mm,273.914mm)(755.015mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R39-2(754.99mm,283.007mm) on Multi-Layer And Track (755.015mm,280.924mm)(755.015mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R40-1(760.832mm,272.847mm) on Multi-Layer And Track (760.857mm,273.914mm)(760.857mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R40-2(760.832mm,283.007mm) on Multi-Layer And Track (760.857mm,280.924mm)(760.857mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R4-1(778.585mm,356.847mm) on Multi-Layer And Track (778.61mm,357.914mm)(778.61mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R41-1(732.13mm,272.847mm) on Multi-Layer And Track (732.155mm,273.914mm)(732.155mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R41-2(732.13mm,283.007mm) on Multi-Layer And Track (732.155mm,280.924mm)(732.155mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R4-2(778.585mm,367.007mm) on Multi-Layer And Track (778.61mm,364.924mm)(778.61mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R42-1(737.438mm,272.847mm) on Multi-Layer And Track (737.464mm,273.914mm)(737.464mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R42-2(737.438mm,283.007mm) on Multi-Layer And Track (737.464mm,280.924mm)(737.464mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R43-1(720.446mm,272.847mm) on Multi-Layer And Track (720.471mm,273.914mm)(720.471mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R43-2(720.446mm,283.007mm) on Multi-Layer And Track (720.471mm,280.924mm)(720.471mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R44-1(726.288mm,272.847mm) on Multi-Layer And Track (726.313mm,273.914mm)(726.313mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R44-2(726.288mm,283.007mm) on Multi-Layer And Track (726.313mm,280.924mm)(726.313mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R45-1(708.762mm,272.847mm) on Multi-Layer And Track (708.787mm,273.914mm)(708.787mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R45-2(708.762mm,283.007mm) on Multi-Layer And Track (708.787mm,280.924mm)(708.787mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R46-1(714.604mm,272.847mm) on Multi-Layer And Track (714.629mm,273.914mm)(714.629mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R46-2(714.604mm,283.007mm) on Multi-Layer And Track (714.629mm,280.924mm)(714.629mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R47-1(697.078mm,272.847mm) on Multi-Layer And Track (697.103mm,273.914mm)(697.103mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R47-2(697.078mm,283.007mm) on Multi-Layer And Track (697.103mm,280.924mm)(697.103mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R48-1(702.92mm,272.847mm) on Multi-Layer And Track (702.945mm,273.914mm)(702.945mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R48-2(702.92mm,283.007mm) on Multi-Layer And Track (702.945mm,280.924mm)(702.945mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R49-1(641.807mm,272.847mm) on Multi-Layer And Track (641.833mm,273.914mm)(641.833mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R49-2(641.807mm,283.007mm) on Multi-Layer And Track (641.833mm,280.924mm)(641.833mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R50-1(647.649mm,272.847mm) on Multi-Layer And Track (647.675mm,273.914mm)(647.675mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R50-2(647.649mm,283.007mm) on Multi-Layer And Track (647.675mm,280.924mm)(647.675mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R5-1(768.984mm,356.847mm) on Multi-Layer And Track (769.009mm,357.914mm)(769.009mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R51-1(619.43mm,272.847mm) on Multi-Layer And Track (619.455mm,273.914mm)(619.455mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R51-2(619.43mm,283.007mm) on Multi-Layer And Track (619.455mm,280.924mm)(619.455mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R5-2(768.984mm,367.007mm) on Multi-Layer And Track (769.009mm,364.924mm)(769.009mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R52-1(624.764mm,272.847mm) on Multi-Layer And Track (624.789mm,273.914mm)(624.789mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R52-2(624.764mm,283.007mm) on Multi-Layer And Track (624.789mm,280.924mm)(624.789mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R53-1(584.022mm,272.847mm) on Multi-Layer And Track (584.048mm,273.914mm)(584.048mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R53-2(584.022mm,283.007mm) on Multi-Layer And Track (584.048mm,280.924mm)(584.048mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R54-1(589.864mm,272.847mm) on Multi-Layer And Track (589.89mm,273.914mm)(589.89mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R54-2(589.864mm,283.007mm) on Multi-Layer And Track (589.89mm,280.924mm)(589.89mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R55-1(572.338mm,272.847mm) on Multi-Layer And Track (572.364mm,273.914mm)(572.364mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R55-2(572.338mm,283.007mm) on Multi-Layer And Track (572.364mm,280.924mm)(572.364mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R56-1(578.18mm,272.847mm) on Multi-Layer And Track (578.206mm,273.914mm)(578.206mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R56-2(578.18mm,283.007mm) on Multi-Layer And Track (578.206mm,280.924mm)(578.206mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R57-1(548.97mm,272.847mm) on Multi-Layer And Track (548.996mm,273.914mm)(548.996mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R57-2(548.97mm,283.007mm) on Multi-Layer And Track (548.996mm,280.924mm)(548.996mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R58-1(554.812mm,272.847mm) on Multi-Layer And Track (554.838mm,273.914mm)(554.838mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R58-2(554.812mm,283.007mm) on Multi-Layer And Track (554.838mm,280.924mm)(554.838mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R59-1(537.286mm,272.847mm) on Multi-Layer And Track (537.312mm,273.914mm)(537.312mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R59-2(537.286mm,283.007mm) on Multi-Layer And Track (537.312mm,280.924mm)(537.312mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R60-1(543.128mm,272.847mm) on Multi-Layer And Track (543.154mm,273.914mm)(543.154mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R60-2(543.128mm,283.007mm) on Multi-Layer And Track (543.154mm,280.924mm)(543.154mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R6-1(764.666mm,356.847mm) on Multi-Layer And Track (764.691mm,357.914mm)(764.691mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R61-1(515.417mm,272.847mm) on Multi-Layer And Track (515.442mm,273.914mm)(515.442mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R61-2(515.417mm,283.007mm) on Multi-Layer And Track (515.442mm,280.924mm)(515.442mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R6-2(764.666mm,367.007mm) on Multi-Layer And Track (764.691mm,364.924mm)(764.691mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R62-1(520.751mm,272.847mm) on Multi-Layer And Track (520.776mm,273.914mm)(520.776mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R62-2(520.751mm,283.007mm) on Multi-Layer And Track (520.776mm,280.924mm)(520.776mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R63-1(503.733mm,272.847mm) on Multi-Layer And Track (503.758mm,273.914mm)(503.758mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R63-2(503.733mm,283.007mm) on Multi-Layer And Track (503.758mm,280.924mm)(503.758mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R64-1(509.575mm,272.847mm) on Multi-Layer And Track (509.6mm,273.914mm)(509.6mm,274.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R64-2(509.575mm,283.007mm) on Multi-Layer And Track (509.6mm,280.924mm)(509.6mm,281.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R7-1(760.348mm,356.847mm) on Multi-Layer And Track (760.373mm,357.914mm)(760.373mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R7-2(760.348mm,367.007mm) on Multi-Layer And Track (760.373mm,364.924mm)(760.373mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R8-1(756.03mm,356.847mm) on Multi-Layer And Track (756.055mm,357.914mm)(756.055mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R8-2(756.03mm,367.007mm) on Multi-Layer And Track (756.055mm,364.924mm)(756.055mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R9-1(730.477mm,356.847mm) on Multi-Layer And Track (730.503mm,357.914mm)(730.503mm,358.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad R9-2(730.477mm,367.007mm) on Multi-Layer And Track (730.503mm,364.924mm)(730.503mm,365.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
Rule Violations :228

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n'))
   Violation between Room Definition: Between DIP Component U1-SN74HC595N (360mm,375mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U2-SN74HC595N (441mm,315mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U3-SN74HC595N (397.5mm,375mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U4-SN74HC595N (397.5mm,323.31mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U5-SN74HC595N (436.5mm,375mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U6-SN74HC595N (359.88mm,321mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U7-SN74HC595N (436.5mm,346.5mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U8-SN74HC595N (359.88mm,346.5mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between DIP Component U9-SN74HC595N (397.5mm,346.5mm) on Top Layer And Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P10-Header 8 (492.862mm,264.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P11-Header 8 (498.424mm,264.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P1-Header 8 (750.721mm,348.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P2-Header 8 (648.994mm,348.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P3-Header 8 (643.66mm,348.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P4-Header 8 (475.055mm,348.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P5-Header 8 (480.414mm,348.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P6-Header 8 (686.435mm,264.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P7-Header 8 (691.769mm,264.998mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P8-Header 8 (377.66mm,270mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And SIP Component P9-Header 8 (377.66mm,279mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component H1-Hole (347.5mm,382.5mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component H2-Hole (347.5mm,265mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component H3-Hole (455mm,382.5mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component H4-Hole (455mm,265mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component JDC1-Jack DC (439.04mm,271.325mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component P12-Header 2 (394.935mm,270mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component P13-Header 2 (411.435mm,270mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R10-RESISTOR (714.348mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R11-RESISTOR (703.985mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R12-RESISTOR (693.114mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R13-RESISTOR (676.655mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R14-RESISTOR (671.067mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R15-RESISTOR (659.891mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R16-RESISTOR (654.303mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R17-RESISTOR (600.048mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R18-RESISTOR (605.636mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R19-RESISTOR (577.417mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R1-RESISTOR (802.08mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R20-RESISTOR (583.005mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R21-RESISTOR (555.039mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R22-RESISTOR (560.373mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R23-RESISTOR (543.381mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R24-RESISTOR (549.223mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R25-RESISTOR (520.241mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R26-RESISTOR (526.083mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R27-RESISTOR (508.557mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R28-RESISTOR (514.399mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R29-RESISTOR (496.873mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R2-RESISTOR (792.479mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R30-RESISTOR (502.715mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R31-RESISTOR (485.697mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R32-RESISTOR (491.031mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R33-RESISTOR (813.435mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R34-RESISTOR (819.277mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R35-RESISTOR (790.067mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R36-RESISTOR (795.909mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R37-RESISTOR (766.674mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R38-RESISTOR (772.516mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R39-RESISTOR (754.99mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R3-RESISTOR (782.903mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R40-RESISTOR (760.832mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R41-RESISTOR (732.13mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R42-RESISTOR (737.438mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R43-RESISTOR (720.446mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R44-RESISTOR (726.288mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R45-RESISTOR (708.762mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R46-RESISTOR (714.604mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R47-RESISTOR (697.078mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R48-RESISTOR (702.92mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R49-RESISTOR (641.807mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R4-RESISTOR (778.585mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R50-RESISTOR (647.649mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R51-RESISTOR (619.43mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R52-RESISTOR (624.764mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R53-RESISTOR (584.022mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R54-RESISTOR (589.864mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R55-RESISTOR (572.338mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R56-RESISTOR (578.18mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R57-RESISTOR (548.97mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R58-RESISTOR (554.812mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R59-RESISTOR (537.286mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R5-RESISTOR (768.984mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R60-RESISTOR (543.128mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R61-RESISTOR (515.417mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R62-RESISTOR (520.751mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R63-RESISTOR (503.733mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R64-RESISTOR (509.575mm,272.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R6-RESISTOR (764.666mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R7-RESISTOR (760.348mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R8-RESISTOR (756.03mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component R9-RESISTOR (730.477mm,356.847mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W10-Jumper (682.751mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W11-Jumper (688.364mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W12-Jumper (665.987mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W13-Jumper (611.732mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W14-Jumper (617.346mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W15-Jumper (589.38mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W16-Jumper (594.968mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W17-Jumper (566.749mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W18-Jumper (572.337mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W19-Jumper (532.433mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W1-Jumper (806.855mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W20-Jumper (538.047mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W21-Jumper (825.652mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W22-Jumper (830.986mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W23-Jumper (802.259mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W24-Jumper (808.101mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W25-Jumper (778.866mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W26-Jumper (784.733mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W27-Jumper (743.814mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W28-Jumper (749.656mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W29-Jumper (653.999mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W2-Jumper (797.33mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W30-Jumper (659.867mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W31-Jumper (631.139mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W32-Jumper (636.473mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W33-Jumper (608.254mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W34-Jumper (614.096mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W35-Jumper (561.162mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W36-Jumper (567.004mm,279.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W3-Jumper (787.729mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W4-Jumper (773.81mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W5-Jumper (735.329mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W6-Jumper (720.444mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W7-Jumper (725.727mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W8-Jumper (709.573mm,363.654mm) on Top Layer 
   Violation between Room Definition: Between Room schematic_sn74hc595n (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('schematic_sn74hc595n')) And Small Component W9-Jumper (699.21mm,363.654mm) on Top Layer 
Rule Violations :127

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03