# Pipelined Multiplier (N x N) - RTL

A parameterized, synchronous **pipelined multiplier**. Default is a 4Ã—4 multiplier (`N = 4`).  
The design accepts a new (A,B) pair every clock cycle (`in_valid`) and returns the `product` after `N` cycles (pipeline latency = `N`). Output is accompanied by `out_valid`.

## Ports

- `clk` â€” Clock (rising-edge synchronous)
- `rst` â€” Synchronous reset (active high)
- `in_valid` â€” Assert when `a` and `b` are valid this cycle
- `a`, `b` â€” Operands (N bits each)
- `product` â€” (2N bits) multiplication result
- `out_valid` â€” 1 when `product` is valid

## Files

- `pipelined_multiplier.v` â€” RTL (parameter `N`)
- `pipelined_multiplier_tb.v` â€” Testbench
- `pipelined_multiplier.vcd` â€” Waveform (generated by TB)

## How to simulate (Icarus Verilog + GTKWave)

```bash
iverilog -o pipemul.out pipelined_multiplier.v pipelined_multiplier_tb.v
vvp pipemul.out
gtkwave pipelined_multiplier.vcd
```
## ğŸ” Waveform Output

Hereâ€™s the output of the simulation viewed in GTKWave:

![Waveform](pipelined_multiplier.png)

## Quick explanation / debugging tips

- Latency = `N`. To see the first product, feed an input and watch the output `N` cycles later.
- If `product` is `X` or not matching:
  - Ensure `in_valid` is asserted when you load inputs (the testbench does this).
  - Ensure `rst` is deasserted before you start inputs.
  - Use GTKWave to add internal signals (if you change RTL) like `sum_reg[]`, `b_pipe[]`, `a_pipe[]`.
- To increase throughput to larger bit widths, raise `N` parameter in both RTL and TB