#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 22 06:04:52 2021
# Process ID: 12964
# Current directory: C:/Users/younj/Desktop/dsd_final/build/hw_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6084 C:\Users\younj\Desktop\dsd_final\build\hw_test\hw_test.xpr
# Log file: C:/Users/younj/Desktop/dsd_final/build/hw_test/vivado.log
# Journal file: C:/Users/younj/Desktop/dsd_final/build/hw_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
set_property board_part digilentinc.com:arty-a7-100:part0:1.0 [current_project]
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_gen] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_gen] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci]
catch { config_ip_cache -export [get_ips -all clk_gen] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci]
launch_runs clk_gen_synth_1 -jobs 8
wait_on_run clk_gen_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_vdma:6.3 [get_ips  axi_vdma_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_vdma_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci]
catch { config_ip_cache -export [get_ips -all axi_vdma_0] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci]
launch_runs axi_vdma_0_synth_1 -jobs 8
wait_on_run axi_vdma_0_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mig_7series:4.2 [get_ips  mig_dram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mig_dram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci]
catch { config_ip_cache -export [get_ips -all mig_dram] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci]
launch_runs mig_dram_synth_1 -jobs 8
wait_on_run mig_dram_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 [get_ips  axi4_32_to_axilite] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi4_32_to_axilite] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci]
catch { config_ip_cache -export [get_ips -all axi4_32_to_axilite] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci]
launch_runs axi4_32_to_axilite_synth_1 -jobs 8
wait_on_run axi4_32_to_axilite_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 [get_ips  axi_to_apb] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_to_apb] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci]
catch { config_ip_cache -export [get_ips -all axi_to_apb] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci]
launch_runs axi_to_apb_synth_1 -jobs 8
wait_on_run axi_to_apb_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_crossbar_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci]
catch { config_ip_cache -export [get_ips -all axi_crossbar_0] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci]
launch_runs axi_crossbar_0_synth_1 -jobs 8
wait_on_run axi_crossbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x1024
set_property -dict [list CONFIG.Component_Name {sram_32x1024} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x1024]
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
catch { config_ip_cache -export [get_ips -all sram_32x1024] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci]
launch_runs sram_32x1024_synth_1 -jobs 8
wait_on_run sram_32x1024_synth_1
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x1024/sram_32x1024.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x2112
set_property -dict [list CONFIG.Component_Name {sram_32x2112} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2112} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x2112]
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
catch { config_ip_cache -export [get_ips -all sram_32x2112] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci]
launch_runs sram_32x2112_synth_1 -jobs 8
wait_on_run sram_32x2112_synth_1
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2112/sram_32x2112.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sram_32x2560
set_property -dict [list CONFIG.Component_Name {sram_32x2560} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2560} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips sram_32x2560]
generate_target {instantiation_template} [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
generate_target all [get_files  c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
catch { config_ip_cache -export [get_ips -all sram_32x2560] }
export_ip_user_files -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci]
launch_runs sram_32x2560_synth_1 -jobs 8
wait_on_run sram_32x2560_synth_1
export_simulation -of_objects [get_files c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.srcs/sources_1/ip/sram_32x2560/sram_32x2560.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_crossbar_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci]
catch { config_ip_cache -export [get_ips -all axi_crossbar_1] }
export_ip_user_files -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci]
launch_runs axi_crossbar_1_synth_1 -jobs 8
wait_on_run axi_crossbar_1_synth_1
export_simulation -of_objects [get_files C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1.xci] -directory C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files -ipstatic_source_dir C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/modelsim} {questa=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/questa} {riviera=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/riviera} {activehdl=C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_hw_manager
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
close_hw_manager
