<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-orion › time.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>time.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/plat-orion/time.c</span>
<span class="cm"> *</span>
<span class="cm"> * Marvell Orion SoC timer handling.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> * Timer 0 is used as free-running clocksource, while timer 1 is</span>
<span class="cm"> * used as clock_event_device.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/sched_clock.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * MBus bridge block registers.</span>
<span class="cm"> */</span>
<span class="cp">#define BRIDGE_CAUSE_OFF	0x0110</span>
<span class="cp">#define BRIDGE_MASK_OFF		0x0114</span>
<span class="cp">#define  BRIDGE_INT_TIMER0	 0x0002</span>
<span class="cp">#define  BRIDGE_INT_TIMER1	 0x0004</span>


<span class="cm">/*</span>
<span class="cm"> * Timer block registers.</span>
<span class="cm"> */</span>
<span class="cp">#define TIMER_CTRL_OFF		0x0000</span>
<span class="cp">#define  TIMER0_EN		 0x0001</span>
<span class="cp">#define  TIMER0_RELOAD_EN	 0x0002</span>
<span class="cp">#define  TIMER1_EN		 0x0004</span>
<span class="cp">#define  TIMER1_RELOAD_EN	 0x0008</span>
<span class="cp">#define TIMER0_RELOAD_OFF	0x0010</span>
<span class="cp">#define TIMER0_VAL_OFF		0x0014</span>
<span class="cp">#define TIMER1_RELOAD_OFF	0x0018</span>
<span class="cp">#define TIMER1_VAL_OFF		0x001c</span>


<span class="cm">/*</span>
<span class="cm"> * SoC-specific data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">bridge_base</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">bridge_timer1_clr_mask</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">timer_base</span><span class="p">;</span>


<span class="cm">/*</span>
<span class="cm"> * Number of timer ticks per jiffy.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">ticks_per_jiffy</span><span class="p">;</span>


<span class="cm">/*</span>
<span class="cm"> * Orion&#39;s sched_clock implementation. It has a resolution of</span>
<span class="cm"> * at least 7.5ns (133MHz TCLK).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">notrace</span> <span class="nf">orion_read_sched_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">~</span><span class="n">readl</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER0_VAL_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clockevent handling.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">orion_clkevt_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">delta</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIME</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear and enable clockevent timer interrupt.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">bridge_timer1_clr_mask</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_CAUSE_OFF</span><span class="p">);</span>

	<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>
	<span class="n">u</span> <span class="o">|=</span> <span class="n">BRIDGE_INT_TIMER1</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">u</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup new clockevent timer value.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER1_VAL_OFF</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable the timer.</span>
<span class="cm">	 */</span>
	<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
	<span class="n">u</span> <span class="o">=</span> <span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TIMER1_RELOAD_EN</span><span class="p">)</span> <span class="o">|</span> <span class="n">TIMER1_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">u</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">orion_clkevt_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Setup timer to fire at 1/HZ intervals.</span>
<span class="cm">		 */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">ticks_per_jiffy</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER1_RELOAD_OFF</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">ticks_per_jiffy</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER1_VAL_OFF</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable timer interrupt.</span>
<span class="cm">		 */</span>
		<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="n">BRIDGE_INT_TIMER1</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable timer.</span>
<span class="cm">		 */</span>
		<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="n">TIMER1_EN</span> <span class="o">|</span> <span class="n">TIMER1_RELOAD_EN</span><span class="p">,</span>
		       <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Disable timer.</span>
<span class="cm">		 */</span>
		<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TIMER1_EN</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Disable timer interrupt.</span>
<span class="cm">		 */</span>
		<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BRIDGE_INT_TIMER1</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * ACK pending timer interrupt.</span>
<span class="cm">		 */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">bridge_timer1_clr_mask</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_CAUSE_OFF</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">orion_clkevt</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;orion_tick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>	<span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">300</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">orion_clkevt_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">orion_clkevt_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">orion_timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * ACK timer interrupt and call event handler.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">bridge_timer1_clr_mask</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_CAUSE_OFF</span><span class="p">);</span>
	<span class="n">orion_clkevt</span><span class="p">.</span><span class="n">event_handler</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion_clkevt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">orion_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;orion_tick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">orion_timer_interrupt</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">orion_time_set_base</span><span class="p">(</span><span class="n">u32</span> <span class="n">_timer_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">timer_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">_timer_base</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">orion_time_init</span><span class="p">(</span><span class="n">u32</span> <span class="n">_bridge_base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">_bridge_timer1_clr_mask</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set SoC-specific data.</span>
<span class="cm">	 */</span>
	<span class="n">bridge_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">_bridge_base</span><span class="p">;</span>
	<span class="n">bridge_timer1_clr_mask</span> <span class="o">=</span> <span class="n">_bridge_timer1_clr_mask</span><span class="p">;</span>

	<span class="n">ticks_per_jiffy</span> <span class="o">=</span> <span class="p">(</span><span class="n">tclk</span> <span class="o">+</span> <span class="n">HZ</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">HZ</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set scale and timer for sched_clock.</span>
<span class="cm">	 */</span>
	<span class="n">setup_sched_clock</span><span class="p">(</span><span class="n">orion_read_sched_clock</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">tclk</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup free-running clocksource timer (interrupts</span>
<span class="cm">	 * disabled).</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER0_VAL_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER0_RELOAD_OFF</span><span class="p">);</span>
	<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BRIDGE_INT_TIMER0</span><span class="p">,</span> <span class="n">bridge_base</span> <span class="o">+</span> <span class="n">BRIDGE_MASK_OFF</span><span class="p">);</span>
	<span class="n">u</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="n">TIMER0_EN</span> <span class="o">|</span> <span class="n">TIMER0_RELOAD_EN</span><span class="p">,</span> <span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER_CTRL_OFF</span><span class="p">);</span>
	<span class="n">clocksource_mmio_init</span><span class="p">(</span><span class="n">timer_base</span> <span class="o">+</span> <span class="n">TIMER0_VAL_OFF</span><span class="p">,</span> <span class="s">&quot;orion_clocksource&quot;</span><span class="p">,</span>
		<span class="n">tclk</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">clocksource_mmio_readl_down</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup clockevent timer (interrupt-driven).</span>
<span class="cm">	 */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">orion_timer_irq</span><span class="p">);</span>
	<span class="n">orion_clkevt</span><span class="p">.</span><span class="n">mult</span> <span class="o">=</span> <span class="n">div_sc</span><span class="p">(</span><span class="n">tclk</span><span class="p">,</span> <span class="n">NSEC_PER_SEC</span><span class="p">,</span> <span class="n">orion_clkevt</span><span class="p">.</span><span class="n">shift</span><span class="p">);</span>
	<span class="n">orion_clkevt</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xfffffffe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">orion_clkevt</span><span class="p">);</span>
	<span class="n">orion_clkevt</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span> <span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">orion_clkevt</span><span class="p">);</span>
	<span class="n">orion_clkevt</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion_clkevt</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
