/afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/wb.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/wb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module wb

Top level modules:
	wb

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nor2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nor2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nor2

Top level modules:
	nor2

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nor3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nor3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nor3

Top level modules:
	nor3

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/fetch.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/fetch.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nand2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nand2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/execute.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/execute.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module execute

Top level modules:
	execute

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/shifter_nb.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/shifter_nb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shifter_nb

Top level modules:
	shifter_nb

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nand3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/nand3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand3

Top level modules:
	nand3

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/shifter.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/shifter.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/cla_4b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/cla_4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_4b

Top level modules:
	cla_4b

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/fullAdder_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/cla_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/cla_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_16b

Top level modules:
	cla_16b

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/dff.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/dff.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff

Top level modules:
	dff

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/carry_bit_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/carry_bit_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module carry_bit_1b

Top level modules:
	carry_bit_1b

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory

Top level modules:
	memory

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc_hier_bench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc_hier_bench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/alu.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/alu.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/xor2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/xor2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module xor2

Top level modules:
	xor2

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/or2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/or2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module or2

Top level modules:
	or2

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/clkrst.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/clkrst.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/xor3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/xor3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module xor3

Top level modules:
	xor3

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/proc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc

Top level modules:
	proc

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/mux2_1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/mux2_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/decode.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/decode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module decode

Top level modules:
	decode

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/register.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/register.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register

Top level modules:
	register

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/mux4_1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/mux4_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory2c.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory2c.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory2c.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/generate_propagate_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/k/m/kmulligan/private/ece552/cs552-project/project/demo1/verilog/generate_propagate_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module generate_propagate_1b

Top level modules:
	generate_propagate_1b

} {} {}}
