# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.draw_blocks_tb
# vsim -voptargs="+acc" work.draw_blocks_tb 
# Start time: 15:57:26 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "draw_blocks(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "pixel_on_line(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "draw_block(fast)".
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(42): (vopt-2685) [TFMPC] - Too few port connections for 'draw_blocks_inst'.  Expected 11, found 10.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(42): (vopt-2718) [TFMPC] - Missing connection for port 'field_we'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.draw_blocks_tb(fast)
# Loading work.draw_blocks(fast)
# Loading work.bram_sdp(fast)
# Loading work.draw_block(fast)
# Loading work.pixel_on_line(fast)
add wave -position end sim:/draw_blocks_tb/draw_blocks_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: samue  Hostname: SAMUEL  ProcessID: 9360
#           Attempting to use alternate WLF file "./wlftcyinxv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcyinxv
run -all
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(82)
#    Time: 18440305 ns  Iteration: 2  Instance: /draw_blocks_tb
# Break in Module draw_blocks_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv line 82
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(42): (vopt-2685) [TFMPC] - Too few port connections for 'draw_blocks_inst'.  Expected 11, found 10.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(42): (vopt-2718) [TFMPC] - Missing connection for port 'field_we'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.draw_blocks_tb(fast)
# Loading work.draw_blocks(fast)
# Loading work.bram_sdp(fast)
# Loading work.draw_block(fast)
# Loading work.pixel_on_line(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'draw_data_in'. The port definition is at: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /draw_blocks_tb/draw_blocks_inst File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv Line: 42
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(82)
#    Time: 18440305 ns  Iteration: 2  Instance: /draw_blocks_tb
# Break in Module draw_blocks_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv line 82
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "draw_blocks(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.draw_blocks_tb(fast)
# Loading work.draw_blocks(fast)
# Loading work.bram_sdp(fast)
# Loading work.draw_block(fast)
# Loading work.pixel_on_line(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'draw_data_in'. The port definition is at: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /draw_blocks_tb/draw_blocks_inst File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv Line: 42
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(82)
#    Time: 18440305 ns  Iteration: 2  Instance: /draw_blocks_tb
# Break in Module draw_blocks_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv line 82
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.draw_blocks_tb(fast)
# Loading work.draw_blocks(fast)
# Loading work.bram_sdp(fast)
# Loading work.draw_block(fast)
# Loading work.pixel_on_line(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'draw_data_in'. The port definition is at: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_blocks.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /draw_blocks_tb/draw_blocks_inst File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv Line: 42
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(82)
#    Time: 18440305 ns  Iteration: 2  Instance: /draw_blocks_tb
# Break in Module draw_blocks_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv line 82
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "draw_blocks(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "draw_block(fast)".
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(43): (vopt-2685) [TFMPC] - Too few port connections for 'draw_blocks_inst'.  Expected 11, found 10.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(43): (vopt-2718) [TFMPC] - Missing connection for port 'field_we'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.draw_blocks_tb(fast)
# Loading work.draw_blocks(fast)
# Loading work.bram_sdp(fast)
# Loading work.draw_block(fast)
# Loading work.pixel_on_line(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'on_line'. The port definition is at: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/pixel_on_line.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /draw_blocks_tb/draw_blocks_inst/draw_block_inst/pixel_on_line_inst File: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_block.sv Line: 38
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv(83)
#    Time: 18440305 ns  Iteration: 2  Instance: /draw_blocks_tb
# Break in Module draw_blocks_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/draw_blocks_tb.sv line 83
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv failed with 1 errors.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 1 failed with 1 error.
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv failed with 2 errors.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 1 failed with 2 errors.
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.update_field_tb
# End time: 21:16:47 on Jan 10,2025, Elapsed time: 5:19:21
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.update_field_tb 
# Start time: 21:16:47 on Jan 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "update_field(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "read_vels(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "write_vels(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "divu(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "sqrt(fast)".
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv(24): (vopt-2685) [TFMPC] - Too few port connections for 'div_inst'.  Expected 7, found 6.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv(24): (vopt-2718) [TFMPC] - Missing connection for port 'r'.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv(33): (vopt-2685) [TFMPC] - Too few port connections for 'sqrt_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv(33): (vopt-2718) [TFMPC] - Missing connection for port 'rem'.
# ** Note: (vopt-143) Recognized 1 FSM in module "norm(fast)".
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 11, found 6.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2718) [TFMPC] - Missing connection for port 'key_pressed'.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2718) [TFMPC] - Missing connection for port 'cursor_y'.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2718) [TFMPC] - Missing connection for port 'cursor_x'.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2718) [TFMPC] - Missing connection for port 'cursor_field_y_prev'.
# ** Warning: C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(32): (vopt-2718) [TFMPC] - Missing connection for port 'cursor_field_x_prev'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading sv_std.std
# Loading work.update_field_tb(fast)
# Loading work.update_field(fast)
# Loading work.norm(fast)
# Loading work.div(fast)
# Loading work.divu(fast)
# Loading work.sqrt(fast)
# Loading work.bram_sdp(fast)
# Loading work.bram_sdp(fast__1)
# Loading work.read_vels(fast)
# Loading work.write_vels(fast)
add wave -position end sim:/update_field_tb/uut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: samue  Hostname: SAMUEL  ProcessID: 9360
#           Attempting to use alternate WLF file "./wlftjsnwdc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjsnwdc
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(62)
#    Time: 7056115 ns  Iteration: 0  Instance: /update_field_tb
# Break in Module update_field_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv line 62
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "update_field(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.update_field_tb(fast)
# Loading work.update_field(fast)
# Loading work.norm(fast)
# Loading work.div(fast)
# Loading work.divu(fast)
# Loading work.sqrt(fast)
# Loading work.bram_sdp(fast)
# Loading work.bram_sdp(fast__1)
# Loading work.read_vels(fast)
# Loading work.write_vels(fast)
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(67)
#    Time: 7056115 ns  Iteration: 0  Instance: /update_field_tb
# Break in Module update_field_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv line 67
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "update_field(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.update_field_tb(fast)
# Loading work.update_field(fast)
# Loading work.norm(fast)
# Loading work.div(fast)
# Loading work.divu(fast)
# Loading work.sqrt(fast)
# Loading work.bram_sdp(fast)
# Loading work.bram_sdp(fast__1)
# Loading work.read_vels(fast)
# Loading work.write_vels(fast)
run -all
# Load init file 'h_vels.mem' into bram_sdp.
# Load init file 'v_vels.mem' into bram_sdp.
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(67)
#    Time: 7056115 ns  Iteration: 0  Instance: /update_field_tb
# Break in Module update_field_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv line 67
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "update_field(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.update_field_tb(fast)
# Loading work.update_field(fast)
# Loading work.norm(fast)
# Loading work.div(fast)
# Loading work.divu(fast)
# Loading work.sqrt(fast)
# Loading work.bram_sdp(fast)
# Loading work.bram_sdp(fast__1)
# Loading work.read_vels(fast)
# Loading work.write_vels(fast)
run
# Load init file 'h_vels.mem' into bram_sdp.
# Load init file 'v_vels.mem' into bram_sdp.
run
# Compile of div_tb.sv was successful.
# Compile of div.sv was successful.
# Compile of sqrt.sv was successful.
# Compile of sqrt_tb.sv was successful.
# Compile of norm.sv was successful.
# Compile of norm_tb.sv was successful.
# Compile of draw.sv was successful.
# Compile of bram_sdp.sv was successful.
# Compile of comb_ckt_generator.sv was successful.
# Compile of fluid_simulation.sv was successful.
# Compile of vga_controller.sv was successful.
# Compile of pixel_on_line.sv was successful.
# Compile of pixel_on_line_tb.sv was successful.
# Compile of draw_block.sv was successful.
# Compile of draw_block_tb.sv was successful.
# Compile of draw_blocks.sv was successful.
# Compile of draw_blocks_tb.sv was successful.
# Compile of read_vels.sv was successful.
# Compile of update_field.sv was successful.
# Compile of update_field_tb.sv was successful.
# Compile of write_vels.sv was successful.
# Compile of cursor.sv was successful.
# Compile of spi_control.v was successful.
# Compile of spi_serdes.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "update_field(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.update_field_tb(fast)
# Loading work.update_field(fast)
# Loading work.norm(fast)
# Loading work.div(fast)
# Loading work.divu(fast)
# Loading work.sqrt(fast)
# Loading work.bram_sdp(fast)
# Loading work.bram_sdp(fast__1)
# Loading work.read_vels(fast)
# Loading work.write_vels(fast)
run
# Load init file 'h_vels.mem' into bram_sdp.
# Load init file 'v_vels.mem' into bram_sdp.
run
run -all
# ** Note: $stop    : C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv(67)
#    Time: 7056115 ns  Iteration: 0  Instance: /update_field_tb
# Break in Module update_field_tb at C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/testbenches/update_field_tb.sv line 67
# Causality operation skipped due to absence of debug database file
# End time: 00:07:25 on Jan 11,2025, Elapsed time: 2:50:38
# Errors: 0, Warnings: 2
