$date
  Thu Sep 11 16:12:46 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_swap_4bit $end
$var reg 8 ! tb_x[7:0] $end
$var reg 8 " tb_y[7:0] $end
$scope module swap_4bit_module $end
$var reg 8 # x[7:0] $end
$var reg 8 $ y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00001111 !
b11110000 "
b00001111 #
b11110000 $
#10000000
b11000011 !
b00111100 "
b11000011 #
b00111100 $
#20000000
b00100100 !
b01000010 "
b00100100 #
b01000010 $
#30000000
