// Seed: 3098556400
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  tri0 id_4;
  supply1 id_5;
  wire id_6;
  assign id_5 = 1;
  assign id_4 = 1'b0;
  uwire id_7 = id_6 == id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6
    , id_13,
    output uwire id_7,
    input supply0 id_8,
    inout supply1 id_9,
    input tri0 id_10,
    output wire id_11
);
  wire id_14;
  module_0(
      id_13, id_13
  );
endmodule
