
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v' to AST representation.
Generating RTLIL representation for module `\gng_coef'.
Generating RTLIL representation for module `\gng_ctg'.
Generating RTLIL representation for module `\gng_interp'.
Generating RTLIL representation for module `\gng_lzd'.
Generating RTLIL representation for module `\gng_smul_16_18_sadd_37'.
Generating RTLIL representation for module `\gng_smul_16_18'.
Generating RTLIL representation for module `\gng'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   2 design levels: gng                 
root of   0 design levels: gng_smul_16_18      
root of   0 design levels: gng_smul_16_18_sadd_37
root of   0 design levels: gng_lzd             
root of   1 design levels: gng_interp          
root of   0 design levels: gng_ctg             
root of   0 design levels: gng_coef            
Automatically selected gng as design top module.

2.2. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     \gng_ctg
Parameter \INIT_Z1 = 64'0100010111010000000000001111111111111111111100000000010111111111
Parameter \INIT_Z2 = 64'1111111111111100101111111111111111011000000000000000011010000000
Parameter \INIT_Z3 = 64'1111111111011010001101010000000000000000111111101001010111111111

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\gng_ctg'.
Parameter \INIT_Z1 = 64'0100010111010000000000001111111111111111111100000000010111111111
Parameter \INIT_Z2 = 64'1111111111111100101111111111111111011000000000000000011010000000
Parameter \INIT_Z3 = 64'1111111111011010001101010000000000000000111111101001010111111111
Generating RTLIL representation for module `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg'.

2.4. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg

2.5. Analyzing design hierarchy..
Top module:  \gng
Used module:     \gng_interp
Used module:         \gng_smul_16_18
Used module:         \gng_smul_16_18_sadd_37
Used module:         \gng_coef
Used module:         \gng_lzd
Used module:     $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg
Removing unused module `\gng_ctg'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:628$35 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:621$33 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:583$27 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:551$20 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:532$18 in module gng_interp.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:504$16 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:495$14 in module gng_interp.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:407$211 in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:400$209 in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207 in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:55$1 in module gng_coef.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 87 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:974$202'.
Creating decoders for process `\gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:969$201'.
Creating decoders for process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:908$200'.
Creating decoders for process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:902$197'.
Creating decoders for process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:896$196'.
Creating decoders for process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:628$35'.
     1/1: $0\data_out[15:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:621$33'.
     1/1: $0\valid_out[0:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:615$31'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:611$29'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:583$27'.
     1/1: $0\valid_in_r[8:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:579$26'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:567$24'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:551$20'.
     1/1: $0\x[14:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:532$18'.
     1/1: $0\offset[1:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:504$16'.
     1/1: $0\mask[14:0]
Creating decoders for process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:495$14'.
     1/1: $0\num_lzd_r[5:0]
Creating decoders for process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:407$211'.
     1/1: $0\data_out[63:0]
Creating decoders for process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:400$209'.
     1/1: $0\valid_out[0:0]
Creating decoders for process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
     1/3: $0\z3[63:0]
     2/3: $0\z2[63:0]
     3/3: $0\z1[63:0]
Creating decoders for process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:311$2'.
Creating decoders for process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:55$1'.
     1/1: $1\d[52:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\gng_lzd.\p1[0]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[1]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[2]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[3]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[4]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[5]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[6]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[7]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[8]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[9]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[10]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[11]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[12]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[13]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[14]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[15]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[16]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[17]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[18]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[19]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[20]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[21]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[22]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[23]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[24]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[25]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[26]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[27]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[28]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[29]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[30]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p1[31]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[0]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[1]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[2]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[3]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[4]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[5]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[6]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[7]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[8]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[9]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[10]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[11]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[12]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[13]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[14]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p2[15]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[0]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[1]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[2]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[3]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[4]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[5]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[6]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p3[7]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p4[0]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p4[1]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p4[2]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p4[3]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p5[0]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_lzd.\p5[1]' from process `\gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
No latch inferred for signal `\gng_coef.\d' from process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:55$1'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\gng_smul_16_18.\prod' using process `\gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:974$202'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\gng_smul_16_18.\a_reg' using process `\gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:969$201'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\gng_smul_16_18.\b_reg' using process `\gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:969$201'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\gng_smul_16_18_sadd_37.\result' using process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:908$200'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\gng_smul_16_18_sadd_37.\prod' using process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:902$197'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\gng_smul_16_18_sadd_37.\a_reg' using process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:896$196'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\gng_smul_16_18_sadd_37.\b_reg' using process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:896$196'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\gng_smul_16_18_sadd_37.\c_reg' using process `\gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:896$196'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\gng_interp.\data_out' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:628$35'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\gng_interp.\valid_out' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:621$33'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\gng_interp.\sum2_rnd' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:615$31'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\gng_interp.\sum2' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:611$29'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\gng_interp.\valid_in_r' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:583$27'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\gng_interp.\sign_r' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:579$26'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\gng_interp.\c0_r1' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\gng_interp.\c0_r2' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\gng_interp.\c0_r3' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\gng_interp.\c0_r4' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\gng_interp.\c0_r5' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\gng_interp.\c1_r1' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:567$24'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\gng_interp.\x_r1' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\gng_interp.\x_r2' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\gng_interp.\x_r3' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\gng_interp.\x_r4' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\gng_interp.\x' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:551$20'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\gng_interp.\offset' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:532$18'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\gng_interp.\mask' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:504$16'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\gng_interp.\num_lzd_r' using process `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:495$14'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.\data_out' using process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:407$211'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.\valid_out' using process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:400$209'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.\z1' using process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.\z2' using process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.\z3' using process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\gng_coef.\c0' using process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:311$2'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\gng_coef.\c1' using process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:311$2'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\gng_coef.\c2' using process `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:311$2'.
  created $dff cell `$procdff$562' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:974$202'.
Removing empty process `gng_smul_16_18.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:969$201'.
Removing empty process `gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:908$200'.
Removing empty process `gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:902$197'.
Removing empty process `gng_smul_16_18_sadd_37.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:896$196'.
Removing empty process `gng_lzd.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:0$103'.
Found and cleaned up 2 empty switches in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:628$35'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:628$35'.
Found and cleaned up 1 empty switch in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:621$33'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:621$33'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:615$31'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:611$29'.
Found and cleaned up 1 empty switch in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:583$27'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:583$27'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:579$26'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:571$25'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:567$24'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:560$22'.
Found and cleaned up 1 empty switch in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:551$20'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:551$20'.
Found and cleaned up 1 empty switch in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:532$18'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:532$18'.
Found and cleaned up 2 empty switches in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:504$16'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:504$16'.
Found and cleaned up 1 empty switch in `\gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:495$14'.
Removing empty process `gng_interp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:495$14'.
Found and cleaned up 1 empty switch in `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:407$211'.
Removing empty process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:407$211'.
Found and cleaned up 1 empty switch in `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:400$209'.
Removing empty process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:400$209'.
Found and cleaned up 2 empty switches in `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
Removing empty process `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:385$207'.
Removing empty process `gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:311$2'.
Found and cleaned up 1 empty switch in `\gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:55$1'.
Removing empty process `gng_coef.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:55$1'.
Cleaned up 14 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
Optimizing module gng_smul_16_18.
Optimizing module gng_smul_16_18_sadd_37.
Optimizing module gng_lzd.
<suppressed ~9 debug messages>
Optimizing module gng_interp.
<suppressed ~7 debug messages>
Optimizing module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
<suppressed ~5 debug messages>
Optimizing module gng_coef.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module gng.
Optimizing module gng_smul_16_18.
Optimizing module gng_smul_16_18_sadd_37.
Optimizing module gng_lzd.
Optimizing module gng_interp.
Optimizing module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Optimizing module gng_coef.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Finding identical cells in module `\gng_smul_16_18'.
Finding identical cells in module `\gng_smul_16_18_sadd_37'.
Finding identical cells in module `\gng_lzd'.
Finding identical cells in module `\gng_interp'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg'.
<suppressed ~6 debug messages>
Finding identical cells in module `\gng_coef'.
Removed a total of 8 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng_smul_16_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng_smul_16_18_sadd_37..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng_lzd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gng_interp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gng_coef..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \gng.
  Optimizing cells in module \gng_smul_16_18.
  Optimizing cells in module \gng_smul_16_18_sadd_37.
  Optimizing cells in module \gng_lzd.
  Optimizing cells in module \gng_interp.
  Optimizing cells in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
  Optimizing cells in module \gng_coef.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\gng'.
Finding identical cells in module `\gng_smul_16_18'.
Finding identical cells in module `\gng_smul_16_18_sadd_37'.
Finding identical cells in module `\gng_lzd'.
Finding identical cells in module `\gng_interp'.
Finding identical cells in module `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg'.
Finding identical cells in module `\gng_coef'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$551 ($dff) from module gng_interp (D = { \data_in [3] \data_in [4] \data_in [5] \data_in [6] \data_in [7] \data_in [8] \data_in [9] \data_in [10] \data_in [11] \data_in [12] \data_in [13] \data_in [14] \data_in [15] \data_in [16] \data_in [17] }, Q = \x, rval = 15'000000000000000).
Adding SRST signal on $procdff$552 ($dff) from module gng_interp (D = { \data_in [1] \data_in [2] }, Q = \offset, rval = 2'00).
Adding SRST signal on $procdff$553 ($dff) from module gng_interp (D = $procmux$234_Y, Q = \mask, rval = 15'111111111111111).
Adding SRST signal on $procdff$554 ($dff) from module gng_interp (D = \num_lzd, Q = \num_lzd_r, rval = 6'000000).
Adding SRST signal on $procdff$535 ($dff) from module gng_interp (D = $procmux$216_Y [14:0], Q = \data_out [14:0], rval = 15'000000000000000).
Adding SRST signal on $procdff$535 ($dff) from module gng_interp (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:632$38_Y [15], Q = \data_out [15], rval = 1'0).
Adding SRST signal on $procdff$536 ($dff) from module gng_interp (D = \valid_in_r [8], Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$539 ($dff) from module gng_interp (D = { \valid_in_r [7:0] \valid_in }, Q = \valid_in_r, rval = 9'000000000).
Adding SRST signal on $procdff$558 ($dff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = $procmux$267_Y, Q = \z2, rval = 64'1111111111111100101111111111111111011000000000000000011010000000).
Adding EN signal on $auto$ff.cc:262:slice$573 ($sdff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = { \z2 [50:6] $xor$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:382$205_Y }, Q = \z2).
Adding SRST signal on $procdff$559 ($dff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = $procmux$262_Y, Q = \z3, rval = 64'1111111111011010001101010000000000000000111111101001010111111111).
Adding EN signal on $auto$ff.cc:262:slice$575 ($sdff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = { \z3 [56:9] $xor$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:383$206_Y }, Q = \z3).
Adding SRST signal on $procdff$555 ($dff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = $xor$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:411$214_Y, Q = \data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$556 ($dff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = \ce, Q = \valid_out, rval = 1'0).
Adding SRST signal on $procdff$557 ($dff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = $procmux$272_Y, Q = \z1, rval = 64'0100010111010000000000001111111111111111111100000000010111111111).
Adding EN signal on $auto$ff.cc:262:slice$579 ($sdff) from module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg (D = { \z1 [39:1] $xor$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/gng.v:381$204_Y }, Q = \z1).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \gng..
Finding unused cells or wires in module \gng_smul_16_18..
Finding unused cells or wires in module \gng_smul_16_18_sadd_37..
Finding unused cells or wires in module \gng_lzd..
Finding unused cells or wires in module \gng_interp..
Finding unused cells or wires in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg..
Finding unused cells or wires in module \gng_coef..
Removed 17 unused cells and 302 unused wires.
<suppressed ~23 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Optimizing module gng.
Optimizing module gng_coef.
Optimizing module gng_interp.
Optimizing module gng_lzd.
Optimizing module gng_smul_16_18.
Optimizing module gng_smul_16_18_sadd_37.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng_coef..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gng_interp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gng_lzd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gng_smul_16_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \gng_smul_16_18_sadd_37..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
  Optimizing cells in module \gng.
  Optimizing cells in module \gng_coef.
  Optimizing cells in module \gng_interp.
  Optimizing cells in module \gng_lzd.
  Optimizing cells in module \gng_smul_16_18.
  Optimizing cells in module \gng_smul_16_18_sadd_37.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg'.
Finding identical cells in module `\gng'.
Finding identical cells in module `\gng_coef'.
Finding identical cells in module `\gng_interp'.
Finding identical cells in module `\gng_lzd'.
Finding identical cells in module `\gng_smul_16_18'.
Finding identical cells in module `\gng_smul_16_18_sadd_37'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg..
Finding unused cells or wires in module \gng..
Finding unused cells or wires in module \gng_coef..
Finding unused cells or wires in module \gng_interp..
Finding unused cells or wires in module \gng_lzd..
Finding unused cells or wires in module \gng_smul_16_18..
Finding unused cells or wires in module \gng_smul_16_18_sadd_37..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg.
Optimizing module gng.
Optimizing module gng_coef.
Optimizing module gng_interp.
Optimizing module gng_lzd.
Optimizing module gng_smul_16_18.
Optimizing module gng_smul_16_18_sadd_37.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg ===

   Number of wires:                 13
   Number of wire bits:            580
   Number of public wires:          11
   Number of public wire bits:     452
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdff                          65
     $sdffe                        192
     $xor                          188

=== gng ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== gng_coef ===

   Number of wires:                254
   Number of wire bits:            363
   Number of public wires:           6
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                252
     $dff                           53
     $eq                          1976
     $logic_not                      8
     $pmux                          53

=== gng_interp ===

   Number of wires:                 56
   Number of wire bits:            640
   Number of public wires:          33
   Number of public wire bits:     513
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           50
     $and                           15
     $dff                          211
     $eq                            90
     $mux                           16
     $not                           15
     $pmux                          15
     $reduce_and                     2
     $sdff                          64

=== gng_lzd ===

   Number of wires:                 71
   Number of wire bits:            313
   Number of public wires:          71
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     $mux                           56
     $not                           61
     $or                            56

=== gng_smul_16_18 ===

   Number of wires:                  8
   Number of wire bits:            171
   Number of public wires:           7
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           68
     $mul                           34

=== gng_smul_16_18_sadd_37 ===

   Number of wires:                 12
   Number of wire bits:            325
   Number of public wires:          11
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           38
     $dff                          143
     $mul                           34

=== design hierarchy ===

   gng                               1
     $paramod$f39658601130dabd5995c2537a5ec6c66075ff2e\gng_ctg      0
     gng_interp                      0
       gng_coef                      0
       gng_lzd                       0
       gng_smul_16_18                0
       gng_smul_16_18_sadd_37        0

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

End of script. Logfile hash: 216b9961a0, CPU: user 0.46s system 0.00s, MEM: 16.19 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 2x opt_reduce (0 sec), 17% 2x read_verilog (0 sec), ...
