

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Tue Sep 30 23:58:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.868 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |      770|      770|         4|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        4|      100|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      131|     -|
|Register             |        -|      -|       91|        2|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       95|      253|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |                      Instance                     |                     Module                    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U12  |fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1  |        0|   1|  4|   4|    0|
    |sparsemux_17_3_32_1_1_U11                          |sparsemux_17_3_32_1_1                          |        0|   0|  0|  96|    0|
    +---------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |Total                                              |                                               |        0|   1|  4| 100|    0|
    +---------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_208_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln19_fu_214_p2  |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln21_fu_278_p2  |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|          31|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |grp_fu_328_p1            |  32|          2|   32|         64|
    |grp_fu_328_p2            |  32|          2|   32|         64|
    |grp_fu_328_p3            |   1|          2|    1|          2|
    |i_5_fu_80                |  16|          2|   10|         20|
    |sum_local_fu_76          |  32|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         16|  119|        238|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_5_fu_80                         |  10|   0|   10|          0|
    |icmp_ln19_reg_358                 |   1|   0|    1|          0|
    |icmp_ln19_reg_358_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln21_reg_407                 |   1|   0|    1|          0|
    |sum_local_fu_76                   |  32|   0|   32|          0|
    |trunc_ln19_reg_362                |   3|   0|    3|          0|
    |v_reg_412                         |  32|   0|   32|          0|
    |icmp_ln21_reg_407                 |   4|   2|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  91|   2|   88|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_19_1|  return value|
|current_input_address0     |  out|    7|   ap_memory|                         current_input|         array|
|current_input_ce0          |  out|    1|   ap_memory|                         current_input|         array|
|current_input_q0           |   in|   32|   ap_memory|                         current_input|         array|
|current_input_8_address0   |  out|    7|   ap_memory|                       current_input_8|         array|
|current_input_8_ce0        |  out|    1|   ap_memory|                       current_input_8|         array|
|current_input_8_q0         |   in|   32|   ap_memory|                       current_input_8|         array|
|current_input_9_address0   |  out|    7|   ap_memory|                       current_input_9|         array|
|current_input_9_ce0        |  out|    1|   ap_memory|                       current_input_9|         array|
|current_input_9_q0         |   in|   32|   ap_memory|                       current_input_9|         array|
|current_input_10_address0  |  out|    7|   ap_memory|                      current_input_10|         array|
|current_input_10_ce0       |  out|    1|   ap_memory|                      current_input_10|         array|
|current_input_10_q0        |   in|   32|   ap_memory|                      current_input_10|         array|
|current_input_11_address0  |  out|    7|   ap_memory|                      current_input_11|         array|
|current_input_11_ce0       |  out|    1|   ap_memory|                      current_input_11|         array|
|current_input_11_q0        |   in|   32|   ap_memory|                      current_input_11|         array|
|current_input_12_address0  |  out|    7|   ap_memory|                      current_input_12|         array|
|current_input_12_ce0       |  out|    1|   ap_memory|                      current_input_12|         array|
|current_input_12_q0        |   in|   32|   ap_memory|                      current_input_12|         array|
|current_input_13_address0  |  out|    7|   ap_memory|                      current_input_13|         array|
|current_input_13_ce0       |  out|    1|   ap_memory|                      current_input_13|         array|
|current_input_13_q0        |   in|   32|   ap_memory|                      current_input_13|         array|
|current_input_14_address0  |  out|    7|   ap_memory|                      current_input_14|         array|
|current_input_14_ce0       |  out|    1|   ap_memory|                      current_input_14|         array|
|current_input_14_q0        |   in|   32|   ap_memory|                      current_input_14|         array|
|sum_local_out              |  out|   32|      ap_vld|                         sum_local_out|       pointer|
|sum_local_out_ap_vld       |  out|    1|      ap_vld|                         sum_local_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_local = alloca i32 1" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 7 'alloca' 'sum_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 8 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 0, i10 %i_5" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 9 'store' 'store_ln19' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 0, i32 %sum_local" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 10 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i10 %i_5" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln19 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 13 'add' 'add_ln19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln19 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 14 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i.split, void %for.end.i.exitStub" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 15 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %i" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 16 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 17 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %lshr_ln2" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 18 'zext' 'zext_ln18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 19 'getelementptr' 'current_input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 20 'getelementptr' 'current_input_8_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 21 'getelementptr' 'current_input_9_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 22 'getelementptr' 'current_input_10_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 23 'getelementptr' 'current_input_11_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 24 'getelementptr' 'current_input_12_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 25 'getelementptr' 'current_input_13_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 26 'getelementptr' 'current_input_14_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_current_input_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 28 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 28 'load' 'current_input_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr"   --->   Operation 29 'muxlogic' 'muxLogicRAMAddr_to_current_input_8_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 30 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 30 'load' 'current_input_8_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 31 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_current_input_9_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 32 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 32 'load' 'current_input_9_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_current_input_10_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 34 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 34 'load' 'current_input_10_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_current_input_11_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 36 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 36 'load' 'current_input_11_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_current_input_12_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 38 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 38 'load' 'current_input_12_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_current_input_13_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 40 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 40 'load' 'current_input_13_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr"   --->   Operation 41 'muxlogic' 'muxLogicRAMAddr_to_current_input_14_load' <Predicate = (!icmp_ln19)> <Delay = 0.43>
ST_1 : Operation 42 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 42 'load' 'current_input_14_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 43 [1/1] (0.60ns)   --->   "%icmp_ln21 = icmp_eq  i10 %add_ln19, i10 768" [kernel_RMS_Norm.cpp:21->kernel_MHSA.cpp:68]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 %add_ln19, i10 %i_5" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 44 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 45 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 45 'load' 'current_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 46 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 46 'load' 'current_input_8_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 47 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 47 'load' 'current_input_9_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 48 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 48 'load' 'current_input_10_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 49 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 49 'load' 'current_input_11_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 50 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 50 'load' 'current_input_12_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 51 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 51 'load' 'current_input_13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 52 'load' 'current_input_14_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln19" [kernel_RMS_Norm.cpp:20->kernel_MHSA.cpp:68]   --->   Operation 53 'sparsemux' 'v' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 54 [2/2] (2.86ns)   --->   "%sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->kernel_MHSA.cpp:68]   --->   Operation 54 'fmacc' 'sum_local_1' <Predicate = true> <Delay = 2.86> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sum_local_load = load i32 %sum_local"   --->   Operation 61 'load' 'sum_local_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_out, i32 %sum_local_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_115" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 55 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 57 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.28ns)   --->   "%sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->kernel_MHSA.cpp:68]   --->   Operation 58 'fmacc' 'sum_local_1' <Predicate = true> <Delay = 0.28> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 %sum_local_1, i32 %sum_local" [kernel_RMS_Norm.cpp:18->kernel_MHSA.cpp:68]   --->   Operation 59 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [kernel_RMS_Norm.cpp:19->kernel_MHSA.cpp:68]   --->   Operation 60 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_local_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_local                                (alloca           ) [ 01111]
i_5                                      (alloca           ) [ 01000]
store_ln19                               (store            ) [ 00000]
store_ln18                               (store            ) [ 00000]
br_ln0                                   (br               ) [ 00000]
i                                        (load             ) [ 00000]
add_ln19                                 (add              ) [ 00000]
icmp_ln19                                (icmp             ) [ 01110]
br_ln19                                  (br               ) [ 00000]
trunc_ln19                               (trunc            ) [ 01100]
lshr_ln2                                 (partselect       ) [ 00000]
zext_ln18                                (zext             ) [ 00000]
current_input_addr                       (getelementptr    ) [ 01100]
current_input_8_addr                     (getelementptr    ) [ 01100]
current_input_9_addr                     (getelementptr    ) [ 01100]
current_input_10_addr                    (getelementptr    ) [ 01100]
current_input_11_addr                    (getelementptr    ) [ 01100]
current_input_12_addr                    (getelementptr    ) [ 01100]
current_input_13_addr                    (getelementptr    ) [ 01100]
current_input_14_addr                    (getelementptr    ) [ 01100]
muxLogicRAMAddr_to_current_input_load    (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_8_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_9_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_10_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_11_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_12_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_13_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_current_input_14_load (muxlogic         ) [ 00000]
icmp_ln21                                (icmp             ) [ 01111]
store_ln19                               (store            ) [ 00000]
current_input_load                       (load             ) [ 00000]
current_input_8_load                     (load             ) [ 00000]
current_input_9_load                     (load             ) [ 00000]
current_input_10_load                    (load             ) [ 00000]
current_input_11_load                    (load             ) [ 00000]
current_input_12_load                    (load             ) [ 00000]
current_input_13_load                    (load             ) [ 00000]
current_input_14_load                    (load             ) [ 00000]
v                                        (sparsemux        ) [ 01011]
specpipeline_ln18                        (specpipeline     ) [ 00000]
speclooptripcount_ln18                   (speclooptripcount) [ 00000]
specloopname_ln19                        (specloopname     ) [ 00000]
sum_local_1                              (fmacc            ) [ 00000]
store_ln18                               (store            ) [ 00000]
br_ln19                                  (br               ) [ 00000]
sum_local_load                           (load             ) [ 00000]
write_ln0                                (write            ) [ 00000]
ret_ln0                                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_input_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_input_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_input_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_input_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_input_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_input_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_input_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_local_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_local_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMACC"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_87"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="sum_local_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_5_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="current_input_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="current_input_8_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_8_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="current_input_9_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_9_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="current_input_10_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_10_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="current_input_11_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_11_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="current_input_12_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_12_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="current_input_13_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_13_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="current_input_14_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_14_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_8_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_9_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_10_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_11_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_12_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_13_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_14_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln19_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln18_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln19_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln19_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln19_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="5" slack="0"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln18_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="muxLogicRAMAddr_to_current_input_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="muxLogicRAMAddr_to_current_input_8_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_8_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="muxLogicRAMAddr_to_current_input_9_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_9_load/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="muxLogicRAMAddr_to_current_input_10_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_10_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="muxLogicRAMAddr_to_current_input_11_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_11_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="muxLogicRAMAddr_to_current_input_12_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_12_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicRAMAddr_to_current_input_13_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_13_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicRAMAddr_to_current_input_14_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_14_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln21_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln19_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="v_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="0" index="3" bw="3" slack="0"/>
<pin id="294" dir="0" index="4" bw="32" slack="0"/>
<pin id="295" dir="0" index="5" bw="3" slack="0"/>
<pin id="296" dir="0" index="6" bw="32" slack="0"/>
<pin id="297" dir="0" index="7" bw="3" slack="0"/>
<pin id="298" dir="0" index="8" bw="32" slack="0"/>
<pin id="299" dir="0" index="9" bw="3" slack="0"/>
<pin id="300" dir="0" index="10" bw="32" slack="0"/>
<pin id="301" dir="0" index="11" bw="3" slack="0"/>
<pin id="302" dir="0" index="12" bw="32" slack="0"/>
<pin id="303" dir="0" index="13" bw="3" slack="0"/>
<pin id="304" dir="0" index="14" bw="32" slack="0"/>
<pin id="305" dir="0" index="15" bw="3" slack="0"/>
<pin id="306" dir="0" index="16" bw="32" slack="0"/>
<pin id="307" dir="0" index="17" bw="32" slack="0"/>
<pin id="308" dir="0" index="18" bw="3" slack="1"/>
<pin id="309" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="32" slack="1"/>
<pin id="332" dir="0" index="3" bw="1" slack="2"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmacc(584) " fcode="fmacc"/>
<opset="sum_local_1/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln18_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="3"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sum_local_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_load/3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="sum_local_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_local "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_5_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln19_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="2"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln19_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="367" class="1005" name="current_input_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="current_input_8_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_8_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="current_input_9_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_9_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="current_input_10_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="1"/>
<pin id="384" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_10_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="current_input_11_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="1"/>
<pin id="389" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_11_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="current_input_12_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_12_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="current_input_13_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="1"/>
<pin id="399" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_13_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="current_input_14_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_14_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln21_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="412" class="1005" name="v_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="74" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="91" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="98" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="105" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="112" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="119" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="126" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="133" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="140" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="205" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="205" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="249"><net_src comp="91" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="98" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="105" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="112" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="119" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="126" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="133" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="140" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="208" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="208" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="312"><net_src comp="147" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="314"><net_src comp="153" pin="3"/><net_sink comp="289" pin=4"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="316"><net_src comp="159" pin="3"/><net_sink comp="289" pin=6"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="289" pin=7"/></net>

<net id="318"><net_src comp="165" pin="3"/><net_sink comp="289" pin=8"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="289" pin=9"/></net>

<net id="320"><net_src comp="171" pin="3"/><net_sink comp="289" pin=10"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="289" pin=11"/></net>

<net id="322"><net_src comp="177" pin="3"/><net_sink comp="289" pin=12"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="289" pin=13"/></net>

<net id="324"><net_src comp="183" pin="3"/><net_sink comp="289" pin=14"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="289" pin=15"/></net>

<net id="326"><net_src comp="189" pin="3"/><net_sink comp="289" pin=16"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="289" pin=17"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="328" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="347"><net_src comp="76" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="354"><net_src comp="80" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="361"><net_src comp="214" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="220" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="289" pin=18"/></net>

<net id="370"><net_src comp="91" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="375"><net_src comp="98" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="380"><net_src comp="105" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="385"><net_src comp="112" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="390"><net_src comp="119" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="395"><net_src comp="126" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="400"><net_src comp="133" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="405"><net_src comp="140" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="410"><net_src comp="278" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="415"><net_src comp="289" pin="19"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="328" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_local_out | {3 }
 - Input state : 
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_8 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_9 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_10 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_11 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_12 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_13 | {1 2 }
	Port: kernel_mhsa_Pipeline_VITIS_LOOP_19_1 : current_input_14 | {1 2 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln18 : 1
		i : 1
		add_ln19 : 2
		icmp_ln19 : 2
		br_ln19 : 3
		trunc_ln19 : 2
		lshr_ln2 : 2
		zext_ln18 : 3
		current_input_addr : 4
		current_input_8_addr : 4
		current_input_9_addr : 4
		current_input_10_addr : 4
		current_input_11_addr : 4
		current_input_12_addr : 4
		current_input_13_addr : 4
		current_input_14_addr : 4
		muxLogicRAMAddr_to_current_input_load : 5
		current_input_load : 5
		muxLogicRAMAddr_to_current_input_8_load : 5
		current_input_8_load : 5
		muxLogicRAMAddr_to_current_input_9_load : 5
		current_input_9_load : 5
		muxLogicRAMAddr_to_current_input_10_load : 5
		current_input_10_load : 5
		muxLogicRAMAddr_to_current_input_11_load : 5
		current_input_11_load : 5
		muxLogicRAMAddr_to_current_input_12_load : 5
		current_input_12_load : 5
		muxLogicRAMAddr_to_current_input_13_load : 5
		current_input_13_load : 5
		muxLogicRAMAddr_to_current_input_14_load : 5
		current_input_14_load : 5
		icmp_ln21 : 3
		store_ln19 : 3
	State 2
		v : 1
	State 3
		write_ln0 : 1
	State 4
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
| sparsemux|                     v_fu_289                    |    0    |    0    |    96   |
|----------|-------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln19_fu_208                 |    0    |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|---------|
|   fmacc  |                    grp_fu_328                   |    1    |    4    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln19_fu_214                |    0    |    0    |    4    |
|          |                 icmp_ln21_fu_278                |    0    |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|
|   write  |              write_ln0_write_fu_84              |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln19_fu_220                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|partselect|                 lshr_ln2_fu_224                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln18_fu_234                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |   muxLogicRAMAddr_to_current_input_load_fu_246  |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_8_load_fu_250 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_9_load_fu_254 |    0    |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_current_input_10_load_fu_258 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_11_load_fu_262 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_12_load_fu_266 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_13_load_fu_270 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_14_load_fu_274 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |    1    |    4    |   118   |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|current_input_10_addr_reg_382|    7   |
|current_input_11_addr_reg_387|    7   |
|current_input_12_addr_reg_392|    7   |
|current_input_13_addr_reg_397|    7   |
|current_input_14_addr_reg_402|    7   |
| current_input_8_addr_reg_372|    7   |
| current_input_9_addr_reg_377|    7   |
|  current_input_addr_reg_367 |    7   |
|         i_5_reg_351         |   10   |
|      icmp_ln19_reg_358      |    1   |
|      icmp_ln21_reg_407      |    1   |
|      sum_local_reg_344      |   32   |
|      trunc_ln19_reg_362     |    3   |
|          v_reg_412          |   32   |
+-----------------------------+--------+
|            Total            |   135  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_153 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_159 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_165 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_171 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_177 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_183 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_189 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||   2.88  ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    4   |   118  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   64   |
|  Register |    -   |    -   |   135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   139  |   182  |
+-----------+--------+--------+--------+--------+
