

================================================================
== Vivado HLS Report for 'ov7670_if'
================================================================
* Date:           Mon Feb 21 17:43:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ov7670_if
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       1|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   ov7670_if  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   ov7670_if  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   ov7670_if  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   ov7670_if  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   ov7670_if  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   ov7670_if  | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR    | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN     | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR    | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN     | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |     gmem     |    pointer   |
|video_in_V_dout      |  in |    8|   ap_fifo  |  video_in_V  |    pointer   |
|video_in_V_empty_n   |  in |    1|   ap_fifo  |  video_in_V  |    pointer   |
|video_in_V_read      | out |    1|   ap_fifo  |  video_in_V  |    pointer   |
|vsync_V              |  in |    1|   ap_none  |    vsync_V   |    scalar    |
|href_V               |  in |    1|   ap_none  |    href_V    |    scalar    |
|mem_ddr_V            |  in |   32|   ap_none  |   mem_ddr_V  |    scalar    |
|hsize_in             |  in |   32|   ap_none  |   hsize_in   |    scalar    |
|vsize_in             |  in |   32|   ap_none  |   vsize_in   |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !21"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %video_in_V), !map !25"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !31"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !37"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !41"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !45"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @ov7670_if_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %video_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ov7670_if/ov7670_if.cpp:9]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ov7670_if/ov7670_if.cpp:10]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ov7670_if/ov7670_if.cpp:11]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [7 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ov7670_if/ov7670_if.cpp:13]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [ov7670_if/ov7670_if.cpp:37]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ video_in_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_ddr_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
spectopmodule_ln0  (spectopmodule) [ 00]
specinterface_ln9  (specinterface) [ 00]
specinterface_ln10 (specinterface) [ 00]
specinterface_ln11 (specinterface) [ 00]
specinterface_ln13 (specinterface) [ 00]
ret_ln37           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="video_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vsync_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="href_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem_ddr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_ddr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hsize_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vsize_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_if_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

</comp_list>

<net_list>
</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
