{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2",
      "AFP"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "FMOD scalar loop": {
      "x86InstructionCount": 38,
      "ExpectedInstructionCount": 45,
      "x86Insts": [
        "mov     esi, ecx",
        "mov     rdx, rbp",
        "mov     rax, rbx",
        "movss   xmm2, dword [rdx]",
        "add     rax, 0x20",
        "mulss   xmm2, xmm0",
        "add     rdx, 0x20",
        "addss   xmm2, dword [rax-0x20]",
        "movss   dword [rax-0x20], xmm2",
        "movss   xmm2, dword [rdx-0x1c]",
        "mulss   xmm2, xmm1",
        "addss   xmm2, dword [rax-0x1c]",
        "movss   dword [rax-0x1c], xmm2",
        "movss   xmm2, dword [rdx-0x18]",
        "mulss   xmm2, xmm0",
        "addss   xmm2, dword [rax-0x18]",
        "movss   dword [rax-0x18], xmm2",
        "movss   xmm2, dword [rdx-0x14]",
        "mulss   xmm2, xmm1",
        "addss   xmm2, dword [rax-0x14]",
        "movss   dword [rax-0x14], xmm2",
        "movss   xmm2, dword [rdx-0x10]",
        "mulss   xmm2, xmm0",
        "addss   xmm2, dword [rax-0x10]",
        "movss   dword [rax-0x10], xmm2",
        "movss   xmm2, dword [rdx-0xc]",
        "mulss   xmm2, xmm1",
        "addss   xmm2, dword [rax-0xc]",
        "movss   dword [rax-0xc], xmm2",
        "movss   xmm2, dword [rdx-0x8]",
        "mulss   xmm2, xmm0",
        "addss   xmm2, dword [rax-0x8]",
        "movss   dword [rax-0x8], xmm2",
        "movss   xmm2, dword [rdx-0x4]",
        "mulss   xmm2, xmm1",
        "addss   xmm2, dword [rax-0x4]",
        "movss   dword [rax-0x4], xmm2",
        "sub     esi, 0x1"
      ],
      "ExpectedArm64ASM": [
        "ldr s18, [x9]",
        "add x4, x6, #0x20 (32)",
        "fmul v18.4s, v18.4s, v16.4s",
        "add x5, x9, #0x20 (32)",
        "ldur s2, [x4, #-32]",
        "fadd v18.4s, v18.4s, v2.4s",
        "stur s18, [x4, #-32]",
        "ldur s18, [x5, #-28]",
        "fmul v18.4s, v18.4s, v17.4s",
        "ldur s3, [x4, #-28]",
        "fadd v18.4s, v18.4s, v3.4s",
        "stur s18, [x4, #-28]",
        "ldur s18, [x5, #-24]",
        "fmul v18.4s, v18.4s, v16.4s",
        "ldur s4, [x4, #-24]",
        "fadd v18.4s, v18.4s, v4.4s",
        "stur s18, [x4, #-24]",
        "ldur s18, [x5, #-20]",
        "fmul v18.4s, v18.4s, v17.4s",
        "ldur s5, [x4, #-20]",
        "fadd v18.4s, v18.4s, v5.4s",
        "stur s18, [x4, #-20]",
        "ldur s18, [x5, #-16]",
        "fmul v18.4s, v18.4s, v16.4s",
        "ldur s6, [x4, #-16]",
        "fadd v18.4s, v18.4s, v6.4s",
        "stur s18, [x4, #-16]",
        "ldur s18, [x5, #-12]",
        "fmul v18.4s, v18.4s, v17.4s",
        "ldur s7, [x4, #-12]",
        "fadd v18.4s, v18.4s, v7.4s",
        "stur s18, [x4, #-12]",
        "ldur s18, [x5, #-8]",
        "fmul v18.4s, v18.4s, v16.4s",
        "ldur s8, [x4, #-8]",
        "fadd v18.4s, v18.4s, v8.4s",
        "stur s18, [x4, #-8]",
        "ldur s18, [x5, #-4]",
        "fmul v18.4s, v18.4s, v17.4s",
        "ldur s9, [x4, #-4]",
        "fadd s18, s18, s9",
        "stur s18, [x4, #-4]",
        "subs w26, w7, #0x1 (1)",
        "mov x27, x7",
        "mov x10, x26"
      ]
    }
  }
}
