# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab8_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/GitHub/ECE385/final_project {C:/GitHub/ECE385/final_project/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:56 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/GitHub/ECE385/final_project" C:/GitHub/ECE385/final_project/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 14:52:56 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/GitHub/ECE385/final_project/db {C:/GitHub/ECE385/final_project/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:56 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/GitHub/ECE385/final_project/db" C:/GitHub/ECE385/final_project/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 14:52:56 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis {C:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis" C:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v 
# -- Compiling module lab7_soc
# 
# Top level modules:
# 	lab7_soc
# End time: 14:52:57 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules {C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules" C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:52:57 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules {C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules" C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:52:57 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules {C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules" C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 
# -- Compiling module lab7_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0
# End time: 14:52:57 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules {C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules" C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab7_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab7_soc_mm_interconnect_0_avalon_st_adapter
# End time: 14:52:57 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
