// Seed: 3996464380
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 sample,
    output logic id_3,
    output tri0 id_4,
    input wire id_5,
    input logic id_6,
    input wire id_7,
    inout tri1 id_8,
    input tri id_9,
    output logic id_10,
    input tri0 id_11,
    output logic id_12,
    output supply1 id_13,
    input tri0 id_14
);
  always @(*) begin
    id_3  <= 1;
    id_10 <= 1'b0;
    $display;
    id_12 <= id_6;
  end
  module_1 id_16 = 1;
  module_0(
      id_16, id_16, id_16
  );
  wire id_17;
  wire id_18;
endmodule
