

================================================================
== Vitis HLS Report for 'applyConvolution'
================================================================
* Date:           Fri May 24 15:44:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_applyConvolution_Pipeline_1_fu_363                |applyConvolution_Pipeline_1                |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373  |applyConvolution_Pipeline_VITIS_LOOP_34_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392  |applyConvolution_Pipeline_VITIS_LOOP_42_6  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_28_3_VITIS_LOOP_29_4  |        ?|        ?|         ?|          -|          -|     9|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1541|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   34|    4448|   4868|    -|
|Memory           |        0|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       -|    542|    -|
|Register         |        -|    -|    2116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   34|    6596|   6956|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   15|       6|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_applyConvolution_Pipeline_1_fu_363                |applyConvolution_Pipeline_1                |        0|   0|  100|    76|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373  |applyConvolution_Pipeline_VITIS_LOOP_34_5  |        0|   5|  914|  1225|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392  |applyConvolution_Pipeline_VITIS_LOOP_42_6  |        0|   0|  310|   939|    0|
    |control_s_axi_U                                       |control_s_axi                              |        0|   0|  176|   296|    0|
    |conv_s_axi_U                                          |conv_s_axi                                 |        0|   0|  144|   232|    0|
    |input_r_m_axi_U                                       |input_r_m_axi                              |        2|   0|  866|   854|    0|
    |mul_2ns_64s_64_3_1_U41                                |mul_2ns_64s_64_3_1                         |        0|   0|   34|    47|    0|
    |mul_31ns_32ns_63_3_1_U34                              |mul_31ns_32ns_63_3_1                       |        0|   4|  166|    49|    0|
    |mul_31ns_64s_64_3_1_U40                               |mul_31ns_64s_64_3_1                        |        0|   7|   34|    47|    0|
    |mul_32ns_32ns_64_3_1_U35                              |mul_32ns_32ns_64_3_1                       |        0|   4|  166|    49|    0|
    |mul_32ns_32ns_64_3_1_U36                              |mul_32ns_32ns_64_3_1                       |        0|   4|  166|    49|    0|
    |mul_32s_32s_32_3_1_U37                                |mul_32s_32s_32_3_1                         |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U38                                |mul_32s_32s_32_3_1                         |        0|   3|  166|    49|    0|
    |mul_34s_32ns_64_3_1_U39                               |mul_34s_32ns_64_3_1                        |        0|   4|  174|    53|    0|
    |output_r_m_axi_U                                      |output_r_m_axi                             |        2|   0|  866|   854|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        4|  34| 4448|  4868|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_U  |kernel_ROM_AUTO_1R  |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_625_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln25_2_fu_658_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln25_3_fu_604_p2              |         +|   0|  0|  71|          64|           1|
    |add_ln25_fu_511_p2                |         +|   0|  0|  40|          33|           3|
    |add_ln26_1_fu_999_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_822_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_817_p2                |         +|   0|  0|  70|          63|           2|
    |add_ln28_1_fu_716_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln28_fu_722_p2                |         +|   0|  0|  10|           2|           1|
    |add_ln29_1_fu_991_p2              |         +|   0|  0|  10|           2|           1|
    |add_ln29_fu_941_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln30_1_fu_964_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln30_2_fu_812_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_3_fu_960_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln30_fu_956_p2                |         +|   0|  0|  71|          64|          64|
    |empty_26_fu_682_p2                |         +|   0|  0|  39|          32|          32|
    |empty_29_fu_950_p2                |         +|   0|  0|   7|           4|           4|
    |indvars_iv_next2317_fu_750_p2     |         +|   0|  0|  11|           3|           1|
    |indvars_iv_next23_mid1_fu_773_p2  |         +|   0|  0|  11|           3|           2|
    |p_mid13_fu_768_p2                 |         +|   0|  0|  39|          32|          32|
    |tmp_fu_807_p2                     |         +|   0|  0|  41|          34|          34|
    |empty_28_fu_873_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln25_fu_517_p2                |       and|   0|  0|   2|           1|           1|
    |cmp222_fu_447_p2                  |      icmp|   0|  0|  39|          32|           1|
    |cmp28_fu_503_p2                   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln25_1_fu_453_p2             |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln25_2_fu_552_p2             |      icmp|   0|  0|  40|          33|           1|
    |icmp_ln25_3_fu_599_p2             |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln25_fu_441_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_594_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln28_fu_710_p2               |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln29_fu_728_p2               |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln32_fu_919_p2               |      icmp|   0|  0|  39|          32|          32|
    |slt70_fu_886_p2                   |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_694_p2                     |      icmp|   0|  0|  39|          32|          32|
    |or_ln32_1_fu_704_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_2_fu_935_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_3_fu_896_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_929_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_24_fu_467_p3                |    select|   0|  0|   2|           1|           2|
    |empty_25_fu_577_p3                |    select|   0|  0|  32|           1|          32|
    |empty_fu_529_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_631_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln25_2_fu_639_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln25_fu_522_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln28_1_fu_742_p3           |    select|   0|  0|   3|           1|           2|
    |select_ln28_2_fu_760_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln28_3_fu_779_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln28_4_fu_902_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln28_5_fu_791_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln28_fu_734_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_fu_459_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln42_fu_569_p3             |    select|   0|  0|  32|           1|          32|
    |rev71_fu_890_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev_fu_698_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_542_p2                |       xor|   0|  0|  33|          33|           2|
    |xor_ln32_fu_923_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1541|        1112|         896|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  213|         49|    1|         49|
    |ap_phi_mux_sum_0_9_phi_fu_355_p4  |    9|          2|   32|         64|
    |ap_phi_mux_sum_1_9_phi_fu_343_p4  |    9|          2|   32|         64|
    |ap_phi_mux_sum_2_9_phi_fu_331_p4  |    9|          2|   32|         64|
    |indvar4_reg_305                   |    9|          2|    2|          4|
    |indvar_flatten12_fu_152           |    9|          2|   64|        128|
    |indvar_flatten_reg_253            |    9|          2|    4|          8|
    |indvar_reg_264                    |    9|          2|    2|          4|
    |input_r_ARADDR                    |   25|          5|   64|        320|
    |input_r_ARLEN                     |   25|          5|   32|        160|
    |input_r_ARVALID                   |   20|          4|    1|          4|
    |input_r_RREADY                    |   14|          3|    1|          3|
    |input_r_blk_n_AR                  |    9|          2|    1|          2|
    |kx_reg_316                        |    9|          2|    3|          6|
    |ky_reg_241                        |    9|          2|    3|          6|
    |output_r_AWADDR                   |   14|          3|   64|        192|
    |output_r_AWLEN                    |   14|          3|   32|         96|
    |output_r_AWVALID                  |   14|          3|    1|          3|
    |output_r_BREADY                   |   14|          3|    1|          3|
    |output_r_WVALID                   |    9|          2|    1|          2|
    |output_r_blk_n_AW                 |    9|          2|    1|          2|
    |output_r_blk_n_B                  |    9|          2|    1|          2|
    |sum_0_5_reg_295                   |    9|          2|   32|         64|
    |sum_0_9_reg_351                   |    9|          2|   32|         64|
    |sum_1_5_reg_285                   |    9|          2|   32|         64|
    |sum_1_9_reg_339                   |    9|          2|   32|         64|
    |sum_2_5_reg_275                   |    9|          2|   32|         64|
    |sum_2_9_reg_327                   |    9|          2|   32|         64|
    |x_fu_132                          |    9|          2|   31|         62|
    |y_fu_148                          |    9|          2|   31|         62|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  542|        120|  629|       1694|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln25_2_reg_1266                                                |  64|   0|   64|          0|
    |add_ln25_3_reg_1217                                                |  64|   0|   64|          0|
    |add_ln25_reg_1167                                                  |  33|   0|   33|          0|
    |add_ln26_1_reg_1438                                                |  64|   0|   64|          0|
    |add_ln26_reg_1368                                                  |  63|   0|   63|          0|
    |add_ln28_1_reg_1310                                                |   4|   0|    4|          0|
    |add_ln29_reg_1387                                                  |   3|   0|    3|          0|
    |add_ln30_1_reg_1412                                                |  64|   0|   64|          0|
    |add_ln30_2_reg_1362                                                |  32|   0|   32|          0|
    |add_ln30_reg_1407                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                          |  48|   0|   48|          0|
    |channels_cast19_reg_1178                                           |  32|   0|   63|         31|
    |channels_read_reg_1049                                             |  32|   0|   32|          0|
    |cmp222_reg_1129                                                    |   1|   0|    1|          0|
    |empty_24_reg_1135                                                  |   2|   0|    2|          0|
    |empty_25_reg_1204                                                  |  32|   0|   32|          0|
    |empty_26_reg_1296                                                  |  32|   0|   32|          0|
    |empty_29_reg_1392                                                  |   4|   0|    4|          0|
    |empty_reg_1173                                                     |  32|   0|   32|          0|
    |grp_applyConvolution_Pipeline_1_fu_363_ap_start_reg                |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_1059                                               |  32|   0|   32|          0|
    |icmp_ln25_reg_1124                                                 |   1|   0|    1|          0|
    |icmp_ln29_reg_1315                                                 |   1|   0|    1|          0|
    |image_r_read_reg_1083                                              |  64|   0|   64|          0|
    |indvar4_reg_305                                                    |   2|   0|    2|          0|
    |indvar_flatten12_fu_152                                            |  64|   0|   64|          0|
    |indvar_flatten_reg_253                                             |   4|   0|    4|          0|
    |indvar_reg_264                                                     |   2|   0|    2|          0|
    |kernel_addr_reg_1418                                               |   4|   0|    4|          0|
    |kernel_load_reg_1428                                               |  32|   0|   32|          0|
    |kx_reg_316                                                         |   3|   0|    3|          0|
    |ky_reg_241                                                         |   3|   0|    3|          0|
    |mul_ln25_1_reg_1140                                                |  32|   0|   32|          0|
    |mul_ln25_2_reg_1157                                                |  32|   0|   32|          0|
    |mul_ln25_3_reg_1255                                                |  64|   0|   64|          0|
    |mul_ln25_reg_1188                                                  |  64|   0|   64|          0|
    |mul_ln26_reg_1286                                                  |  63|   0|   63|          0|
    |mul_ln28_reg_1397                                                  |  64|   0|   64|          0|
    |mul_ln6_reg_1209                                                   |  64|   0|   64|          0|
    |or_ln32_1_reg_1302                                                 |   1|   0|    1|          0|
    |or_ln32_2_reg_1383                                                 |   1|   0|    1|          0|
    |out_r_read_reg_1077                                                |  64|   0|   64|          0|
    |p_mid13_reg_1336                                                   |  32|   0|   32|          0|
    |select_ln25_1_reg_1231                                             |  31|   0|   31|          0|
    |select_ln25_2_reg_1238                                             |  31|   0|   31|          0|
    |select_ln28_1_reg_1325                                             |   3|   0|    3|          0|
    |select_ln28_2_reg_1330                                             |   2|   0|    2|          0|
    |select_ln28_3_reg_1342                                             |   3|   0|    3|          0|
    |select_ln28_5_reg_1352                                             |   3|   0|    3|          0|
    |select_ln28_reg_1320                                               |   2|   0|    2|          0|
    |sext_ln25_reg_1183                                                 |  34|   0|   34|          0|
    |sum_0_1_fu_136                                                     |  32|   0|   32|          0|
    |sum_0_5_reg_295                                                    |  32|   0|   32|          0|
    |sum_0_9_reg_351                                                    |  32|   0|   32|          0|
    |sum_1_1_fu_140                                                     |  32|   0|   32|          0|
    |sum_1_5_reg_285                                                    |  32|   0|   32|          0|
    |sum_1_9_reg_339                                                    |  32|   0|   32|          0|
    |sum_2_1_fu_144                                                     |  32|   0|   32|          0|
    |sum_2_5_reg_275                                                    |  32|   0|   32|          0|
    |sum_2_9_reg_327                                                    |  32|   0|   32|          0|
    |tmp1_reg_1402                                                      |  64|   0|   64|          0|
    |tmp_reg_1357                                                       |  34|   0|   34|          0|
    |trunc_ln28_reg_1347                                                |   2|   0|    2|          0|
    |wide_trip_count_reg_1145                                           |  32|   0|   64|         32|
    |width_read_reg_1067                                                |  32|   0|   32|          0|
    |x_fu_132                                                           |  31|   0|   31|          0|
    |y_fu_148                                                           |  31|   0|   31|          0|
    |zext_ln25_1_reg_1260                                               |  31|   0|   32|          1|
    |zext_ln26_3_reg_1272                                               |  31|   0|   32|          1|
    |zext_ln28_reg_1291                                                 |  63|   0|   64|          1|
    |zext_ln42_reg_1199                                                 |   2|   0|   32|         30|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |2116|   0| 2212|         96|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_conv_AWVALID       |   in|    1|       s_axi|              conv|        scalar|
|s_axi_conv_AWREADY       |  out|    1|       s_axi|              conv|        scalar|
|s_axi_conv_AWADDR        |   in|    6|       s_axi|              conv|        scalar|
|s_axi_conv_WVALID        |   in|    1|       s_axi|              conv|        scalar|
|s_axi_conv_WREADY        |  out|    1|       s_axi|              conv|        scalar|
|s_axi_conv_WDATA         |   in|   32|       s_axi|              conv|        scalar|
|s_axi_conv_WSTRB         |   in|    4|       s_axi|              conv|        scalar|
|s_axi_conv_ARVALID       |   in|    1|       s_axi|              conv|        scalar|
|s_axi_conv_ARREADY       |  out|    1|       s_axi|              conv|        scalar|
|s_axi_conv_ARADDR        |   in|    6|       s_axi|              conv|        scalar|
|s_axi_conv_RVALID        |  out|    1|       s_axi|              conv|        scalar|
|s_axi_conv_RREADY        |   in|    1|       s_axi|              conv|        scalar|
|s_axi_conv_RDATA         |  out|   32|       s_axi|              conv|        scalar|
|s_axi_conv_RRESP         |  out|    2|       s_axi|              conv|        scalar|
|s_axi_conv_BVALID        |  out|    1|       s_axi|              conv|        scalar|
|s_axi_conv_BREADY        |   in|    1|       s_axi|              conv|        scalar|
|s_axi_conv_BRESP         |  out|    2|       s_axi|              conv|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|           input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|           input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|          output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|          output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|          output_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

