---
layout: default
title: HDLBits
toc: true
---

# ç´€éŒ„HDLBitsåˆ·é¡Œç¶“é©—ç´€éŒ„ , ä½†æ˜¯ä¸¦éå…¨éƒ¨ !

{:toc}

## ğŸ“„ æ–‡ç« ä¸»é¡Œ
- [Verilog_Language](HDLBits_Verilog_Language.md)
- [Circuits](HDLBits_Circuits.md)
- [Verification](HDLBits_Verification.md)
- [CS450](HDLBits_CS450.md)

