set_global_assignment -name VERILOG_FILE /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v
set_global_assignment -name VERILOG_FILE /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v
set_global_assignment -name VERILOG_FILE /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v
set_global_assignment -name VERILOG_FILE /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v
set_global_assignment -name VERILOG_FILE /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v

