// Seed: 3418238739
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  integer id_7;
  assign id_2 = !id_6;
  always @(1) id_2 = id_5;
  logic id_8 = 1'h0;
  logic id_9, id_10, id_11, id_12, id_13, id_14;
  type_19(
      1, 1 * id_4, 1, id_1, 1 & 1, id_13 + {1, id_12}, 1
  );
  assign id_7 = id_14 - id_10;
  assign id_2 = 1;
endmodule
