;redcode
;assert 1
	SPL 0, <-2
	MOV <302, <-20
	SPL 400, 90
	SPL <480, #176
	MOV -11, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 0, 110
	DJN -1, @-20
	SUB 0, 90
	SLT #911, 920
	MOV -7, <-26
	MOV -7, <-26
	MOV -117, <-28
	SPL 0, 11
	SPL 0, 11
	SLT #0, 9
	SLT #0, 9
	SUB <101, -9
	SUB #-0, 0
	SPL 0, 11
	MOV @127, 106
	MOV @127, 106
	MOV -117, <-28
	SPL 0, 11
	MOV @127, 106
	MOV @127, 106
	SPL 101, -30
	MOV -7, <-28
	JMN <127, #-106
	SPL <480, #176
	MOV -117, <-28
	SPL 0, 11
	SPL 0, 11
	SPL 0, 11
	SPL 0, 11
	SPL 0, 90
	SPL 0, 290
	SPL 0, 90
	SPL 0, 90
	SPL <480, #176
	SPL <480, #176
	ADD 0, 110
	SPL 0, <-2
	ADD 0, 110
	SPL 400, 90
	MOV @480, @979
	MOV @480, @979
	SPL 0, <-2
	SPL 400, 90
	SPL 400, 90
	SPL <480, #176
	SPL 400, 90
	MOV -11, <-20
