$date
	Sat Oct 22 23:39:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#717448
b101 !
1"
#717450
b101 &
b101 %
1$
#717451
0"
#717454
b10000 &
b10000 %
#717458
b1000 &
b1000 %
#717462
b100 &
b100 %
#717466
b10 &
b10 %
#717470
b1 &
1#
b1 %
#717474
b0 &
b0 %
0#
0$
#1678848
b11010 !
1"
#1678850
b11010 &
b11010 %
1$
#1678851
0"
#1678854
b1101 &
b1101 %
#1678858
b101000 &
b101000 %
#1678862
b10100 &
b10100 %
#1678866
b1010 &
b1010 %
#1678870
b101 &
b101 %
#1678874
b10000 &
b10000 %
#1678878
b1000 &
b1000 %
#1678882
b100 &
b100 %
#1678886
b10 &
b10 %
#1678890
b1 &
b1 %
1#
#1678894
b0 &
0#
b0 %
0$
#2667003
b11100 !
1"
#2667006
b11100 &
b11100 %
1$
#2667007
0"
#2667010
b1110 &
b1110 %
#2667014
b111 &
b111 %
#2667018
b10110 &
b10110 %
#2667022
b1011 &
b1011 %
#2667026
b100010 &
b100010 %
#2667030
b10001 &
b10001 %
#2667034
b110100 &
b110100 %
#2667038
b11010 &
b11010 %
#2667042
b1101 &
b1101 %
#2667046
b101000 &
b101000 %
#2667050
b10100 &
b10100 %
#2667054
b1010 &
b1010 %
#2667058
b101 &
b101 %
#2667062
b10000 &
b10000 %
#2667066
b1000 &
b1000 %
#2667070
b100 &
b100 %
#2667074
b10 &
b10 %
#2667078
b1 &
1#
b1 %
#2667082
b0 &
b0 %
0#
0$
#4500012
