--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7470 paths analyzed, 1401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.406ns.
--------------------------------------------------------------------------------

Paths for end point Mram_result6/DP.HIGH (SLICE_X2Y75.WE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_3 (FF)
  Destination:          Mram_result6/DP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_3 to Mram_result6/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.AQ       Tcko                  0.341   index<6>
                                                       index_3
    SLICE_X8Y81.A1       net (fanout=22)       1.103   index<3>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.012ns logic, 3.319ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_0 (FF)
  Destination:          Mram_result6/DP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.629 - 0.667)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_0 to Mram_result6/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y76.AQ       Tcko                  0.341   index<2>
                                                       index_0
    SLICE_X7Y78.C1       net (fanout=22)       1.027   index<0>
    SLICE_X7Y78.C        Tilo                  0.097   encrypt_Ack
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X7Y79.C2       net (fanout=1)        0.586   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.012ns logic, 3.047ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_4 (FF)
  Destination:          Mram_result6/DP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_4 to Mram_result6/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.BQ       Tcko                  0.341   index<6>
                                                       index_4
    SLICE_X8Y81.A3       net (fanout=22)       0.772   index<4>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.012ns logic, 2.988ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result6/DP.LOW (SLICE_X2Y75.WE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_3 (FF)
  Destination:          Mram_result6/DP.LOW (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_3 to Mram_result6/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.AQ       Tcko                  0.341   index<6>
                                                       index_3
    SLICE_X8Y81.A1       net (fanout=22)       1.103   index<3>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.012ns logic, 3.319ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_0 (FF)
  Destination:          Mram_result6/DP.LOW (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.629 - 0.667)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_0 to Mram_result6/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y76.AQ       Tcko                  0.341   index<2>
                                                       index_0
    SLICE_X7Y78.C1       net (fanout=22)       1.027   index<0>
    SLICE_X7Y78.C        Tilo                  0.097   encrypt_Ack
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X7Y79.C2       net (fanout=1)        0.586   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.012ns logic, 3.047ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_4 (FF)
  Destination:          Mram_result6/DP.LOW (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_4 to Mram_result6/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.BQ       Tcko                  0.341   index<6>
                                                       index_4
    SLICE_X8Y81.A3       net (fanout=22)       0.772   index<4>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.012ns logic, 2.988ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result6/SP.HIGH (SLICE_X2Y75.WE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_3 (FF)
  Destination:          Mram_result6/SP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_3 to Mram_result6/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.AQ       Tcko                  0.341   index<6>
                                                       index_3
    SLICE_X8Y81.A1       net (fanout=22)       1.103   index<3>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.012ns logic, 3.319ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_0 (FF)
  Destination:          Mram_result6/SP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.629 - 0.667)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_0 to Mram_result6/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y76.AQ       Tcko                  0.341   index<2>
                                                       index_0
    SLICE_X7Y78.C1       net (fanout=22)       1.027   index<0>
    SLICE_X7Y78.C        Tilo                  0.097   encrypt_Ack
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X7Y79.C2       net (fanout=1)        0.586   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.012ns logic, 3.047ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               index_4 (FF)
  Destination:          Mram_result6/SP.HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.629 - 0.669)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: index_4 to Mram_result6/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y77.BQ       Tcko                  0.341   index<6>
                                                       index_4
    SLICE_X8Y81.A3       net (fanout=22)       0.772   index<4>
    SLICE_X8Y81.A        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<5>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW4
    SLICE_X7Y79.C1       net (fanout=1)        0.782   N181
    SLICE_X7Y79.C        Tilo                  0.097   keyIndex<1>
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o21
    SLICE_X7Y78.D2       net (fanout=5)        0.766   index[7]_sizeOfDataInByte[7]_LessThan_51_o
    SLICE_X7Y78.D        Tilo                  0.097   encrypt_Ack
                                                       BUS_00061
    SLICE_X2Y75.WE       net (fanout=9)        0.668   BUS_0006
    SLICE_X2Y75.CLK      Tws                   0.380   Tx_Data<5>
                                                       Mram_result6/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.012ns logic, 2.988ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_keys22/DP (SLICE_X6Y80.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyCount_0 (FF)
  Destination:          Mram_keys22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyCount_0 to Mram_keys22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y80.AQ       Tcko                  0.141   keyCount<3>
                                                       keyCount_0
    SLICE_X6Y80.D2       net (fanout=5)        0.272   keyCount<0>
    SLICE_X6Y80.CLK      Tah         (-Th)     0.309   byteOfKey_6
                                                       Mram_keys22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.168ns logic, 0.272ns route)
                                                       (-161.5% logic, 261.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_keys21/DP (SLICE_X6Y80.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyCount_0 (FF)
  Destination:          Mram_keys21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyCount_0 to Mram_keys21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y80.AQ       Tcko                  0.141   keyCount<3>
                                                       keyCount_0
    SLICE_X6Y80.D2       net (fanout=5)        0.272   keyCount<0>
    SLICE_X6Y80.CLK      Tah         (-Th)     0.309   byteOfKey_6
                                                       Mram_keys21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.168ns logic, 0.272ns route)
                                                       (-161.5% logic, 261.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_keys22/SP (SLICE_X6Y80.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyCount_0 (FF)
  Destination:          Mram_keys22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyCount_0 to Mram_keys22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y80.AQ       Tcko                  0.141   keyCount<3>
                                                       keyCount_0
    SLICE_X6Y80.D2       net (fanout=5)        0.272   keyCount<0>
    SLICE_X6Y80.CLK      Tah         (-Th)     0.309   byteOfKey_6
                                                       Mram_keys22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.168ns logic, 0.272ns route)
                                                       (-161.5% logic, 261.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X0Y32.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Tx_Data<5>/CLK
  Logical resource: Mram_result6/DP.HIGH/CLK
  Location pin: SLICE_X2Y75.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Tx_Data<5>/CLK
  Logical resource: Mram_result6/DP.HIGH/CLK
  Location pin: SLICE_X2Y75.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.406|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7470 paths, 0 nets, and 1359 connections

Design statistics:
   Minimum period:   4.406ns{1}   (Maximum frequency: 226.963MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 19 12:53:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



