#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 11 22:17:15 2025
# Process ID: 26184
# Current directory: D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23200 D:\FSRCNN_imple2\ip_repo\AXIS_Y_Converter_v19.1_0910\AXIS_Y_Converter_v19.1_0910.xpr
# Log file: D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/vivado.log
# Journal file: D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Y_Converter_v19.1_0910' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'yconv_fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'yconv_fifo_generator_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'AXIS_Y_Converter_v19.1_0910.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1726.434 ; gain = 266.113
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'yconv_fifo_generator_0' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'yconv_fifo_generator_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'yconv_fifo_generator_0.xci'
  Source files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0'
  Output files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.gen/sources_1/ip/yconv_fifo_generator_0'.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset yconv_fifo_generator_0 -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  yconv_fifo_generator_0] -log ip_upgrade.log
Upgrading 'yconv_fifo_generator_0'
INFO: [Project 1-386] Moving file 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci' from fileset 'yconv_fifo_generator_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded yconv_fifo_generator_0 (FIFO Generator 13.2) from revision 4 to revision 7
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'yconv_fifo_generator_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips yconv_fifo_generator_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
WARNING: [Project 1-153] The current project device 'xczu7ev-ffvc1156-2-e' does not match with the device on the 'XILINX.COM:ZCU102:PART0:3.4' board part. A device change to match the device on 'XILINX.COM:ZCU102:PART0:3.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynquplus (xczu9eg-ffvb1156-2-e)
reset_property board_connections [get_projects AXIS_Y_Converter_v19.1_0910]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  yconv_fifo_generator_0] -log ip_upgrade.log
Upgrading 'yconv_fifo_generator_0'
INFO: [IP_Flow 19-3420] Updated yconv_fifo_generator_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'yconv_fifo_generator_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips yconv_fifo_generator_0] -no_script -sync -force -quiet
generate_target all [get_files  d:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'yconv_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'yconv_fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'yconv_fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all yconv_fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: yconv_fifo_generator_0
export_ip_user_files -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci]
launch_runs yconv_fifo_generator_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: yconv_fifo_generator_0
[Thu Sep 11 22:18:28 2025] Launched yconv_fifo_generator_0_synth_1...
Run output will be captured here: D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.runs/yconv_fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci] -directory D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.ip_user_files -ipstatic_source_dir D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.cache/compile_simlib/modelsim} {questa=D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.cache/compile_simlib/questa} {riviera=D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::open_ipxact_file {D:\FSRCNN_imple2\ip_repo\AXIS_Y_Converter_v19.1_0910\AXIS_Y_Converter_v19.1_0910.srcs\sources_1\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/Y_Converter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/ip/yconv_fifo_generator_0/yconv_fifo_generator_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/yconv_pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/imports/Desktop/Y_Converter.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] yconv_fifo_generator_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu102:part0:3.4'
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'widthCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'heightCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_HEIGHT'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FSRCNN_imple2/ip_repo/AXIS_Y_Converter_v19.1_0910/AXIS_Y_Converter_v19.1_0910.srcs/sources_1'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 22:19:44 2025...
