// Seed: 2331838000
`define pp_9 0
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    output id_7,
    input logic id_8
);
  logic id_9;
  assign id_1 = 1'b0;
  logic id_10;
  assign id_0 = id_3 - 1;
  assign id_1 = id_3;
  assign id_7 = 1'b0 == id_8;
  logic id_11 = id_11;
endmodule
`timescale 1ps / 1ps `timescale 1 ps / 1ps
