// Seed: 3876541469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout tri1 id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11,
      id_8,
      id_3,
      id_11,
      id_11,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9
  );
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  xor primCall (id_9, id_4, id_3, id_6, id_7, id_8, id_11, id_1, id_5, id_10);
  inout wire id_1;
  logic id_12 = id_6;
  wire  id_13 = id_1;
  assign id_9 = -1;
  logic id_14;
  assign id_4 = id_4;
endmodule
