/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* RED */
#define RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_0_INBUF_ENABLED 0u
#define RED_0_INIT_DRIVESTATE 0u
#define RED_0_INIT_MUXSEL 0u
#define RED_0_INPUT_SYNC 2u
#define RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_0_NUM 4u
#define RED_0_PORT GPIO_PRT10
#define RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_INBUF_ENABLED 0u
#define RED_INIT_DRIVESTATE 0u
#define RED_INIT_MUXSEL 0u
#define RED_INPUT_SYNC 2u
#define RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_NUM 4u
#define RED_PORT GPIO_PRT10
#define RED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SCL */
#define SCL_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_0_INBUF_ENABLED 1u
#define SCL_0_INIT_DRIVESTATE 1u
#define SCL_0_INIT_MUXSEL 19u
#define SCL_0_INPUT_SYNC 2u
#define SCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_0_NUM 4u
#define SCL_0_PORT GPIO_PRT6
#define SCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_INBUF_ENABLED 1u
#define SCL_INIT_DRIVESTATE 1u
#define SCL_INIT_MUXSEL 19u
#define SCL_INPUT_SYNC 2u
#define SCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_NUM 4u
#define SCL_PORT GPIO_PRT6
#define SCL_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SDA */
#define SDA_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_0_INBUF_ENABLED 1u
#define SDA_0_INIT_DRIVESTATE 1u
#define SDA_0_INIT_MUXSEL 19u
#define SDA_0_INPUT_SYNC 2u
#define SDA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_0_NUM 5u
#define SDA_0_PORT GPIO_PRT6
#define SDA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_INBUF_ENABLED 1u
#define SDA_INIT_DRIVESTATE 1u
#define SDA_INIT_MUXSEL 19u
#define SDA_INPUT_SYNC 2u
#define SDA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_NUM 5u
#define SDA_PORT GPIO_PRT6
#define SDA_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Echo */
#define Echo_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_0_INBUF_ENABLED 1u
#define Echo_0_INIT_DRIVESTATE 0u
#define Echo_0_INIT_MUXSEL 24u
#define Echo_0_INPUT_SYNC 2u
#define Echo_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_0_NUM 0u
#define Echo_0_PORT GPIO_PRT10
#define Echo_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_1_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_1_0_INBUF_ENABLED 1u
#define Echo_1_0_INIT_DRIVESTATE 0u
#define Echo_1_0_INIT_MUXSEL 0u
#define Echo_1_0_INPUT_SYNC 2u
#define Echo_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_1_0_NUM 3u
#define Echo_1_0_PORT GPIO_PRT10
#define Echo_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_1_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_1_INBUF_ENABLED 1u
#define Echo_1_INIT_DRIVESTATE 0u
#define Echo_1_INIT_MUXSEL 0u
#define Echo_1_INPUT_SYNC 2u
#define Echo_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_1_NUM 3u
#define Echo_1_PORT GPIO_PRT10
#define Echo_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_2_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_2_0_INBUF_ENABLED 1u
#define Echo_2_0_INIT_DRIVESTATE 0u
#define Echo_2_0_INIT_MUXSEL 0u
#define Echo_2_0_INPUT_SYNC 2u
#define Echo_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_2_0_NUM 6u
#define Echo_2_0_PORT GPIO_PRT5
#define Echo_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_2_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_2_INBUF_ENABLED 1u
#define Echo_2_INIT_DRIVESTATE 0u
#define Echo_2_INIT_MUXSEL 0u
#define Echo_2_INPUT_SYNC 2u
#define Echo_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_2_NUM 6u
#define Echo_2_PORT GPIO_PRT5
#define Echo_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_3_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_3_0_INBUF_ENABLED 1u
#define Echo_3_0_INIT_DRIVESTATE 0u
#define Echo_3_0_INIT_MUXSEL 0u
#define Echo_3_0_INPUT_SYNC 2u
#define Echo_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_3_0_NUM 4u
#define Echo_3_0_PORT GPIO_PRT5
#define Echo_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_3_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_3_INBUF_ENABLED 1u
#define Echo_3_INIT_DRIVESTATE 0u
#define Echo_3_INIT_MUXSEL 0u
#define Echo_3_INPUT_SYNC 2u
#define Echo_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_3_NUM 4u
#define Echo_3_PORT GPIO_PRT5
#define Echo_3_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Echo_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Echo_INBUF_ENABLED 1u
#define Echo_INIT_DRIVESTATE 0u
#define Echo_INIT_MUXSEL 24u
#define Echo_INPUT_SYNC 2u
#define Echo_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Echo_NUM 0u
#define Echo_PORT GPIO_PRT10
#define Echo_SLEWRATE CY_GPIO_SLEW_FAST
#define Echo_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Trigger */
#define Trigger_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_0_INBUF_ENABLED 0u
#define Trigger_0_INIT_DRIVESTATE 1u
#define Trigger_0_INIT_MUXSEL 3u
#define Trigger_0_INPUT_SYNC 2u
#define Trigger_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_0_NUM 1u
#define Trigger_0_PORT GPIO_PRT10
#define Trigger_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_1_0_INBUF_ENABLED 0u
#define Trigger_1_0_INIT_DRIVESTATE 1u
#define Trigger_1_0_INIT_MUXSEL 8u
#define Trigger_1_0_INPUT_SYNC 2u
#define Trigger_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_1_0_NUM 2u
#define Trigger_1_0_PORT GPIO_PRT10
#define Trigger_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_1_INBUF_ENABLED 0u
#define Trigger_1_INIT_DRIVESTATE 1u
#define Trigger_1_INIT_MUXSEL 8u
#define Trigger_1_INPUT_SYNC 2u
#define Trigger_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_1_NUM 2u
#define Trigger_1_PORT GPIO_PRT10
#define Trigger_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_2_0_INBUF_ENABLED 0u
#define Trigger_2_0_INIT_DRIVESTATE 1u
#define Trigger_2_0_INIT_MUXSEL 3u
#define Trigger_2_0_INPUT_SYNC 2u
#define Trigger_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_2_0_NUM 5u
#define Trigger_2_0_PORT GPIO_PRT5
#define Trigger_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_2_INBUF_ENABLED 0u
#define Trigger_2_INIT_DRIVESTATE 1u
#define Trigger_2_INIT_MUXSEL 3u
#define Trigger_2_INPUT_SYNC 2u
#define Trigger_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_2_NUM 5u
#define Trigger_2_PORT GPIO_PRT5
#define Trigger_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_3_0_INBUF_ENABLED 0u
#define Trigger_3_0_INIT_DRIVESTATE 1u
#define Trigger_3_0_INIT_MUXSEL 3u
#define Trigger_3_0_INPUT_SYNC 2u
#define Trigger_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_3_0_NUM 3u
#define Trigger_3_0_PORT GPIO_PRT5
#define Trigger_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_3_INBUF_ENABLED 0u
#define Trigger_3_INIT_DRIVESTATE 1u
#define Trigger_3_INIT_MUXSEL 3u
#define Trigger_3_INPUT_SYNC 2u
#define Trigger_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_3_NUM 3u
#define Trigger_3_PORT GPIO_PRT5
#define Trigger_3_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Trigger_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Trigger_INBUF_ENABLED 0u
#define Trigger_INIT_DRIVESTATE 1u
#define Trigger_INIT_MUXSEL 3u
#define Trigger_INPUT_SYNC 2u
#define Trigger_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Trigger_NUM 1u
#define Trigger_PORT GPIO_PRT10
#define Trigger_SLEWRATE CY_GPIO_SLEW_FAST
#define Trigger_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
