;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, @-20
	SUB <0, @3
	JMN @12, #300
	JMN 12, #10
	SPL 0, -200
	ADD @121, 103
	ADD 298, 21
	SUB @-127, 100
	SPL 980, 113
	SPL 980, 113
	ADD <0, @3
	ADD 298, 21
	ADD 298, 21
	ADD 298, 21
	ADD 298, 21
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	CMP #12, @200
	SUB 0, -802
	SUB 12, @10
	SUB -17, <-20
	SLT 20, @12
	SUB -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN 210, 30
	ADD #270, <1
	ADD 210, 60
	SUB @128, -173
	SLT #370, <1
	SUB -1, <-20
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
	ADD 298, 21
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	SUB @0, @2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
