# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon May 08 16:49:59 2017
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ite375pc13, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CMPE310/proj/proj1/simfiles/proj1/pcb/specctra.did
# Current time = Mon May 08 16:49:59 2017
# PCB F:/CMPE310/proj/proj1/simfiles/proj1/pcb
# Master Unit set up as: MIL 100
# PCB Limits xlo= 10.0000 ylo=-1180.0000 xhi=12990.0000 yhi=12390.0000
# Total 68 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 1066, Vias Processed 376
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 136, Images Processed 109, Padstacks Processed 27
# Nets Processed 269, Net Terminals 1548
# PCB Area=139240000.000  EIC=99  Area/EIC=1406464.646  SMDs=0
# Total Pin Count: 1390
# Signal Connections Created 108
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 108
# Signal Layers 2 Power Layers 2
# Wire Junctions 202, at vias 124 Total Vias 376
# Percent Connected   84.98
# Manhattan Length 2748280.2000 Horizontal 1454623.1900 Vertical 1293657.0100
# Routed Length 2406946.2000 Horizontal 1202172.0000 Vertical 1204774.2000
# Ratio Actual / Manhattan   0.8758
# Unconnected Length 380531.2000 Horizontal 128795.0000 Vertical 251736.2000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/sabbir1/AppData/Local/Temp/#Taaaacf09048.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon May 08 16:50:00 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 108
# Signal Layers 2 Power Layers 2
# Wire Junctions 202, at vias 124 Total Vias 376
# Percent Connected   84.98
# Manhattan Length 2748280.2000 Horizontal 1454623.1900 Vertical 1293657.0100
# Routed Length 2406946.2000 Horizontal 1202172.0000 Vertical 1204774.2000
# Ratio Actual / Manhattan   0.8758
# Unconnected Length 380531.2000 Horizontal 128795.0000 Vertical 251736.2000
# Start Route Pass 1 of 25
# Routing 1068 wires.
# 219 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 812 Successes 812 Failures 0 Vias 406
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 8 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 8 Successes 8 Failures 0 Vias 403
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 0 Successes 0 Failures 0 Vias 403
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     5|     0|   0|  106|  406|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|  106|  403|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|  106|  403|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 202, at vias 128 Total Vias 403
# Percent Connected   85.26
# Manhattan Length 2747837.0000 Horizontal 1454439.4700 Vertical 1293397.5300
# Routed Length 2412442.0795 Horizontal 1208058.2000 Vertical 1204422.6000
# Ratio Actual / Manhattan   0.8779
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
clean 5
# Current time = Mon May 08 16:50:01 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 202, at vias 128 Total Vias 403
# Percent Connected   85.26
# Manhattan Length 2747837.0000 Horizontal 1454439.4700 Vertical 1293397.5300
# Routed Length 2412442.0795 Horizontal 1208058.2000 Vertical 1204422.6000
# Ratio Actual / Manhattan   0.8779
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
# Start Clean Pass 1 of 5
# Routing 1089 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 814 Successes 814 Failures 0 Vias 386
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Clean Pass 2 of 5
# Routing 1081 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 812 Successes 809 Failures 3 Vias 385
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Clean Pass 3 of 5
# Routing 1075 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 815 Successes 815 Failures 0 Vias 384
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Clean Pass 4 of 5
# Routing 1074 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 815 Successes 813 Failures 2 Vias 385
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Clean Pass 5 of 5
# Routing 1073 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 815 Successes 815 Failures 0 Vias 384
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:06  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     5|     0|   0|  106|  406|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|  106|  403|    0|   0|100|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|  106|  403|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|  106|  386|    0|   0|   |  0:00:02|  0:00:03|
# Clean    |  5|     0|     0|   3|  106|  385|    0|   0|   |  0:00:01|  0:00:04|
# Clean    |  6|     0|     0|   0|  106|  384|    0|   0|   |  0:00:01|  0:00:05|
# Clean    |  7|     0|     0|   2|  106|  385|    0|   0|   |  0:00:01|  0:00:06|
# Clean    |  8|     0|     0|   0|  106|  384|    0|   0|   |  0:00:01|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 202, at vias 126 Total Vias 384
# Percent Connected   85.26
# Manhattan Length 2747634.0000 Horizontal 1454152.9000 Vertical 1293481.1000
# Routed Length 2414419.6000 Horizontal 1209401.0000 Vertical 1205018.6000
# Ratio Actual / Manhattan   0.8787
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
write routes (changed_only) (reset_changed) C:/Users/sabbir1/AppData/Local/Temp/#Taaaacg09048.tmp
# Routing Written to File C:/Users/sabbir1/AppData/Local/Temp/#Taaaacg09048.tmp
quit
