
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= FU.OutID2=>B_EX.In                                      Premise(F5)
	S8= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F6)
	S9= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                         Premise(F7)
	S10= FU.Bub_ID=>CU_ID.Bub                                   Premise(F8)
	S11= FU.Halt_ID=>CU_ID.Halt                                 Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_ID.Out=>FU.IR_ID                                    Premise(F19)
	S22= IR_WB.Out=>FU.IR_WB                                    Premise(F20)
	S23= GPR.Rdata1=>FU.InID1                                   Premise(F21)
	S24= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F22)
	S25= GPR.Rdata2=>FU.InID2                                   Premise(F23)
	S26= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F24)
	S27= ALUOut_WB.Out=>FU.InWB                                 Premise(F25)
	S28= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F26)
	S29= IR_ID.Out25_21=>GPR.RReg1                              Premise(F27)
	S30= IR_ID.Out20_16=>GPR.RReg2                              Premise(F28)
	S31= ALUOut_WB.Out=>GPR.WData                               Premise(F29)
	S32= IR_WB.Out15_11=>GPR.WReg                               Premise(F30)
	S33= IMMU.Addr=>IAddrReg.In                                 Premise(F31)
	S34= PC.Out=>ICache.IEA                                     Premise(F32)
	S35= ICache.IEA=addr                                        Path(S5,S34)
	S36= ICache.Hit=ICacheHit(addr)                             ICache-Search(S35)
	S37= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S35,S3)
	S38= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S36,S16)
	S39= FU.ICacheHit=ICacheHit(addr)                           Path(S36,S20)
	S40= ICache.Out=>ICacheReg.In                               Premise(F33)
	S41= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S37,S40)
	S42= PC.Out=>IMMU.IEA                                       Premise(F34)
	S43= IMMU.IEA=addr                                          Path(S5,S42)
	S44= CP0.ASID=>IMMU.PID                                     Premise(F35)
	S45= IMMU.PID=pid                                           Path(S4,S44)
	S46= IMMU.Addr={pid,addr}                                   IMMU-Search(S45,S43)
	S47= IAddrReg.In={pid,addr}                                 Path(S46,S33)
	S48= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S45,S43)
	S49= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S48,S17)
	S50= IR_ID.Out=>IR_EX.In                                    Premise(F36)
	S51= ICache.Out=>IR_ID.In                                   Premise(F37)
	S52= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S37,S51)
	S53= ICache.Out=>IR_IMMU.In                                 Premise(F38)
	S54= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S37,S53)
	S55= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F39)
	S56= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F40)
	S57= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F41)
	S58= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F42)
	S59= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F43)
	S60= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F44)
	S61= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F45)
	S62= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F46)
	S63= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F47)
	S64= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F48)
	S65= IR_EX.Out31_26=>CU_EX.Op                               Premise(F49)
	S66= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F50)
	S67= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F51)
	S68= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F52)
	S69= IR_ID.Out31_26=>CU_ID.Op                               Premise(F53)
	S70= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F54)
	S71= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F55)
	S72= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F56)
	S73= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F57)
	S74= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F58)
	S75= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F59)
	S76= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F60)
	S77= IR_WB.Out31_26=>CU_WB.Op                               Premise(F61)
	S78= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F62)
	S79= CtrlA_EX=0                                             Premise(F63)
	S80= CtrlB_EX=0                                             Premise(F64)
	S81= CtrlALUOut_MEM=0                                       Premise(F65)
	S82= CtrlALUOut_DMMU1=0                                     Premise(F66)
	S83= CtrlALUOut_DMMU2=0                                     Premise(F67)
	S84= CtrlALUOut_WB=0                                        Premise(F68)
	S85= CtrlA_MEM=0                                            Premise(F69)
	S86= CtrlA_WB=0                                             Premise(F70)
	S87= CtrlB_MEM=0                                            Premise(F71)
	S88= CtrlB_WB=0                                             Premise(F72)
	S89= CtrlICache=0                                           Premise(F73)
	S90= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S89)
	S91= CtrlIMMU=0                                             Premise(F74)
	S92= CtrlIR_DMMU1=0                                         Premise(F75)
	S93= CtrlIR_DMMU2=0                                         Premise(F76)
	S94= CtrlIR_EX=0                                            Premise(F77)
	S95= CtrlIR_ID=1                                            Premise(F78)
	S96= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S52,S95)
	S97= CtrlIR_IMMU=0                                          Premise(F79)
	S98= CtrlIR_MEM=0                                           Premise(F80)
	S99= CtrlIR_WB=0                                            Premise(F81)
	S100= CtrlGPR=0                                             Premise(F82)
	S101= CtrlIAddrReg=0                                        Premise(F83)
	S102= CtrlPC=0                                              Premise(F84)
	S103= CtrlPCInc=1                                           Premise(F85)
	S104= PC[Out]=addr+4                                        PC-Inc(S1,S102,S103)
	S105= PC[CIA]=addr                                          PC-Inc(S1,S102,S103)
	S106= CtrlIMem=0                                            Premise(F86)
	S107= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S106)
	S108= CtrlICacheReg=0                                       Premise(F87)
	S109= CtrlASIDIn=0                                          Premise(F88)
	S110= CtrlCP0=0                                             Premise(F89)
	S111= CP0[ASID]=pid                                         CP0-Hold(S0,S110)
	S112= CtrlEPCIn=0                                           Premise(F90)
	S113= CtrlExCodeIn=0                                        Premise(F91)
	S114= CtrlIRMux=0                                           Premise(F92)
	S115= GPR[rS]=a                                             Premise(F93)
	S116= GPR[rT]=b                                             Premise(F94)

ID	S117= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S96)
	S118= IR_ID.Out31_26=0                                      IR-Out(S96)
	S119= IR_ID.Out25_21=rS                                     IR-Out(S96)
	S120= IR_ID.Out20_16=rT                                     IR-Out(S96)
	S121= IR_ID.Out15_11=rD                                     IR-Out(S96)
	S122= IR_ID.Out10_6=0                                       IR-Out(S96)
	S123= IR_ID.Out5_0=37                                       IR-Out(S96)
	S124= PC.Out=addr+4                                         PC-Out(S104)
	S125= PC.CIA=addr                                           PC-Out(S105)
	S126= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S127= CP0.ASID=pid                                          CP0-Read-ASID(S111)
	S128= FU.OutID1=>A_EX.In                                    Premise(F184)
	S129= FU.OutID2=>B_EX.In                                    Premise(F185)
	S130= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F186)
	S131= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F187)
	S132= FU.Bub_ID=>CU_ID.Bub                                  Premise(F188)
	S133= FU.Halt_ID=>CU_ID.Halt                                Premise(F189)
	S134= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F190)
	S135= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F191)
	S136= FU.Bub_IF=>CU_IF.Bub                                  Premise(F192)
	S137= FU.Halt_IF=>CU_IF.Halt                                Premise(F193)
	S138= ICache.Hit=>CU_IF.ICacheHit                           Premise(F194)
	S139= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F195)
	S140= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F196)
	S141= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F197)
	S142= ICache.Hit=>FU.ICacheHit                              Premise(F198)
	S143= IR_ID.Out=>FU.IR_ID                                   Premise(F199)
	S144= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S117,S143)
	S145= IR_WB.Out=>FU.IR_WB                                   Premise(F200)
	S146= GPR.Rdata1=>FU.InID1                                  Premise(F201)
	S147= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F202)
	S148= FU.InID1_RReg=rS                                      Path(S119,S147)
	S149= GPR.Rdata2=>FU.InID2                                  Premise(F203)
	S150= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F204)
	S151= FU.InID2_RReg=rT                                      Path(S120,S150)
	S152= ALUOut_WB.Out=>FU.InWB                                Premise(F205)
	S153= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F206)
	S154= IR_ID.Out25_21=>GPR.RReg1                             Premise(F207)
	S155= GPR.RReg1=rS                                          Path(S119,S154)
	S156= GPR.Rdata1=a                                          GPR-Read(S155,S115)
	S157= FU.InID1=a                                            Path(S156,S146)
	S158= FU.OutID1=FU(a)                                       FU-Forward(S157)
	S159= A_EX.In=FU(a)                                         Path(S158,S128)
	S160= IR_ID.Out20_16=>GPR.RReg2                             Premise(F208)
	S161= GPR.RReg2=rT                                          Path(S120,S160)
	S162= GPR.Rdata2=b                                          GPR-Read(S161,S116)
	S163= FU.InID2=b                                            Path(S162,S149)
	S164= FU.OutID2=FU(b)                                       FU-Forward(S163)
	S165= B_EX.In=FU(b)                                         Path(S164,S129)
	S166= ALUOut_WB.Out=>GPR.WData                              Premise(F209)
	S167= IR_WB.Out15_11=>GPR.WReg                              Premise(F210)
	S168= IMMU.Addr=>IAddrReg.In                                Premise(F211)
	S169= PC.Out=>ICache.IEA                                    Premise(F212)
	S170= ICache.IEA=addr+4                                     Path(S124,S169)
	S171= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S170)
	S172= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S171,S138)
	S173= FU.ICacheHit=ICacheHit(addr+4)                        Path(S171,S142)
	S174= ICache.Out=>ICacheReg.In                              Premise(F213)
	S175= PC.Out=>IMMU.IEA                                      Premise(F214)
	S176= IMMU.IEA=addr+4                                       Path(S124,S175)
	S177= CP0.ASID=>IMMU.PID                                    Premise(F215)
	S178= IMMU.PID=pid                                          Path(S127,S177)
	S179= IMMU.Addr={pid,addr+4}                                IMMU-Search(S178,S176)
	S180= IAddrReg.In={pid,addr+4}                              Path(S179,S168)
	S181= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S178,S176)
	S182= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S181,S139)
	S183= IR_ID.Out=>IR_EX.In                                   Premise(F216)
	S184= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S117,S183)
	S185= ICache.Out=>IR_ID.In                                  Premise(F217)
	S186= ICache.Out=>IR_IMMU.In                                Premise(F218)
	S187= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F219)
	S188= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F220)
	S189= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F221)
	S190= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F222)
	S191= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F223)
	S192= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F224)
	S193= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F225)
	S194= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F226)
	S195= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F227)
	S196= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F228)
	S197= IR_EX.Out31_26=>CU_EX.Op                              Premise(F229)
	S198= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F230)
	S199= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F231)
	S200= CU_ID.IRFunc1=rT                                      Path(S120,S199)
	S201= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F232)
	S202= CU_ID.IRFunc2=rS                                      Path(S119,S201)
	S203= IR_ID.Out31_26=>CU_ID.Op                              Premise(F233)
	S204= CU_ID.Op=0                                            Path(S118,S203)
	S205= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F234)
	S206= CU_ID.IRFunc=37                                       Path(S123,S205)
	S207= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F235)
	S208= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F236)
	S209= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F237)
	S210= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F238)
	S211= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F239)
	S212= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F240)
	S213= IR_WB.Out31_26=>CU_WB.Op                              Premise(F241)
	S214= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F242)
	S215= CtrlA_EX=1                                            Premise(F243)
	S216= [A_EX]=FU(a)                                          A_EX-Write(S159,S215)
	S217= CtrlB_EX=1                                            Premise(F244)
	S218= [B_EX]=FU(b)                                          B_EX-Write(S165,S217)
	S219= CtrlALUOut_MEM=0                                      Premise(F245)
	S220= CtrlALUOut_DMMU1=0                                    Premise(F246)
	S221= CtrlALUOut_DMMU2=0                                    Premise(F247)
	S222= CtrlALUOut_WB=0                                       Premise(F248)
	S223= CtrlA_MEM=0                                           Premise(F249)
	S224= CtrlA_WB=0                                            Premise(F250)
	S225= CtrlB_MEM=0                                           Premise(F251)
	S226= CtrlB_WB=0                                            Premise(F252)
	S227= CtrlICache=0                                          Premise(F253)
	S228= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S90,S227)
	S229= CtrlIMMU=0                                            Premise(F254)
	S230= CtrlIR_DMMU1=0                                        Premise(F255)
	S231= CtrlIR_DMMU2=0                                        Premise(F256)
	S232= CtrlIR_EX=1                                           Premise(F257)
	S233= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S184,S232)
	S234= CtrlIR_ID=0                                           Premise(F258)
	S235= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S96,S234)
	S236= CtrlIR_IMMU=0                                         Premise(F259)
	S237= CtrlIR_MEM=0                                          Premise(F260)
	S238= CtrlIR_WB=0                                           Premise(F261)
	S239= CtrlGPR=0                                             Premise(F262)
	S240= GPR[rS]=a                                             GPR-Hold(S115,S239)
	S241= GPR[rT]=b                                             GPR-Hold(S116,S239)
	S242= CtrlIAddrReg=0                                        Premise(F263)
	S243= CtrlPC=0                                              Premise(F264)
	S244= CtrlPCInc=0                                           Premise(F265)
	S245= PC[CIA]=addr                                          PC-Hold(S105,S244)
	S246= PC[Out]=addr+4                                        PC-Hold(S104,S243,S244)
	S247= CtrlIMem=0                                            Premise(F266)
	S248= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S107,S247)
	S249= CtrlICacheReg=0                                       Premise(F267)
	S250= CtrlASIDIn=0                                          Premise(F268)
	S251= CtrlCP0=0                                             Premise(F269)
	S252= CP0[ASID]=pid                                         CP0-Hold(S111,S251)
	S253= CtrlEPCIn=0                                           Premise(F270)
	S254= CtrlExCodeIn=0                                        Premise(F271)
	S255= CtrlIRMux=0                                           Premise(F272)

EX	S256= A_EX.Out=FU(a)                                        A_EX-Out(S216)
	S257= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S216)
	S258= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S216)
	S259= B_EX.Out=FU(b)                                        B_EX-Out(S218)
	S260= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S218)
	S261= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S218)
	S262= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S233)
	S263= IR_EX.Out31_26=0                                      IR_EX-Out(S233)
	S264= IR_EX.Out25_21=rS                                     IR_EX-Out(S233)
	S265= IR_EX.Out20_16=rT                                     IR_EX-Out(S233)
	S266= IR_EX.Out15_11=rD                                     IR_EX-Out(S233)
	S267= IR_EX.Out10_6=0                                       IR_EX-Out(S233)
	S268= IR_EX.Out5_0=37                                       IR_EX-Out(S233)
	S269= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S235)
	S270= IR_ID.Out31_26=0                                      IR-Out(S235)
	S271= IR_ID.Out25_21=rS                                     IR-Out(S235)
	S272= IR_ID.Out20_16=rT                                     IR-Out(S235)
	S273= IR_ID.Out15_11=rD                                     IR-Out(S235)
	S274= IR_ID.Out10_6=0                                       IR-Out(S235)
	S275= IR_ID.Out5_0=37                                       IR-Out(S235)
	S276= PC.CIA=addr                                           PC-Out(S245)
	S277= PC.CIA31_28=addr[31:28]                               PC-Out(S245)
	S278= PC.Out=addr+4                                         PC-Out(S246)
	S279= CP0.ASID=pid                                          CP0-Read-ASID(S252)
	S280= ALU.Func=6'b000001                                    Premise(F273)
	S281= FU.OutID1=>A_EX.In                                    Premise(F274)
	S282= FU.OutID2=>B_EX.In                                    Premise(F275)
	S283= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F276)
	S284= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F277)
	S285= FU.Bub_ID=>CU_ID.Bub                                  Premise(F278)
	S286= FU.Halt_ID=>CU_ID.Halt                                Premise(F279)
	S287= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F280)
	S288= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F281)
	S289= FU.Bub_IF=>CU_IF.Bub                                  Premise(F282)
	S290= FU.Halt_IF=>CU_IF.Halt                                Premise(F283)
	S291= ICache.Hit=>CU_IF.ICacheHit                           Premise(F284)
	S292= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F285)
	S293= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F286)
	S294= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F287)
	S295= ICache.Hit=>FU.ICacheHit                              Premise(F288)
	S296= IR_ID.Out=>FU.IR_ID                                   Premise(F289)
	S297= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S269,S296)
	S298= IR_WB.Out=>FU.IR_WB                                   Premise(F290)
	S299= GPR.Rdata1=>FU.InID1                                  Premise(F291)
	S300= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F292)
	S301= FU.InID1_RReg=rS                                      Path(S271,S300)
	S302= GPR.Rdata2=>FU.InID2                                  Premise(F293)
	S303= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F294)
	S304= FU.InID2_RReg=rT                                      Path(S272,S303)
	S305= ALUOut_WB.Out=>FU.InWB                                Premise(F295)
	S306= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F296)
	S307= IR_ID.Out25_21=>GPR.RReg1                             Premise(F297)
	S308= GPR.RReg1=rS                                          Path(S271,S307)
	S309= GPR.Rdata1=a                                          GPR-Read(S308,S240)
	S310= FU.InID1=a                                            Path(S309,S299)
	S311= FU.OutID1=FU(a)                                       FU-Forward(S310)
	S312= A_EX.In=FU(a)                                         Path(S311,S281)
	S313= IR_ID.Out20_16=>GPR.RReg2                             Premise(F298)
	S314= GPR.RReg2=rT                                          Path(S272,S313)
	S315= GPR.Rdata2=b                                          GPR-Read(S314,S241)
	S316= FU.InID2=b                                            Path(S315,S302)
	S317= FU.OutID2=FU(b)                                       FU-Forward(S316)
	S318= B_EX.In=FU(b)                                         Path(S317,S282)
	S319= ALUOut_WB.Out=>GPR.WData                              Premise(F299)
	S320= IR_WB.Out15_11=>GPR.WReg                              Premise(F300)
	S321= IMMU.Addr=>IAddrReg.In                                Premise(F301)
	S322= PC.Out=>ICache.IEA                                    Premise(F302)
	S323= ICache.IEA=addr+4                                     Path(S278,S322)
	S324= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S323)
	S325= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S324,S291)
	S326= FU.ICacheHit=ICacheHit(addr+4)                        Path(S324,S295)
	S327= ICache.Out=>ICacheReg.In                              Premise(F303)
	S328= PC.Out=>IMMU.IEA                                      Premise(F304)
	S329= IMMU.IEA=addr+4                                       Path(S278,S328)
	S330= CP0.ASID=>IMMU.PID                                    Premise(F305)
	S331= IMMU.PID=pid                                          Path(S279,S330)
	S332= IMMU.Addr={pid,addr+4}                                IMMU-Search(S331,S329)
	S333= IAddrReg.In={pid,addr+4}                              Path(S332,S321)
	S334= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S331,S329)
	S335= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S334,S292)
	S336= IR_ID.Out=>IR_EX.In                                   Premise(F306)
	S337= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S269,S336)
	S338= ICache.Out=>IR_ID.In                                  Premise(F307)
	S339= ICache.Out=>IR_IMMU.In                                Premise(F308)
	S340= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F309)
	S341= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F310)
	S342= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F311)
	S343= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F312)
	S344= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F313)
	S345= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F314)
	S346= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F315)
	S347= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F316)
	S348= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F317)
	S349= CU_EX.IRFunc1=rT                                      Path(S265,S348)
	S350= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F318)
	S351= CU_EX.IRFunc2=rS                                      Path(S264,S350)
	S352= IR_EX.Out31_26=>CU_EX.Op                              Premise(F319)
	S353= CU_EX.Op=0                                            Path(S263,S352)
	S354= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F320)
	S355= CU_EX.IRFunc=37                                       Path(S268,S354)
	S356= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F321)
	S357= CU_ID.IRFunc1=rT                                      Path(S272,S356)
	S358= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F322)
	S359= CU_ID.IRFunc2=rS                                      Path(S271,S358)
	S360= IR_ID.Out31_26=>CU_ID.Op                              Premise(F323)
	S361= CU_ID.Op=0                                            Path(S270,S360)
	S362= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F324)
	S363= CU_ID.IRFunc=37                                       Path(S275,S362)
	S364= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F325)
	S365= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F326)
	S366= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F327)
	S367= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F328)
	S368= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F329)
	S369= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F330)
	S370= IR_WB.Out31_26=>CU_WB.Op                              Premise(F331)
	S371= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F332)
	S372= CtrlA_EX=0                                            Premise(F333)
	S373= [A_EX]=FU(a)                                          A_EX-Hold(S216,S372)
	S374= CtrlB_EX=0                                            Premise(F334)
	S375= [B_EX]=FU(b)                                          B_EX-Hold(S218,S374)
	S376= CtrlALUOut_MEM=1                                      Premise(F335)
	S377= CtrlALUOut_DMMU1=0                                    Premise(F336)
	S378= CtrlALUOut_DMMU2=0                                    Premise(F337)
	S379= CtrlALUOut_WB=0                                       Premise(F338)
	S380= CtrlA_MEM=0                                           Premise(F339)
	S381= CtrlA_WB=0                                            Premise(F340)
	S382= CtrlB_MEM=0                                           Premise(F341)
	S383= CtrlB_WB=0                                            Premise(F342)
	S384= CtrlICache=0                                          Premise(F343)
	S385= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S228,S384)
	S386= CtrlIMMU=0                                            Premise(F344)
	S387= CtrlIR_DMMU1=0                                        Premise(F345)
	S388= CtrlIR_DMMU2=0                                        Premise(F346)
	S389= CtrlIR_EX=0                                           Premise(F347)
	S390= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S233,S389)
	S391= CtrlIR_ID=0                                           Premise(F348)
	S392= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S235,S391)
	S393= CtrlIR_IMMU=0                                         Premise(F349)
	S394= CtrlIR_MEM=1                                          Premise(F350)
	S395= CtrlIR_WB=0                                           Premise(F351)
	S396= CtrlGPR=0                                             Premise(F352)
	S397= GPR[rS]=a                                             GPR-Hold(S240,S396)
	S398= GPR[rT]=b                                             GPR-Hold(S241,S396)
	S399= CtrlIAddrReg=0                                        Premise(F353)
	S400= CtrlPC=0                                              Premise(F354)
	S401= CtrlPCInc=0                                           Premise(F355)
	S402= PC[CIA]=addr                                          PC-Hold(S245,S401)
	S403= PC[Out]=addr+4                                        PC-Hold(S246,S400,S401)
	S404= CtrlIMem=0                                            Premise(F356)
	S405= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S248,S404)
	S406= CtrlICacheReg=0                                       Premise(F357)
	S407= CtrlASIDIn=0                                          Premise(F358)
	S408= CtrlCP0=0                                             Premise(F359)
	S409= CP0[ASID]=pid                                         CP0-Hold(S252,S408)
	S410= CtrlEPCIn=0                                           Premise(F360)
	S411= CtrlExCodeIn=0                                        Premise(F361)
	S412= CtrlIRMux=0                                           Premise(F362)

MEM	S413= A_EX.Out=FU(a)                                        A_EX-Out(S373)
	S414= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S373)
	S415= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S373)
	S416= B_EX.Out=FU(b)                                        B_EX-Out(S375)
	S417= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S375)
	S418= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S375)
	S419= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S390)
	S420= IR_EX.Out31_26=0                                      IR_EX-Out(S390)
	S421= IR_EX.Out25_21=rS                                     IR_EX-Out(S390)
	S422= IR_EX.Out20_16=rT                                     IR_EX-Out(S390)
	S423= IR_EX.Out15_11=rD                                     IR_EX-Out(S390)
	S424= IR_EX.Out10_6=0                                       IR_EX-Out(S390)
	S425= IR_EX.Out5_0=37                                       IR_EX-Out(S390)
	S426= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S392)
	S427= IR_ID.Out31_26=0                                      IR-Out(S392)
	S428= IR_ID.Out25_21=rS                                     IR-Out(S392)
	S429= IR_ID.Out20_16=rT                                     IR-Out(S392)
	S430= IR_ID.Out15_11=rD                                     IR-Out(S392)
	S431= IR_ID.Out10_6=0                                       IR-Out(S392)
	S432= IR_ID.Out5_0=37                                       IR-Out(S392)
	S433= PC.CIA=addr                                           PC-Out(S402)
	S434= PC.CIA31_28=addr[31:28]                               PC-Out(S402)
	S435= PC.Out=addr+4                                         PC-Out(S403)
	S436= CP0.ASID=pid                                          CP0-Read-ASID(S409)
	S437= FU.OutID1=>A_EX.In                                    Premise(F363)
	S438= FU.OutID2=>B_EX.In                                    Premise(F364)
	S439= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F365)
	S440= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F366)
	S441= FU.Bub_ID=>CU_ID.Bub                                  Premise(F367)
	S442= FU.Halt_ID=>CU_ID.Halt                                Premise(F368)
	S443= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F369)
	S444= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F370)
	S445= FU.Bub_IF=>CU_IF.Bub                                  Premise(F371)
	S446= FU.Halt_IF=>CU_IF.Halt                                Premise(F372)
	S447= ICache.Hit=>CU_IF.ICacheHit                           Premise(F373)
	S448= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F374)
	S449= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F375)
	S450= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F376)
	S451= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S452= IR_ID.Out=>FU.IR_ID                                   Premise(F378)
	S453= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S426,S452)
	S454= IR_WB.Out=>FU.IR_WB                                   Premise(F379)
	S455= GPR.Rdata1=>FU.InID1                                  Premise(F380)
	S456= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F381)
	S457= FU.InID1_RReg=rS                                      Path(S428,S456)
	S458= GPR.Rdata2=>FU.InID2                                  Premise(F382)
	S459= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F383)
	S460= FU.InID2_RReg=rT                                      Path(S429,S459)
	S461= ALUOut_WB.Out=>FU.InWB                                Premise(F384)
	S462= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F385)
	S463= IR_ID.Out25_21=>GPR.RReg1                             Premise(F386)
	S464= GPR.RReg1=rS                                          Path(S428,S463)
	S465= GPR.Rdata1=a                                          GPR-Read(S464,S397)
	S466= FU.InID1=a                                            Path(S465,S455)
	S467= FU.OutID1=FU(a)                                       FU-Forward(S466)
	S468= A_EX.In=FU(a)                                         Path(S467,S437)
	S469= IR_ID.Out20_16=>GPR.RReg2                             Premise(F387)
	S470= GPR.RReg2=rT                                          Path(S429,S469)
	S471= GPR.Rdata2=b                                          GPR-Read(S470,S398)
	S472= FU.InID2=b                                            Path(S471,S458)
	S473= FU.OutID2=FU(b)                                       FU-Forward(S472)
	S474= B_EX.In=FU(b)                                         Path(S473,S438)
	S475= ALUOut_WB.Out=>GPR.WData                              Premise(F388)
	S476= IR_WB.Out15_11=>GPR.WReg                              Premise(F389)
	S477= IMMU.Addr=>IAddrReg.In                                Premise(F390)
	S478= PC.Out=>ICache.IEA                                    Premise(F391)
	S479= ICache.IEA=addr+4                                     Path(S435,S478)
	S480= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S479)
	S481= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S480,S447)
	S482= FU.ICacheHit=ICacheHit(addr+4)                        Path(S480,S451)
	S483= ICache.Out=>ICacheReg.In                              Premise(F392)
	S484= PC.Out=>IMMU.IEA                                      Premise(F393)
	S485= IMMU.IEA=addr+4                                       Path(S435,S484)
	S486= CP0.ASID=>IMMU.PID                                    Premise(F394)
	S487= IMMU.PID=pid                                          Path(S436,S486)
	S488= IMMU.Addr={pid,addr+4}                                IMMU-Search(S487,S485)
	S489= IAddrReg.In={pid,addr+4}                              Path(S488,S477)
	S490= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S487,S485)
	S491= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S490,S448)
	S492= IR_ID.Out=>IR_EX.In                                   Premise(F395)
	S493= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S426,S492)
	S494= ICache.Out=>IR_ID.In                                  Premise(F396)
	S495= ICache.Out=>IR_IMMU.In                                Premise(F397)
	S496= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F398)
	S497= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F399)
	S498= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F400)
	S499= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F401)
	S500= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F402)
	S501= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F403)
	S502= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F404)
	S503= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F405)
	S504= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F406)
	S505= CU_EX.IRFunc1=rT                                      Path(S422,S504)
	S506= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F407)
	S507= CU_EX.IRFunc2=rS                                      Path(S421,S506)
	S508= IR_EX.Out31_26=>CU_EX.Op                              Premise(F408)
	S509= CU_EX.Op=0                                            Path(S420,S508)
	S510= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F409)
	S511= CU_EX.IRFunc=37                                       Path(S425,S510)
	S512= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F410)
	S513= CU_ID.IRFunc1=rT                                      Path(S429,S512)
	S514= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F411)
	S515= CU_ID.IRFunc2=rS                                      Path(S428,S514)
	S516= IR_ID.Out31_26=>CU_ID.Op                              Premise(F412)
	S517= CU_ID.Op=0                                            Path(S427,S516)
	S518= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F413)
	S519= CU_ID.IRFunc=37                                       Path(S432,S518)
	S520= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F414)
	S521= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F415)
	S522= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F416)
	S523= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F417)
	S524= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F418)
	S525= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F419)
	S526= IR_WB.Out31_26=>CU_WB.Op                              Premise(F420)
	S527= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F421)
	S528= CtrlA_EX=0                                            Premise(F422)
	S529= [A_EX]=FU(a)                                          A_EX-Hold(S373,S528)
	S530= CtrlB_EX=0                                            Premise(F423)
	S531= [B_EX]=FU(b)                                          B_EX-Hold(S375,S530)
	S532= CtrlALUOut_MEM=0                                      Premise(F424)
	S533= CtrlALUOut_DMMU1=1                                    Premise(F425)
	S534= CtrlALUOut_DMMU2=0                                    Premise(F426)
	S535= CtrlALUOut_WB=1                                       Premise(F427)
	S536= CtrlA_MEM=0                                           Premise(F428)
	S537= CtrlA_WB=1                                            Premise(F429)
	S538= CtrlB_MEM=0                                           Premise(F430)
	S539= CtrlB_WB=1                                            Premise(F431)
	S540= CtrlICache=0                                          Premise(F432)
	S541= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S385,S540)
	S542= CtrlIMMU=0                                            Premise(F433)
	S543= CtrlIR_DMMU1=1                                        Premise(F434)
	S544= CtrlIR_DMMU2=0                                        Premise(F435)
	S545= CtrlIR_EX=0                                           Premise(F436)
	S546= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S390,S545)
	S547= CtrlIR_ID=0                                           Premise(F437)
	S548= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S392,S547)
	S549= CtrlIR_IMMU=0                                         Premise(F438)
	S550= CtrlIR_MEM=0                                          Premise(F439)
	S551= CtrlIR_WB=1                                           Premise(F440)
	S552= CtrlGPR=0                                             Premise(F441)
	S553= GPR[rS]=a                                             GPR-Hold(S397,S552)
	S554= GPR[rT]=b                                             GPR-Hold(S398,S552)
	S555= CtrlIAddrReg=0                                        Premise(F442)
	S556= CtrlPC=0                                              Premise(F443)
	S557= CtrlPCInc=0                                           Premise(F444)
	S558= PC[CIA]=addr                                          PC-Hold(S402,S557)
	S559= PC[Out]=addr+4                                        PC-Hold(S403,S556,S557)
	S560= CtrlIMem=0                                            Premise(F445)
	S561= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S405,S560)
	S562= CtrlICacheReg=0                                       Premise(F446)
	S563= CtrlASIDIn=0                                          Premise(F447)
	S564= CtrlCP0=0                                             Premise(F448)
	S565= CP0[ASID]=pid                                         CP0-Hold(S409,S564)
	S566= CtrlEPCIn=0                                           Premise(F449)
	S567= CtrlExCodeIn=0                                        Premise(F450)
	S568= CtrlIRMux=0                                           Premise(F451)

WB	S569= A_EX.Out=FU(a)                                        A_EX-Out(S529)
	S570= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S529)
	S571= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S529)
	S572= B_EX.Out=FU(b)                                        B_EX-Out(S531)
	S573= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S531)
	S574= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S531)
	S575= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S546)
	S576= IR_EX.Out31_26=0                                      IR_EX-Out(S546)
	S577= IR_EX.Out25_21=rS                                     IR_EX-Out(S546)
	S578= IR_EX.Out20_16=rT                                     IR_EX-Out(S546)
	S579= IR_EX.Out15_11=rD                                     IR_EX-Out(S546)
	S580= IR_EX.Out10_6=0                                       IR_EX-Out(S546)
	S581= IR_EX.Out5_0=37                                       IR_EX-Out(S546)
	S582= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S548)
	S583= IR_ID.Out31_26=0                                      IR-Out(S548)
	S584= IR_ID.Out25_21=rS                                     IR-Out(S548)
	S585= IR_ID.Out20_16=rT                                     IR-Out(S548)
	S586= IR_ID.Out15_11=rD                                     IR-Out(S548)
	S587= IR_ID.Out10_6=0                                       IR-Out(S548)
	S588= IR_ID.Out5_0=37                                       IR-Out(S548)
	S589= PC.CIA=addr                                           PC-Out(S558)
	S590= PC.CIA31_28=addr[31:28]                               PC-Out(S558)
	S591= PC.Out=addr+4                                         PC-Out(S559)
	S592= CP0.ASID=pid                                          CP0-Read-ASID(S565)
	S593= FU.OutID1=>A_EX.In                                    Premise(F630)
	S594= FU.OutID2=>B_EX.In                                    Premise(F631)
	S595= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F632)
	S596= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F633)
	S597= FU.Bub_ID=>CU_ID.Bub                                  Premise(F634)
	S598= FU.Halt_ID=>CU_ID.Halt                                Premise(F635)
	S599= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F636)
	S600= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F637)
	S601= FU.Bub_IF=>CU_IF.Bub                                  Premise(F638)
	S602= FU.Halt_IF=>CU_IF.Halt                                Premise(F639)
	S603= ICache.Hit=>CU_IF.ICacheHit                           Premise(F640)
	S604= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F641)
	S605= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F642)
	S606= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F643)
	S607= ICache.Hit=>FU.ICacheHit                              Premise(F644)
	S608= IR_ID.Out=>FU.IR_ID                                   Premise(F645)
	S609= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S582,S608)
	S610= IR_WB.Out=>FU.IR_WB                                   Premise(F646)
	S611= GPR.Rdata1=>FU.InID1                                  Premise(F647)
	S612= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F648)
	S613= FU.InID1_RReg=rS                                      Path(S584,S612)
	S614= GPR.Rdata2=>FU.InID2                                  Premise(F649)
	S615= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F650)
	S616= FU.InID2_RReg=rT                                      Path(S585,S615)
	S617= ALUOut_WB.Out=>FU.InWB                                Premise(F651)
	S618= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F652)
	S619= IR_ID.Out25_21=>GPR.RReg1                             Premise(F653)
	S620= GPR.RReg1=rS                                          Path(S584,S619)
	S621= GPR.Rdata1=a                                          GPR-Read(S620,S553)
	S622= FU.InID1=a                                            Path(S621,S611)
	S623= FU.OutID1=FU(a)                                       FU-Forward(S622)
	S624= A_EX.In=FU(a)                                         Path(S623,S593)
	S625= IR_ID.Out20_16=>GPR.RReg2                             Premise(F654)
	S626= GPR.RReg2=rT                                          Path(S585,S625)
	S627= GPR.Rdata2=b                                          GPR-Read(S626,S554)
	S628= FU.InID2=b                                            Path(S627,S614)
	S629= FU.OutID2=FU(b)                                       FU-Forward(S628)
	S630= B_EX.In=FU(b)                                         Path(S629,S594)
	S631= ALUOut_WB.Out=>GPR.WData                              Premise(F655)
	S632= IR_WB.Out15_11=>GPR.WReg                              Premise(F656)
	S633= IMMU.Addr=>IAddrReg.In                                Premise(F657)
	S634= PC.Out=>ICache.IEA                                    Premise(F658)
	S635= ICache.IEA=addr+4                                     Path(S591,S634)
	S636= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S635)
	S637= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S636,S603)
	S638= FU.ICacheHit=ICacheHit(addr+4)                        Path(S636,S607)
	S639= ICache.Out=>ICacheReg.In                              Premise(F659)
	S640= PC.Out=>IMMU.IEA                                      Premise(F660)
	S641= IMMU.IEA=addr+4                                       Path(S591,S640)
	S642= CP0.ASID=>IMMU.PID                                    Premise(F661)
	S643= IMMU.PID=pid                                          Path(S592,S642)
	S644= IMMU.Addr={pid,addr+4}                                IMMU-Search(S643,S641)
	S645= IAddrReg.In={pid,addr+4}                              Path(S644,S633)
	S646= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S643,S641)
	S647= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S646,S604)
	S648= IR_ID.Out=>IR_EX.In                                   Premise(F662)
	S649= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S582,S648)
	S650= ICache.Out=>IR_ID.In                                  Premise(F663)
	S651= ICache.Out=>IR_IMMU.In                                Premise(F664)
	S652= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F665)
	S653= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F666)
	S654= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F667)
	S655= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F668)
	S656= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F669)
	S657= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F670)
	S658= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F671)
	S659= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F672)
	S660= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F673)
	S661= CU_EX.IRFunc1=rT                                      Path(S578,S660)
	S662= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F674)
	S663= CU_EX.IRFunc2=rS                                      Path(S577,S662)
	S664= IR_EX.Out31_26=>CU_EX.Op                              Premise(F675)
	S665= CU_EX.Op=0                                            Path(S576,S664)
	S666= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F676)
	S667= CU_EX.IRFunc=37                                       Path(S581,S666)
	S668= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F677)
	S669= CU_ID.IRFunc1=rT                                      Path(S585,S668)
	S670= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F678)
	S671= CU_ID.IRFunc2=rS                                      Path(S584,S670)
	S672= IR_ID.Out31_26=>CU_ID.Op                              Premise(F679)
	S673= CU_ID.Op=0                                            Path(S583,S672)
	S674= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F680)
	S675= CU_ID.IRFunc=37                                       Path(S588,S674)
	S676= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F681)
	S677= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F682)
	S678= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F683)
	S679= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F684)
	S680= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F685)
	S681= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F686)
	S682= IR_WB.Out31_26=>CU_WB.Op                              Premise(F687)
	S683= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F688)
	S684= CtrlA_EX=0                                            Premise(F689)
	S685= [A_EX]=FU(a)                                          A_EX-Hold(S529,S684)
	S686= CtrlB_EX=0                                            Premise(F690)
	S687= [B_EX]=FU(b)                                          B_EX-Hold(S531,S686)
	S688= CtrlALUOut_MEM=0                                      Premise(F691)
	S689= CtrlALUOut_DMMU1=0                                    Premise(F692)
	S690= CtrlALUOut_DMMU2=0                                    Premise(F693)
	S691= CtrlALUOut_WB=0                                       Premise(F694)
	S692= CtrlA_MEM=0                                           Premise(F695)
	S693= CtrlA_WB=0                                            Premise(F696)
	S694= CtrlB_MEM=0                                           Premise(F697)
	S695= CtrlB_WB=0                                            Premise(F698)
	S696= CtrlICache=0                                          Premise(F699)
	S697= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S541,S696)
	S698= CtrlIMMU=0                                            Premise(F700)
	S699= CtrlIR_DMMU1=0                                        Premise(F701)
	S700= CtrlIR_DMMU2=0                                        Premise(F702)
	S701= CtrlIR_EX=0                                           Premise(F703)
	S702= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S546,S701)
	S703= CtrlIR_ID=0                                           Premise(F704)
	S704= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S548,S703)
	S705= CtrlIR_IMMU=0                                         Premise(F705)
	S706= CtrlIR_MEM=0                                          Premise(F706)
	S707= CtrlIR_WB=0                                           Premise(F707)
	S708= CtrlGPR=1                                             Premise(F708)
	S709= CtrlIAddrReg=0                                        Premise(F709)
	S710= CtrlPC=0                                              Premise(F710)
	S711= CtrlPCInc=0                                           Premise(F711)
	S712= PC[CIA]=addr                                          PC-Hold(S558,S711)
	S713= PC[Out]=addr+4                                        PC-Hold(S559,S710,S711)
	S714= CtrlIMem=0                                            Premise(F712)
	S715= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S561,S714)
	S716= CtrlICacheReg=0                                       Premise(F713)
	S717= CtrlASIDIn=0                                          Premise(F714)
	S718= CtrlCP0=0                                             Premise(F715)
	S719= CP0[ASID]=pid                                         CP0-Hold(S565,S718)
	S720= CtrlEPCIn=0                                           Premise(F716)
	S721= CtrlExCodeIn=0                                        Premise(F717)
	S722= CtrlIRMux=0                                           Premise(F718)

POST	S685= [A_EX]=FU(a)                                          A_EX-Hold(S529,S684)
	S687= [B_EX]=FU(b)                                          B_EX-Hold(S531,S686)
	S697= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S541,S696)
	S702= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S546,S701)
	S704= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S548,S703)
	S712= PC[CIA]=addr                                          PC-Hold(S558,S711)
	S713= PC[Out]=addr+4                                        PC-Hold(S559,S710,S711)
	S715= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S561,S714)
	S719= CP0[ASID]=pid                                         CP0-Hold(S565,S718)

