\doxysubsubsubsection{IOPORT Clock Enabled or Disabled Status}
\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status}\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}


Check whether the IO Port clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}) != \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}) == \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}) == \textbf{ RESET})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the IO Port clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2d73b007700fe1576c7965ce677148bd} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}) == \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_gad1edbd9407c814110f04c1a609a214e4} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}) != \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga9b9353035473ac5f144f6e5385c4bebb} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}) == \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}) != \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5e939d98ecca025c028bd1d837b84c81} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}) == \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga528029c120a0154dfd7cfd6159e8debe} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}) != \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga01c2b4166bbcf59a529cd3c5f8b93d76} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}) == \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga7a8a0e334d69163b25692f0450dc569a} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}) != \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga843a7fcc2441b978cadacbea548dff93} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}) == \textbf{ RESET})}

\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$IOPENR, \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}) != \textbf{ RESET})}

