[02/17 19:31:00      0s] 
[02/17 19:31:00      0s] Cadence Innovus(TM) Implementation System.
[02/17 19:31:00      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/17 19:31:00      0s] 
[02/17 19:31:00      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/17 19:31:00      0s] Options:	
[02/17 19:31:00      0s] Date:		Wed Feb 17 19:31:00 2021
[02/17 19:31:00      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/17 19:31:00      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/17 19:31:00      0s] 
[02/17 19:31:00      0s] License:
[02/17 19:31:01      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/17 19:31:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/17 19:31:26     20s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/17 19:31:26     20s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/17 19:31:26     20s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/17 19:31:26     20s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/17 19:31:26     20s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/17 19:31:26     20s] @(#)CDS: CPE v17.11-s095
[02/17 19:31:26     20s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/17 19:31:26     20s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/17 19:31:26     20s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/17 19:31:26     20s] @(#)CDS: RCDB 11.10
[02/17 19:31:26     20s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/17 19:31:26     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV.

[02/17 19:31:26     20s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/17 19:31:27     21s] 
[02/17 19:31:27     21s] **INFO:  MMMC transition support version v31-84 
[02/17 19:31:27     21s] 
[02/17 19:31:27     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/17 19:31:27     21s] <CMD> suppressMessage ENCEXT-2799
[02/17 19:31:28     21s] <CMD> getDrawView
[02/17 19:31:28     21s] <CMD> loadWorkspace -name Physical
[02/17 19:31:28     21s] <CMD> win
[02/17 19:31:47     23s] <CMD> restoreDesign /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat RISCV
[02/17 19:31:47     23s] #% Begin load design ... (date=02/17 19:31:47, mem=411.1M)
[02/17 19:31:47     24s] Set Default Input Pin Transition as 0.1 ps.
[02/17 19:31:47     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/17 19:31:47     24s] % Begin Load MMMC data ... (date=02/17 19:31:47, mem=412.7M)
[02/17 19:31:47     24s] % End Load MMMC data ... (date=02/17 19:31:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=412.8M, current mem=412.8M)
[02/17 19:31:47     24s] 
[02/17 19:31:47     24s] Loading LEF file /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[02/17 19:31:47     24s] Set DBUPerIGU to M2 pitch 380.
[02/17 19:31:47     24s] 
[02/17 19:31:47     24s] viaInitial starts at Wed Feb 17 19:31:47 2021
viaInitial ends at Wed Feb 17 19:31:48 2021
Loading view definition file from /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/viewDefinition.tcl
[02/17 19:31:48     24s] Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/17 19:31:48     24s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[02/17 19:31:50     26s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/17 19:31:50     26s] *** End library_loading (cpu=0.03min, real=0.03min, mem=17.6M, fe_cpu=0.44min, fe_real=0.83min, fe_mem=528.3M) ***
[02/17 19:31:50     26s] % Begin Load netlist data ... (date=02/17 19:31:50, mem=507.7M)
[02/17 19:31:50     26s] *** Begin netlist parsing (mem=528.3M) ***
[02/17 19:31:50     26s] Created 134 new cells from 1 timing libraries.
[02/17 19:31:50     26s] Reading netlist ...
[02/17 19:31:50     26s] Backslashed names will retain backslash and a trailing blank character.
[02/17 19:31:50     26s] Reading verilogBinary netlist '/home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.v.bin'
[02/17 19:31:50     26s] Reading binary database version 1
[02/17 19:31:50     26s] 
[02/17 19:31:50     26s] *** Memory Usage v#1 (Current mem = 537.301M, initial mem = 179.684M) ***
[02/17 19:31:50     26s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=537.3M) ***
[02/17 19:31:50     26s] % End Load netlist data ... (date=02/17 19:31:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=507.7M, current mem=438.2M)
[02/17 19:31:50     26s] Set top cell to RISCV.
[02/17 19:31:50     26s] Hooked 134 DB cells to tlib cells.
[02/17 19:31:50     26s] Starting recursive module instantiation check.
[02/17 19:31:50     26s] No recursion found.
[02/17 19:31:50     26s] Building hierarchical netlist for Cell RISCV ...
[02/17 19:31:50     26s] *** Netlist is unique.
[02/17 19:31:50     26s] ** info: there are 161 modules.
[02/17 19:31:50     26s] ** info: there are 8114 stdCell insts.
[02/17 19:31:50     26s] 
[02/17 19:31:50     26s] *** Memory Usage v#1 (Current mem = 547.051M, initial mem = 179.684M) ***
[02/17 19:31:50     26s] *info: set bottom ioPad orient R0
[02/17 19:31:50     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/17 19:31:50     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/17 19:31:50     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/17 19:31:50     26s] Set Default Net Delay as 1000 ps.
[02/17 19:31:50     26s] Set Default Net Load as 0.5 pF. 
[02/17 19:31:50     26s] Set Default Input Pin Transition as 0.1 ps.
[02/17 19:31:51     27s] Loading preference file /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/gui.pref.tcl ...
[02/17 19:31:51     27s] addRing command will ignore shorts while creating rings.
[02/17 19:31:51     27s] addRing command will disallow rings to go over rows.
[02/17 19:31:51     27s] addRing command will consider rows while creating rings.
[02/17 19:31:51     27s] The ring targets are set to core/block ring wires.
[02/17 19:31:51     27s] Extraction setup Started 
[02/17 19:31:51     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/17 19:31:51     27s] Reading Capacitance Table File /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[02/17 19:31:51     27s] Cap table was created using Encounter 08.10-p004_1.
[02/17 19:31:51     27s] Process name: master_techFreePDK45.
[02/17 19:31:51     27s] Importing multi-corner RC tables ... 
[02/17 19:31:51     27s] Summary of Active RC-Corners : 
[02/17 19:31:51     27s]  
[02/17 19:31:51     27s]  Analysis View: MyAnView
[02/17 19:31:51     27s]     RC-Corner Name        : my_rc
[02/17 19:31:51     27s]     RC-Corner Index       : 0
[02/17 19:31:51     27s]     RC-Corner Temperature : 25 Celsius
[02/17 19:31:51     27s]     RC-Corner Cap Table   : '/home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[02/17 19:31:51     27s]     RC-Corner PreRoute Res Factor         : 1
[02/17 19:31:51     27s]     RC-Corner PreRoute Cap Factor         : 1
[02/17 19:31:51     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/17 19:31:51     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/17 19:31:51     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/17 19:31:51     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/17 19:31:51     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/17 19:31:51     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/17 19:31:51     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/17 19:31:51     27s] *Info: initialize multi-corner CTS.
[02/17 19:31:51     27s] Reading timing constraints file '/home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/libs/mmmc/RISCV.sdc' ...
[02/17 19:31:51     27s] Current (total cpu=0:00:27.6, real=0:00:51.0, peak res=569.6M, current mem=569.6M)
[02/17 19:31:51     27s] INFO (CTE): Constraints read successfully.
[02/17 19:31:51     27s] WARNING (CTE-25): Line: 8 of File /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/libs/mmmc/RISCV.sdc : Skipped unsupported command: set_units
[02/17 19:31:51     27s] 
[02/17 19:31:51     27s] 
[02/17 19:31:51     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=585.3M, current mem=585.3M)
[02/17 19:31:52     27s] Current (total cpu=0:00:27.8, real=0:00:52.0, peak res=585.3M, current mem=585.3M)
[02/17 19:31:52     27s] Creating Cell Server ...(0, 1, 1, 1)
[02/17 19:31:52     27s] Summary for sequential cells identification: 
[02/17 19:31:52     27s]   Identified SBFF number: 16
[02/17 19:31:52     27s]   Identified MBFF number: 0
[02/17 19:31:52     27s]   Identified SB Latch number: 0
[02/17 19:31:52     27s]   Identified MB Latch number: 0
[02/17 19:31:52     27s]   Not identified SBFF number: 0
[02/17 19:31:52     27s]   Not identified MBFF number: 0
[02/17 19:31:52     27s]   Not identified SB Latch number: 0
[02/17 19:31:52     27s]   Not identified MB Latch number: 0
[02/17 19:31:52     27s]   Number of sequential cells which are not FFs: 13
[02/17 19:31:52     27s] Total number of combinational cells: 99
[02/17 19:31:52     27s] Total number of sequential cells: 29
[02/17 19:31:52     27s] Total number of tristate cells: 6
[02/17 19:31:52     27s] Total number of level shifter cells: 0
[02/17 19:31:52     27s] Total number of power gating cells: 0
[02/17 19:31:52     27s] Total number of isolation cells: 0
[02/17 19:31:52     27s] Total number of power switch cells: 0
[02/17 19:31:52     27s] Total number of pulse generator cells: 0
[02/17 19:31:52     27s] Total number of always on buffers: 0
[02/17 19:31:52     27s] Total number of retention cells: 0
[02/17 19:31:52     27s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/17 19:31:52     27s] Total number of usable buffers: 9
[02/17 19:31:52     27s] List of unusable buffers:
[02/17 19:31:52     27s] Total number of unusable buffers: 0
[02/17 19:31:52     27s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/17 19:31:52     27s] Total number of usable inverters: 6
[02/17 19:31:52     27s] List of unusable inverters:
[02/17 19:31:52     27s] Total number of unusable inverters: 0
[02/17 19:31:52     27s] List of identified usable delay cells:
[02/17 19:31:52     27s] Total number of identified usable delay cells: 0
[02/17 19:31:52     27s] List of identified unusable delay cells:
[02/17 19:31:52     27s] Total number of identified unusable delay cells: 0
[02/17 19:31:52     27s] Creating Cell Server, finished. 
[02/17 19:31:52     27s] 
[02/17 19:31:52     27s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/17 19:31:52     27s] Deleting Cell Server ...
[02/17 19:31:52     27s] % Begin Load floorplan data ... (date=02/17 19:31:52, mem=587.5M)
[02/17 19:31:52     27s] Reading floorplan file - /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.fp.gz (mem = 688.0M).
[02/17 19:31:52     27s] % Begin Load floorplan data ... (date=02/17 19:31:52, mem=587.5M)
[02/17 19:31:52     27s] *info: reset 8275 existing net BottomPreferredLayer and AvoidDetour
[02/17 19:31:52     27s] Deleting old partition specification.
[02/17 19:31:52     27s] Set FPlanBox to (0 0 337060 336560)
[02/17 19:31:52     27s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/17 19:31:52     27s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/17 19:31:52     27s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/17 19:31:52     27s]  ... processed partition successfully.
[02/17 19:31:52     27s] Reading binary special route file /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.fp.spr.gz (Created by Innovus v17.11-s080_1 on Sun Jan  3 17:55:06 2021, version: 1)
[02/17 19:31:52     27s] Extracting standard cell pins and blockage ...... 
[02/17 19:31:52     27s] Pin and blockage extraction finished
[02/17 19:31:52     27s] % End Load floorplan data ... (date=02/17 19:31:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=588.7M, current mem=588.7M)
[02/17 19:31:52     27s] % End Load floorplan data ... (date=02/17 19:31:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=588.7M, current mem=588.7M)
[02/17 19:31:52     27s] % Begin Load SymbolTable ... (date=02/17 19:31:52, mem=588.7M)
[02/17 19:31:52     28s] % End Load SymbolTable ... (date=02/17 19:31:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=594.1M, current mem=594.1M)
[02/17 19:31:52     28s] % Begin Load placement data ... (date=02/17 19:31:52, mem=592.2M)
[02/17 19:31:52     28s] Reading placement file - /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.place.gz.
[02/17 19:31:52     28s] *** Checked 2 GNC rules.
[02/17 19:31:52     28s] *** applyConnectGlobalNets disabled.
[02/17 19:31:52     28s] ** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Sun Jan  3 17:55:08 2021, version# 1) ...
[02/17 19:31:52     28s] *** Checked 2 GNC rules.
[02/17 19:31:52     28s] *** applyConnectGlobalNets disabled.
[02/17 19:31:52     28s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=708.0M) ***
[02/17 19:31:52     28s] Total net length = 7.593e+04 (3.539e+04 4.054e+04) (ext = 1.353e+03)
[02/17 19:31:52     28s] % End Load placement data ... (date=02/17 19:31:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=597.9M, current mem=597.9M)
[02/17 19:31:52     28s] *** Checked 2 GNC rules.
[02/17 19:31:52     28s] *** Applying global-net connections...
[02/17 19:31:52     28s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/17 19:31:52     28s] % Begin Load routing data ... (date=02/17 19:31:52, mem=598.3M)
[02/17 19:31:52     28s] Reading routing file - /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.route.gz.
[02/17 19:31:52     28s] Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Sun Jan  3 17:55:10 2021 Format: 16.2) ...
[02/17 19:31:52     28s] Suppress "**WARN ..." messages.
[02/17 19:31:52     28s] routingBox: (0 0) (337060 336560)
[02/17 19:31:52     28s] coreBox:    (10260 10080) (326800 326480)
[02/17 19:31:52     28s] Un-suppress "**WARN ..." messages.
[02/17 19:31:53     28s] *** Total 8220 nets are successfully restored.
[02/17 19:31:53     28s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:01.0 mem=728.0M) ***
[02/17 19:31:53     28s] % End Load routing data ... (date=02/17 19:31:53, total cpu=0:00:00.2, real=0:00:01.0, peak res=621.4M, current mem=621.4M)
[02/17 19:31:53     28s] Reading property file /home/isa04/Desktop/lab3/RISCV_ABS/innovus/RISCV.enc.dat/RISCV.prop
[02/17 19:31:53     28s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=728.0M) ***
[02/17 19:31:53     28s] Set Default Input Pin Transition as 0.1 ps.
[02/17 19:31:53     28s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/17 19:31:53     28s] Initializing multi-corner capacitance tables ... 
[02/17 19:31:53     28s] Initializing multi-corner resistance tables ...
[02/17 19:31:53     28s] % Begin Load power constraints ... (date=02/17 19:31:53, mem=622.0M)
[02/17 19:31:53     28s] % End Load power constraints ... (date=02/17 19:31:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=622.0M, current mem=613.9M)
[02/17 19:31:53     28s] Start generating vias ...
[02/17 19:31:53     28s] #Skip building auto via since it is not turned on.
[02/17 19:31:53     28s] Via generation completed.
[02/17 19:31:53     29s] % Begin load AAE data ... (date=02/17 19:31:53, mem=616.5M)
[02/17 19:31:53     29s] AAE DB initialization (MEM=756.613 CPU=0:00:00.2 REAL=0:00:00.0) 
[02/17 19:31:53     29s] % End load AAE data ... (date=02/17 19:31:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=617.7M, current mem=617.7M)
[02/17 19:31:53     29s] Creating Cell Server ...(0, 1, 1, 1)
[02/17 19:31:53     29s] Summary for sequential cells identification: 
[02/17 19:31:53     29s]   Identified SBFF number: 16
[02/17 19:31:53     29s]   Identified MBFF number: 0
[02/17 19:31:53     29s]   Identified SB Latch number: 0
[02/17 19:31:53     29s]   Identified MB Latch number: 0
[02/17 19:31:53     29s]   Not identified SBFF number: 0
[02/17 19:31:53     29s]   Not identified MBFF number: 0
[02/17 19:31:53     29s]   Not identified SB Latch number: 0
[02/17 19:31:53     29s]   Not identified MB Latch number: 0
[02/17 19:31:53     29s]   Number of sequential cells which are not FFs: 13
[02/17 19:31:53     29s] Total number of combinational cells: 99
[02/17 19:31:53     29s] Total number of sequential cells: 29
[02/17 19:31:53     29s] Total number of tristate cells: 6
[02/17 19:31:53     29s] Total number of level shifter cells: 0
[02/17 19:31:53     29s] Total number of power gating cells: 0
[02/17 19:31:53     29s] Total number of isolation cells: 0
[02/17 19:31:53     29s] Total number of power switch cells: 0
[02/17 19:31:53     29s] Total number of pulse generator cells: 0
[02/17 19:31:53     29s] Total number of always on buffers: 0
[02/17 19:31:53     29s] Total number of retention cells: 0
[02/17 19:31:53     29s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/17 19:31:53     29s] Total number of usable buffers: 9
[02/17 19:31:53     29s] List of unusable buffers:
[02/17 19:31:53     29s] Total number of unusable buffers: 0
[02/17 19:31:53     29s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/17 19:31:53     29s] Total number of usable inverters: 6
[02/17 19:31:53     29s] List of unusable inverters:
[02/17 19:31:53     29s] Total number of unusable inverters: 0
[02/17 19:31:53     29s] List of identified usable delay cells:
[02/17 19:31:53     29s] Total number of identified usable delay cells: 0
[02/17 19:31:53     29s] List of identified unusable delay cells:
[02/17 19:31:53     29s] Total number of identified unusable delay cells: 0
[02/17 19:31:53     29s] Creating Cell Server, finished. 
[02/17 19:31:53     29s] 
[02/17 19:31:53     29s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/17 19:31:53     29s] Deleting Cell Server ...
[02/17 19:31:53     29s] #% End load design ... (date=02/17 19:31:53, total cpu=0:00:05.3, real=0:00:06.0, peak res=622.0M, current mem=617.8M)
[02/17 19:31:53     29s] 
[02/17 19:31:53     29s] *** Summary of all messages that are not suppressed in this session:
[02/17 19:31:53     29s] Severity  ID               Count  Summary                                  
[02/17 19:31:53     29s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/17 19:31:53     29s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/17 19:31:53     29s] *** Message Summary: 22 warning(s), 0 error(s)
[02/17 19:31:53     29s] 
[02/17 19:32:09     31s] <CMD> set init_mmmc_file mmm_design.tcl
[02/17 19:32:09     31s] <CMD> init_design
[02/17 19:32:09     31s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[02/17 19:32:09     31s] 
[02/17 19:32:09     31s] *** Summary of all messages that are not suppressed in this session:
[02/17 19:32:09     31s] Severity  ID               Count  Summary                                  
[02/17 19:32:09     31s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[02/17 19:32:09     31s] *** Message Summary: 1 warning(s), 0 error(s)
[02/17 19:32:09     31s] 
[02/17 19:32:37     33s] <CMD> panPage -1 0
[02/17 19:32:59     35s] <CMD> reset_parasitics
[02/17 19:32:59     35s] Performing RC Extraction ...
[02/17 19:32:59     35s] <CMD> extractRC
[02/17 19:32:59     35s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:32:59     35s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:32:59     35s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:32:59     35s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:32:59     35s] RC Extraction called in multi-corner(1) mode.
[02/17 19:32:59     35s] Process corner(s) are loaded.
[02/17 19:32:59     35s]  Corner: my_rc
[02/17 19:32:59     35s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d  -extended
[02/17 19:32:59     35s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:32:59     35s]       RC Corner Indexes            0   
[02/17 19:32:59     35s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:32:59     35s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:32:59     35s] Resistance Scaling Factor    : 1.00000 
[02/17 19:32:59     35s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:32:59     35s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:32:59     35s] Shrink Factor                : 1.00000
[02/17 19:32:59     35s] Initializing multi-corner capacitance tables ... 
[02/17 19:32:59     35s] Initializing multi-corner resistance tables ...
[02/17 19:32:59     35s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 950.7M)
[02/17 19:32:59     35s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for storing RC.
[02/17 19:32:59     35s] Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 1027.7M)
[02/17 19:32:59     35s] Extracted 20.0015% (CPU Time= 0:00:00.4  MEM= 1029.7M)
[02/17 19:32:59     35s] Extracted 30.0017% (CPU Time= 0:00:00.4  MEM= 1029.7M)
[02/17 19:32:59     35s] Extracted 40.0019% (CPU Time= 0:00:00.5  MEM= 1030.7M)
[02/17 19:33:00     36s] Extracted 50.0021% (CPU Time= 0:00:00.6  MEM= 1031.7M)
[02/17 19:33:00     36s] Extracted 60.0013% (CPU Time= 0:00:00.7  MEM= 1032.7M)
[02/17 19:33:00     36s] Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1034.7M)
[02/17 19:33:00     36s] Extracted 80.0017% (CPU Time= 0:00:01.0  MEM= 1034.7M)
[02/17 19:33:00     36s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1035.7M)
[02/17 19:33:01     37s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1042.7M)
[02/17 19:33:01     37s] Number of Extracted Resistors     : 144148
[02/17 19:33:01     37s] Number of Extracted Ground Cap.   : 152128
[02/17 19:33:01     37s] Number of Extracted Coupling Cap. : 231228
[02/17 19:33:01     37s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:01     37s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:33:01     37s]  Corner: my_rc
[02/17 19:33:01     37s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1026.6M)
[02/17 19:33:01     37s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:33:01     37s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:33:01     37s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1026.648M)
[02/17 19:33:01     37s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:01     37s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:33:02     37s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1026.648M)
[02/17 19:33:02     37s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:03.0  MEM: 1026.648M)
[02/17 19:33:02     37s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[02/17 19:33:02     37s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:02     37s] RC Out has the following PVT Info:
[02/17 19:33:02     37s]    RC:my_rc, Operating temperature 25 C
[02/17 19:33:02     37s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1026.7M)
[02/17 19:33:02     37s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:33:02     37s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[02/17 19:33:02     37s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:02     37s] RC Out has the following PVT Info:
[02/17 19:33:02     37s]    RC:my_rc, Operating temperature 25 C
[02/17 19:33:02     37s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1026.7M)
[02/17 19:33:02     37s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:33:02     37s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[02/17 19:33:02     37s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:02     37s] RC Out has the following PVT Info:
[02/17 19:33:02     37s]    RC:my_rc, Operating temperature 25 C
[02/17 19:33:02     37s] Printing *|NET...
[02/17 19:33:04     39s] RC Out from RCDB Completed (CPU Time= 0:00:01.6  MEM= 1026.7M)
[02/17 19:33:04     39s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:33:04     39s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[02/17 19:33:04     39s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:33:04     39s] RC Out has the following PVT Info:
[02/17 19:33:04     39s]    RC:my_rc, Operating temperature 25 C
[02/17 19:33:04     39s] Dumping Spef file.....
[02/17 19:33:04     39s] Printing D_NET...
[02/17 19:33:04     39s] RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1026.7M)
[02/17 19:33:04     39s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:33:44     43s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/17 19:33:44     43s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/17 19:33:44     43s] 
[02/17 19:33:44     43s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[02/17 19:33:44     43s] 
[02/17 19:33:51     44s] <CMD> panPage 1 0
[02/17 19:33:53     44s] <CMD> panPage 1 0
[02/17 19:34:24     47s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/17 19:34:24     47s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/17 19:34:24     47s] 
[02/17 19:34:24     47s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[02/17 19:34:24     47s] 
[02/17 19:34:57     50s] <CMD> gui_select -rect {121.524 79.670 118.106 79.407}
[02/17 19:35:53     55s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/17 19:36:28     57s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/17 19:36:28     57s] <CMD> optDesign -postRoute
[02/17 19:36:28     57s] **WARN: (IMPOPT-576):	165 nets have unplaced terms. 
[02/17 19:36:28     57s] Type 'man IMPOPT-576' for more detail.
[02/17 19:36:28     57s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 19:36:28     57s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/17 19:36:29     57s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 19:36:29     57s] Estimated cell power/ground rail width = 0.197 um
[02/17 19:36:29     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 19:36:29     58s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 19:36:29     58s] Summary for sequential cells identification: 
[02/17 19:36:29     58s]   Identified SBFF number: 16
[02/17 19:36:29     58s]   Identified MBFF number: 0
[02/17 19:36:29     58s]   Identified SB Latch number: 0
[02/17 19:36:29     58s]   Identified MB Latch number: 0
[02/17 19:36:29     58s]   Not identified SBFF number: 0
[02/17 19:36:29     58s]   Not identified MBFF number: 0
[02/17 19:36:29     58s]   Not identified SB Latch number: 0
[02/17 19:36:29     58s]   Not identified MB Latch number: 0
[02/17 19:36:29     58s]   Number of sequential cells which are not FFs: 13
[02/17 19:36:29     58s] Creating Cell Server, finished. 
[02/17 19:36:29     58s] 
[02/17 19:36:29     58s] #spOpts: mergeVia=F 
[02/17 19:36:29     58s] GigaOpt running with 1 threads.
[02/17 19:36:29     58s] Info: 1 threads available for lower-level modules during optimization.
[02/17 19:36:29     58s] #spOpts: mergeVia=F 
[02/17 19:36:29     58s] Initializing multi-corner capacitance tables ... 
[02/17 19:36:29     58s] Initializing multi-corner resistance tables ...
[02/17 19:36:29     58s] 
[02/17 19:36:29     58s] Creating Lib Analyzer ...
[02/17 19:36:29     58s] 
[02/17 19:36:29     58s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:36:29     58s]   
[02/17 19:36:29     58s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:36:29     58s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/17 19:36:29     58s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/17 19:36:29     58s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 19:36:29     58s] 
[02/17 19:36:30     59s] Creating Lib Analyzer, finished. 
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	en : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (IMPOPT-665):	Data_memory_output[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:36:30     59s] Type 'man IMPOPT-665' for more detail.
[02/17 19:36:30     59s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/17 19:36:30     59s] To increase the message display limit, refer to the product command reference manual.
[02/17 19:36:30     59s] Effort level <high> specified for reg2reg path_group
[02/17 19:36:30     59s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 845.3M, totSessionCpu=0:00:59 **
[02/17 19:36:30     59s] Begin checking placement ... (start mem=1000.2M, init mem=1000.2M)
[02/17 19:36:31     59s] *info: Placed = 24273         
[02/17 19:36:31     59s] *info: Unplaced = 0           
[02/17 19:36:31     59s] Placement Density:100.00%(25038/25038)
[02/17 19:36:31     59s] Placement Density (including fixed std cells):100.00%(25038/25038)
[02/17 19:36:31     59s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1004.2M)
[02/17 19:36:31     59s]  Initial DC engine is -> aae
[02/17 19:36:31     59s]  
[02/17 19:36:31     59s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/17 19:36:31     59s]  
[02/17 19:36:31     59s]  
[02/17 19:36:31     59s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/17 19:36:31     59s]  
[02/17 19:36:31     59s] Reset EOS DB
[02/17 19:36:31     59s] Ignoring AAE DB Resetting ...
[02/17 19:36:31     59s]  Set Options for AAE Based Opt flow 
[02/17 19:36:31     59s] *** optDesign -postRoute ***
[02/17 19:36:31     59s] DRC Margin: user margin 0.0; extra margin 0
[02/17 19:36:31     59s] Setup Target Slack: user slack 0
[02/17 19:36:31     59s] Hold Target Slack: user slack 0
[02/17 19:36:31     59s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:36:31     59s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1006.2M)
[02/17 19:36:31     59s] Multi-VT timing optimization disabled based on library information.
[02/17 19:36:31     59s] Deleting Cell Server ...
[02/17 19:36:31     59s] Deleting Lib Analyzer.
[02/17 19:36:31     59s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 19:36:31     59s] Summary for sequential cells identification: 
[02/17 19:36:31     59s]   Identified SBFF number: 16
[02/17 19:36:31     59s]   Identified MBFF number: 0
[02/17 19:36:31     59s]   Identified SB Latch number: 0
[02/17 19:36:31     59s]   Identified MB Latch number: 0
[02/17 19:36:31     59s]   Not identified SBFF number: 0
[02/17 19:36:31     59s]   Not identified MBFF number: 0
[02/17 19:36:31     59s]   Not identified SB Latch number: 0
[02/17 19:36:31     59s]   Not identified MB Latch number: 0
[02/17 19:36:31     59s]   Number of sequential cells which are not FFs: 13
[02/17 19:36:31     59s] Creating Cell Server, finished. 
[02/17 19:36:31     59s] 
[02/17 19:36:31     59s] 
[02/17 19:36:31     59s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:36:31     59s]   
[02/17 19:36:31     59s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:36:31     59s]   Deleting Cell Server ...
[02/17 19:36:31     59s] ** INFO : this run is activating 'postRoute' automaton
[02/17 19:36:31     59s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:36:31     59s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:36:31     59s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:36:31     59s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:36:31     59s] RC Extraction called in multi-corner(1) mode.
[02/17 19:36:31     59s] Process corner(s) are loaded.
[02/17 19:36:31     59s]  Corner: my_rc
[02/17 19:36:31     59s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d -maxResLength 200  -extended
[02/17 19:36:31     59s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:36:31     59s]       RC Corner Indexes            0   
[02/17 19:36:31     59s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:36:31     59s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:36:31     59s] Resistance Scaling Factor    : 1.00000 
[02/17 19:36:31     59s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:36:31     59s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:36:31     59s] Shrink Factor                : 1.00000
[02/17 19:36:31     59s] Initializing multi-corner capacitance tables ... 
[02/17 19:36:31     59s] Initializing multi-corner resistance tables ...
[02/17 19:36:31     59s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 998.2M)
[02/17 19:36:31     60s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for storing RC.
[02/17 19:36:31     60s] Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 1062.2M)
[02/17 19:36:31     60s] Extracted 20.0015% (CPU Time= 0:00:00.4  MEM= 1063.2M)
[02/17 19:36:31     60s] Extracted 30.0017% (CPU Time= 0:00:00.5  MEM= 1063.2M)
[02/17 19:36:32     60s] Extracted 40.0019% (CPU Time= 0:00:00.5  MEM= 1064.2M)
[02/17 19:36:32     60s] Extracted 50.0021% (CPU Time= 0:00:00.7  MEM= 1066.2M)
[02/17 19:36:32     60s] Extracted 60.0013% (CPU Time= 0:00:00.8  MEM= 1067.2M)
[02/17 19:36:32     60s] Extracted 70.0015% (CPU Time= 0:00:00.9  MEM= 1068.2M)
[02/17 19:36:32     60s] Extracted 80.0017% (CPU Time= 0:00:01.0  MEM= 1069.2M)
[02/17 19:36:32     61s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1070.2M)
[02/17 19:36:33     61s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1076.2M)
[02/17 19:36:33     61s] Number of Extracted Resistors     : 144148
[02/17 19:36:33     61s] Number of Extracted Ground Cap.   : 152128
[02/17 19:36:33     61s] Number of Extracted Coupling Cap. : 231228
[02/17 19:36:33     61s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:36:33     61s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:36:33     61s]  Corner: my_rc
[02/17 19:36:33     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1048.2M)
[02/17 19:36:33     61s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:36:33     61s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:36:33     61s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1048.156M)
[02/17 19:36:33     61s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:36:33     61s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:36:33     61s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1048.156M)
[02/17 19:36:33     61s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1048.156M)
[02/17 19:36:33     61s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:36:33     61s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1048.2M)
[02/17 19:36:33     61s] Initializing multi-corner capacitance tables ... 
[02/17 19:36:33     61s] Initializing multi-corner resistance tables ...
[02/17 19:36:33     61s] Unfixed 0 ViaPillar Nets
[02/17 19:36:34     61s] Start AAE Lib Loading. (MEM=1048.16)
[02/17 19:36:34     61s] End AAE Lib Loading. (MEM=1238.9 CPU=0:00:00.0 Real=0:00:00.0)
[02/17 19:36:34     61s] End AAE Lib Interpolated Model. (MEM=1238.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:34     62s] **INFO: Starting Blocking QThread with 1 CPU
[02/17 19:36:34     62s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 19:36:34     62s] #################################################################################
[02/17 19:36:34     62s] # Design Stage: PostRoute
[02/17 19:36:34     62s] # Design Name: RISCV
[02/17 19:36:34     62s] # Design Mode: 90nm
[02/17 19:36:34     62s] # Analysis Mode: MMMC OCV 
[02/17 19:36:34     62s] # Parasitics Mode: SPEF/RCDB
[02/17 19:36:34     62s] # Signoff Settings: SI Off 
[02/17 19:36:34     62s] #################################################################################
[02/17 19:36:34     62s] Calculate late delays in OCV mode...
[02/17 19:36:34     62s] Calculate early delays in OCV mode...
[02/17 19:36:34     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.3M, InitMEM = 0.3M)
[02/17 19:36:34     62s] Start delay calculation (fullDC) (1 T). (MEM=0.300781)
[02/17 19:36:34     62s] End AAE Lib Interpolated Model. (MEM=24.5703 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:34     62s] First Iteration Infinite Tw... 
[02/17 19:36:34     62s] Total number of fetched objects 9788
[02/17 19:36:34     62s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:36:34     62s] End delay calculation. (MEM=11.7578 CPU=0:00:04.0 REAL=0:00:04.0)
[02/17 19:36:34     62s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.6 REAL=0:00:06.0)
[02/17 19:36:34     62s] *** CDM Built up (cpu=0:00:04.7  real=0:00:06.0  mem= 0.0M) ***
[02/17 19:36:34     62s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:06.0 totSessionCpu=0:00:05.9 mem=0.0M)
[02/17 19:36:34     62s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.9 real=0:00:07.0 totSessionCpu=0:00:05.9 mem=0.0M ***
[02/17 19:36:42     68s]  
_______________________________________________________________________
[02/17 19:36:42     68s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:36:42     68s] Begin IPO call back ...
[02/17 19:36:43     68s] End IPO call back ...
[02/17 19:36:43     68s] #################################################################################
[02/17 19:36:43     68s] # Design Stage: PostRoute
[02/17 19:36:43     68s] # Design Name: RISCV
[02/17 19:36:43     68s] # Design Mode: 90nm
[02/17 19:36:43     68s] # Analysis Mode: MMMC OCV 
[02/17 19:36:43     68s] # Parasitics Mode: SPEF/RCDB
[02/17 19:36:43     68s] # Signoff Settings: SI On 
[02/17 19:36:43     68s] #################################################################################
[02/17 19:36:43     68s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:36:43     68s] Setting infinite Tws ...
[02/17 19:36:43     68s] First Iteration Infinite Tw... 
[02/17 19:36:43     68s] Calculate early delays in OCV mode...
[02/17 19:36:43     68s] Calculate late delays in OCV mode...
[02/17 19:36:43     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1210.3M, InitMEM = 1210.3M)
[02/17 19:36:43     68s] Start delay calculation (fullDC) (1 T). (MEM=1210.3)
[02/17 19:36:44     69s] End AAE Lib Interpolated Model. (MEM=1226.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:51     75s] Total number of fetched objects 9788
[02/17 19:36:51     75s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:36:51     75s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:36:51     75s] End delay calculation. (MEM=1285.75 CPU=0:00:06.0 REAL=0:00:07.0)
[02/17 19:36:51     75s] End delay calculation (fullDC). (MEM=1188.38 CPU=0:00:06.6 REAL=0:00:08.0)
[02/17 19:36:51     75s] *** CDM Built up (cpu=0:00:06.8  real=0:00:08.0  mem= 1188.4M) ***
[02/17 19:36:52     76s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1188.4M)
[02/17 19:36:52     76s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:36:52     76s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1188.4M)
[02/17 19:36:52     76s] 
[02/17 19:36:52     76s] Executing IPO callback for view pruning ..
[02/17 19:36:52     76s] Starting SI iteration 2
[02/17 19:36:52     76s] Calculate early delays in OCV mode...
[02/17 19:36:52     76s] Calculate late delays in OCV mode...
[02/17 19:36:52     76s] Start delay calculation (fullDC) (1 T). (MEM=1196.42)
[02/17 19:36:52     76s] End AAE Lib Interpolated Model. (MEM=1196.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:53     77s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:36:53     77s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9788. 
[02/17 19:36:53     77s] Total number of fetched objects 9788
[02/17 19:36:53     77s] AAE_INFO-618: Total number of nets in the design is 8275,  0.0 percent of the nets selected for SI analysis
[02/17 19:36:53     77s] End delay calculation. (MEM=1164.42 CPU=0:00:00.2 REAL=0:00:01.0)
[02/17 19:36:53     77s] End delay calculation (fullDC). (MEM=1164.42 CPU=0:00:00.3 REAL=0:00:01.0)
[02/17 19:36:53     77s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1164.4M) ***
[02/17 19:36:53     77s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:11.0 totSessionCpu=0:01:18 mem=1164.4M)
[02/17 19:36:53     77s] End AAE Lib Interpolated Model. (MEM=1164.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:54     78s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.295  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:24, mem = 920.6M, totSessionCpu=0:01:18 **
[02/17 19:36:54     78s] Setting latch borrow mode to budget during optimization.
[02/17 19:36:55     79s] Glitch fixing enabled
[02/17 19:36:55     79s] **INFO: Start fixing DRV (Mem = 1153.57M) ...
[02/17 19:36:55     79s] Begin: GigaOpt DRV Optimization
[02/17 19:36:55     79s] Glitch fixing enabled
[02/17 19:36:55     79s] Info: 3 clock nets excluded from IPO operation.
[02/17 19:36:55     79s] End AAE Lib Interpolated Model. (MEM=1153.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:36:55     79s] PhyDesignGrid: maxLocalDensity 0.96
[02/17 19:36:55     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=1153.6M
[02/17 19:36:55     79s] #spOpts: mergeVia=F 
[02/17 19:36:55     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=1156.6M
[02/17 19:36:55     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=1156.6M
[02/17 19:36:56     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1179.6M
[02/17 19:36:57     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1340.5M
[02/17 19:36:57     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1340.5M
[02/17 19:36:57     80s] 
[02/17 19:36:57     80s] Creating Lib Analyzer ...
[02/17 19:36:57     80s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/17 19:36:57     80s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/17 19:36:57     80s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 19:36:57     80s] 
[02/17 19:36:57     80s] Creating Lib Analyzer, finished. 
[02/17 19:36:59     82s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/17 19:36:59     82s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 19:36:59     82s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/17 19:36:59     82s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 19:36:59     82s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/17 19:36:59     82s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 19:36:59     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/17 19:37:00     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.13|     0.00|       0|       0|       0| 100.00|          |         |
[02/17 19:37:00     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/17 19:37:00     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.13|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1409.8M|
[02/17 19:37:00     82s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 19:37:00     82s] **** Begin NDR-Layer Usage Statistics ****
[02/17 19:37:00     82s] 0 Ndr or Layer constraints added by optimization 
[02/17 19:37:00     82s] **** End NDR-Layer Usage Statistics ****
[02/17 19:37:00     82s] 
[02/17 19:37:00     82s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1409.8M) ***
[02/17 19:37:00     82s] 
[02/17 19:37:00     82s] Begin: glitch net info
[02/17 19:37:00     82s] glitch slack range: number of glitch nets
[02/17 19:37:00     82s] glitch slack < -0.32 : 0
[02/17 19:37:00     82s] -0.32 < glitch slack < -0.28 : 0
[02/17 19:37:00     82s] -0.28 < glitch slack < -0.24 : 0
[02/17 19:37:00     82s] -0.24 < glitch slack < -0.2 : 0
[02/17 19:37:00     82s] -0.2 < glitch slack < -0.16 : 0
[02/17 19:37:00     82s] -0.16 < glitch slack < -0.12 : 0
[02/17 19:37:00     82s] -0.12 < glitch slack < -0.08 : 0
[02/17 19:37:00     82s] -0.08 < glitch slack < -0.04 : 0
[02/17 19:37:00     82s] -0.04 < glitch slack : 0
[02/17 19:37:00     82s] End: glitch net info
[02/17 19:37:00     82s] drv optimizer changes nothing and skips refinePlace
[02/17 19:37:00     82s] End: GigaOpt DRV Optimization
[02/17 19:37:00     82s] **optDesign ... cpu = 0:00:23, real = 0:00:30, mem = 1023.1M, totSessionCpu=0:01:23 **
[02/17 19:37:00     82s] *info:
[02/17 19:37:00     82s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1276.20M).
[02/17 19:37:00     83s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.08min mem=1276.2M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.295  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:30, mem = 1021.4M, totSessionCpu=0:01:23 **
[02/17 19:37:01     83s]   DRV Snapshot: (REF)
[02/17 19:37:01     83s]          Tran DRV: 0
[02/17 19:37:01     83s]           Cap DRV: 1
[02/17 19:37:01     83s]        Fanout DRV: 0
[02/17 19:37:01     83s]            Glitch: 0
[02/17 19:37:01     83s] *** Timing Is met
[02/17 19:37:01     83s] *** Check timing (0:00:00.0)
[02/17 19:37:01     83s] *** Setup timing is met (target slack 0ns)
[02/17 19:37:01     83s]   Timing Snapshot: (REF)
[02/17 19:37:01     83s]      Weighted WNS: 0.000
[02/17 19:37:01     83s]       All  PG WNS: 0.000
[02/17 19:37:01     83s]       High PG WNS: 0.000
[02/17 19:37:01     83s]       All  PG TNS: 0.000
[02/17 19:37:01     83s]       High PG TNS: 0.000
[02/17 19:37:01     83s]    Category Slack: { [L, 0.132] [H, 0.295] }
[02/17 19:37:01     83s] 
[02/17 19:37:01     83s] Running postRoute recovery in preEcoRoute mode
[02/17 19:37:01     83s] **optDesign ... cpu = 0:00:24, real = 0:00:31, mem = 1016.6M, totSessionCpu=0:01:24 **
[02/17 19:37:01     83s]   DRV Snapshot: (TGT)
[02/17 19:37:01     83s]          Tran DRV: 0
[02/17 19:37:01     83s]           Cap DRV: 1
[02/17 19:37:01     83s]        Fanout DRV: 0
[02/17 19:37:01     83s]            Glitch: 0
[02/17 19:37:01     83s] Checking DRV degradation...
[02/17 19:37:01     83s] 
[02/17 19:37:01     83s] Recovery Manager:
[02/17 19:37:01     83s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/17 19:37:01     83s]      Cap DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[02/17 19:37:01     83s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/17 19:37:01     83s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/17 19:37:01     83s] 
[02/17 19:37:01     83s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/17 19:37:01     83s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1211.45M, totSessionCpu=0:01:24).
[02/17 19:37:01     83s] **optDesign ... cpu = 0:00:25, real = 0:00:31, mem = 1012.6M, totSessionCpu=0:01:24 **
[02/17 19:37:01     83s] 
[02/17 19:37:02     84s]   Timing/DRV Snapshot: (REF)
[02/17 19:37:02     84s]      Weighted WNS: 0.000
[02/17 19:37:02     84s]       All  PG WNS: 0.000
[02/17 19:37:02     84s]       High PG WNS: 0.000
[02/17 19:37:02     84s]       All  PG TNS: 0.000
[02/17 19:37:02     84s]       High PG TNS: 0.000
[02/17 19:37:02     84s]          Tran DRV: 0
[02/17 19:37:02     84s]           Cap DRV: 1
[02/17 19:37:02     84s]        Fanout DRV: 0
[02/17 19:37:02     84s]            Glitch: 0
[02/17 19:37:02     84s]    Category Slack: { [L, 0.132] [H, 0.295] }
[02/17 19:37:02     84s] 
[02/17 19:37:02     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1211.4M
[02/17 19:37:02     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1211.4M
[02/17 19:37:02     84s] Default Rule : ""
[02/17 19:37:02     84s] Non Default Rules :
[02/17 19:37:02     84s] Worst Slack : 0.295 ns
[02/17 19:37:02     84s] Total 0 nets layer assigned (0.1).
[02/17 19:37:02     84s] GigaOpt: setting up router preferences
[02/17 19:37:02     84s] GigaOpt: 0 nets assigned router directives
[02/17 19:37:02     84s] 
[02/17 19:37:02     84s] Start Assign Priority Nets ...
[02/17 19:37:02     84s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/17 19:37:02     84s] Existing Priority Nets 0 (0.0%)
[02/17 19:37:02     84s] Assigned Priority Nets 0 (0.0%)
[02/17 19:37:02     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1268.7M
[02/17 19:37:02     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1268.7M
[02/17 19:37:02     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1268.7M
[02/17 19:37:02     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1268.7M
[02/17 19:37:02     84s] Default Rule : ""
[02/17 19:37:02     84s] Non Default Rules :
[02/17 19:37:02     84s] Worst Slack : 0.132 ns
[02/17 19:37:02     84s] Total 0 nets layer assigned (0.4).
[02/17 19:37:02     84s] GigaOpt: setting up router preferences
[02/17 19:37:02     84s] GigaOpt: 0 nets assigned router directives
[02/17 19:37:02     84s] 
[02/17 19:37:02     84s] Start Assign Priority Nets ...
[02/17 19:37:02     84s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/17 19:37:02     84s] Existing Priority Nets 0 (0.0%)
[02/17 19:37:02     84s] Total Assign Priority Nets 17 (0.2%)
[02/17 19:37:03     85s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.295  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:33, mem = 934.8M, totSessionCpu=0:01:25 **
[02/17 19:37:03     85s] *** Starting refinePlace (0:01:26 mem=1128.6M) ***
[02/17 19:37:03     85s] Total net bbox length = 9.434e+04 (4.167e+04 5.267e+04) (ext = 1.841e+04)
[02/17 19:37:03     85s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[02/17 19:37:03     85s] Total net bbox length = 9.434e+04 (4.167e+04 5.267e+04) (ext = 1.841e+04)
[02/17 19:37:03     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1128.6MB
[02/17 19:37:03     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1128.6MB) @(0:01:26 - 0:01:26).
[02/17 19:37:03     85s] *** Finished refinePlace (0:01:26 mem=1128.6M) ***
[02/17 19:37:03     85s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[02/17 19:37:03     85s] -routeWithEco true                        # bool, default=false, user setting
[02/17 19:37:03     85s] -routeSelectedNetOnly false               # bool, default=false
[02/17 19:37:03     85s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/17 19:37:03     85s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/17 19:37:03     85s] 
[02/17 19:37:03     85s] globalDetailRoute
[02/17 19:37:03     85s] 
[02/17 19:37:03     85s] #setNanoRouteMode -routeWithEco true
[02/17 19:37:03     85s] #setNanoRouteMode -routeWithSiDriven false
[02/17 19:37:03     85s] #setNanoRouteMode -routeWithTimingDriven false
[02/17 19:37:03     85s] #Start globalDetailRoute on Wed Feb 17 19:37:03 2021
[02/17 19:37:03     85s] #
[02/17 19:37:03     85s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8217 times net's RC data read were performed.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/en of net en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[31] of net Data_memory_output[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[30] of net Data_memory_output[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[29] of net Data_memory_output[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[28] of net Data_memory_output[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[27] of net Data_memory_output[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[26] of net Data_memory_output[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[25] of net Data_memory_output[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[24] of net Data_memory_output[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[23] of net Data_memory_output[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[22] of net Data_memory_output[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[21] of net Data_memory_output[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[20] of net Data_memory_output[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[19] of net Data_memory_output[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[18] of net Data_memory_output[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[17] of net Data_memory_output[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[16] of net Data_memory_output[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Data_memory_output[15] of net Data_memory_output[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/17 19:37:04     85s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/17 19:37:04     85s] #To increase the message display limit, refer to the product command reference manual.
[02/17 19:37:04     85s] ### Net info: total nets: 8275
[02/17 19:37:04     85s] ### Net info: dirty nets: 0
[02/17 19:37:04     85s] ### Net info: marked as disconnected nets: 0
[02/17 19:37:04     86s] ### Net info: fully routed nets: 8154
[02/17 19:37:04     86s] ### Net info: trivial (single pin) nets: 0
[02/17 19:37:04     86s] ### Net info: unrouted nets: 121
[02/17 19:37:04     86s] ### Net info: re-extraction nets: 0
[02/17 19:37:04     86s] ### Net info: ignored nets: 0
[02/17 19:37:04     86s] ### Net info: skip routing nets: 0
[02/17 19:37:04     86s] ### import route signature (0) =  957142232
[02/17 19:37:04     86s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/17 19:37:04     86s] #RTESIG:78da8dcfc10b823014c7f1cefd158fe9c1206dbfb9b9ed1a74ad90ea2a0a1a8124b8f9ff
[02/17 19:37:04     86s] #       67748b68bee37b5f3ef0a2f8762889416740eab8e115e85842732d900a28b583aee6d375
[02/17 19:37:04     86s] #       cfd6517c3a5f8a22a7aeee5d4b49330cfd9626d78ee45aef1fcffbe6d35825093c037f0f
[02/17 19:37:04     86s] #       255d3fd4fe67080e11d4208c243f4e7f9b1c2a0c49c38390347601641186ec82d79450c4
[02/17 19:37:04     86s] #       1825ce8ff3f6bb59bd00c1217a7c
[02/17 19:37:04     86s] #
[02/17 19:37:04     86s] #RTESIG:78da8dcfc10b823014c7f1cefd158fe9c1206dbfb9b9ed1a74ad90ea2a0a1a8124b8f9ff
[02/17 19:37:04     86s] #       67748b68bee37b5f3ef0a2f8762889416740eab8e115e85842732d900a28b583aee6d375
[02/17 19:37:04     86s] #       cfd6517c3a5f8a22a7aeee5d4b49330cfd9626d78ee45aef1fcffbe6d35825093c037f0f
[02/17 19:37:04     86s] #       255d3fd4fe67080e11d4208c243f4e7f9b1c2a0c49c38390347601641186ec82d79450c4
[02/17 19:37:04     86s] #       1825ce8ff3f6bb59bd00c1217a7c
[02/17 19:37:04     86s] #
[02/17 19:37:04     86s] #Start routing data preparation on Wed Feb 17 19:37:04 2021
[02/17 19:37:04     86s] #
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/17 19:37:05     86s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/17 19:37:05     86s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/17 19:37:05     86s] #Minimum voltage of a net in the design = 0.000.
[02/17 19:37:05     86s] #Maximum voltage of a net in the design = 1.100.
[02/17 19:37:05     86s] #Voltage range [0.000 - 0.000] has 36 nets.
[02/17 19:37:05     86s] #Voltage range [1.100 - 1.100] has 4 nets.
[02/17 19:37:05     86s] #Voltage range [0.000 - 1.100] has 8235 nets.
[02/17 19:37:05     87s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/17 19:37:05     87s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/17 19:37:05     87s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/17 19:37:05     87s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 19:37:05     87s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 19:37:05     87s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/17 19:37:05     87s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/17 19:37:05     87s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/17 19:37:05     87s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/17 19:37:05     87s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/17 19:37:06     87s] #Regenerating Ggrids automatically.
[02/17 19:37:06     87s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/17 19:37:06     87s] #Using automatically generated G-grids.
[02/17 19:37:06     87s] #Done routing data preparation.
[02/17 19:37:06     87s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 955.98 (MB), peak = 1041.09 (MB)
[02/17 19:37:06     87s] #Merging special wires...
[02/17 19:37:06     87s] #Found 0 nets for post-route si or timing fixing.
[02/17 19:37:06     87s] #
[02/17 19:37:06     87s] #Finished routing data preparation on Wed Feb 17 19:37:06 2021
[02/17 19:37:06     87s] #
[02/17 19:37:06     87s] #Cpu time = 00:00:01
[02/17 19:37:06     87s] #Elapsed time = 00:00:01
[02/17 19:37:06     87s] #Increased memory = 9.05 (MB)
[02/17 19:37:06     87s] #Total memory = 956.24 (MB)
[02/17 19:37:06     87s] #Peak memory = 1041.09 (MB)
[02/17 19:37:06     87s] #
[02/17 19:37:06     87s] #
[02/17 19:37:06     87s] #Start global routing on Wed Feb 17 19:37:06 2021
[02/17 19:37:06     87s] #
[02/17 19:37:06     87s] #WARNING (NRGR-22) Design is already detail routed.
[02/17 19:37:06     87s] ### route signature (3) = 1765922470
[02/17 19:37:06     87s] ### violation signature (2) = 1905142130
[02/17 19:37:06     87s] ### route signature (6) = 1349126157
[02/17 19:37:06     87s] ### violation signature (5) = 1905142130
[02/17 19:37:06     87s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/17 19:37:06     87s] #Cpu time = 00:00:01
[02/17 19:37:06     87s] #Elapsed time = 00:00:02
[02/17 19:37:06     87s] #Increased memory = 9.71 (MB)
[02/17 19:37:06     87s] #Total memory = 956.66 (MB)
[02/17 19:37:06     87s] #Peak memory = 1041.09 (MB)
[02/17 19:37:06     87s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 19:37:06     88s] #
[02/17 19:37:06     88s] #Start Detail Routing..
[02/17 19:37:06     88s] #start initial detail routing ...
[02/17 19:37:06     88s] #   number of violations = 0
[02/17 19:37:06     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.83 (MB), peak = 1041.09 (MB)
[02/17 19:37:06     88s] #start 1st optimization iteration ...
[02/17 19:37:07     88s] #   number of violations = 0
[02/17 19:37:07     88s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.93 (MB), peak = 1041.09 (MB)
[02/17 19:37:07     88s] #Complete Detail Routing.
[02/17 19:37:07     88s] #Total wire length = 108230 um.
[02/17 19:37:07     88s] #Total half perimeter of net bounding box = 82221 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal1 = 5331 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal2 = 38517 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal3 = 41582 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal4 = 18639 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal5 = 3355 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal6 = 806 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal7 = 0 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal8 = 0 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal9 = 0 um.
[02/17 19:37:07     88s] #Total wire length on LAYER metal10 = 0 um.
[02/17 19:37:07     88s] #Total number of vias = 50105
[02/17 19:37:07     88s] #Up-Via Summary (total 50105):
[02/17 19:37:07     88s] #           
[02/17 19:37:07     88s] #-----------------------
[02/17 19:37:07     88s] # metal1          29729
[02/17 19:37:07     88s] # metal2          17192
[02/17 19:37:07     88s] # metal3           2875
[02/17 19:37:07     88s] # metal4            277
[02/17 19:37:07     88s] # metal5             32
[02/17 19:37:07     88s] #-----------------------
[02/17 19:37:07     88s] #                 50105 
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #Total number of DRC violations = 0
[02/17 19:37:07     88s] ### route signature (11) = 1349126157
[02/17 19:37:07     88s] ### violation signature (10) = 1905142130
[02/17 19:37:07     88s] #Cpu time = 00:00:00
[02/17 19:37:07     88s] #Elapsed time = 00:00:01
[02/17 19:37:07     88s] #Increased memory = 1.18 (MB)
[02/17 19:37:07     88s] #Total memory = 957.86 (MB)
[02/17 19:37:07     88s] #Peak memory = 1041.09 (MB)
[02/17 19:37:07     88s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #Start Post Route wire spreading..
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #Start data preparation for wire spreading...
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #Data preparation is done on Wed Feb 17 19:37:07 2021
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #
[02/17 19:37:07     88s] #Start Post Route Wire Spread.
[02/17 19:37:08     89s] #Done with 1173 horizontal wires in 2 hboxes and 566 vertical wires in 2 hboxes.
[02/17 19:37:09     89s] #Complete Post Route Wire Spread.
[02/17 19:37:09     89s] #
[02/17 19:37:09     89s] #Total wire length = 108635 um.
[02/17 19:37:09     89s] #Total half perimeter of net bounding box = 82221 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal1 = 5331 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal2 = 38641 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal3 = 41798 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal4 = 18702 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal5 = 3356 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal6 = 806 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal7 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal8 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal9 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal10 = 0 um.
[02/17 19:37:09     89s] #Total number of vias = 50105
[02/17 19:37:09     89s] #Up-Via Summary (total 50105):
[02/17 19:37:09     89s] #           
[02/17 19:37:09     89s] #-----------------------
[02/17 19:37:09     89s] # metal1          29729
[02/17 19:37:09     89s] # metal2          17192
[02/17 19:37:09     89s] # metal3           2875
[02/17 19:37:09     89s] # metal4            277
[02/17 19:37:09     89s] # metal5             32
[02/17 19:37:09     89s] #-----------------------
[02/17 19:37:09     89s] #                 50105 
[02/17 19:37:09     89s] #
[02/17 19:37:09     89s] ### route signature (15) =  297356047
[02/17 19:37:09     89s] ### violation signature (14) = 1905142130
[02/17 19:37:09     89s] #   number of violations = 0
[02/17 19:37:09     89s] #cpu time = 00:00:01, elapsed time = 00:00:02, memory = 987.10 (MB), peak = 1041.09 (MB)
[02/17 19:37:09     89s] #CELL_VIEW RISCV,init has no DRC violation.
[02/17 19:37:09     89s] #Total number of DRC violations = 0
[02/17 19:37:09     89s] #Post Route wire spread is done.
[02/17 19:37:09     89s] #Total wire length = 108635 um.
[02/17 19:37:09     89s] #Total half perimeter of net bounding box = 82221 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal1 = 5331 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal2 = 38641 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal3 = 41798 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal4 = 18702 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal5 = 3356 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal6 = 806 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal7 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal8 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal9 = 0 um.
[02/17 19:37:09     89s] #Total wire length on LAYER metal10 = 0 um.
[02/17 19:37:09     89s] #Total number of vias = 50105
[02/17 19:37:09     89s] #Up-Via Summary (total 50105):
[02/17 19:37:09     89s] #           
[02/17 19:37:09     89s] #-----------------------
[02/17 19:37:09     89s] # metal1          29729
[02/17 19:37:09     89s] # metal2          17192
[02/17 19:37:09     89s] # metal3           2875
[02/17 19:37:09     89s] # metal4            277
[02/17 19:37:09     89s] # metal5             32
[02/17 19:37:09     89s] #-----------------------
[02/17 19:37:09     89s] #                 50105 
[02/17 19:37:09     89s] #
[02/17 19:37:09     89s] ### route signature (17) =  297356047
[02/17 19:37:09     89s] ### violation signature (16) = 1905142130
[02/17 19:37:09     89s] #detailRoute Statistics:
[02/17 19:37:09     89s] #Cpu time = 00:00:02
[02/17 19:37:09     89s] #Elapsed time = 00:00:03
[02/17 19:37:09     89s] #Increased memory = 2.05 (MB)
[02/17 19:37:09     89s] #Total memory = 958.73 (MB)
[02/17 19:37:09     89s] #Peak memory = 1041.09 (MB)
[02/17 19:37:09     90s] ### export route signature (18) =  297356047
[02/17 19:37:09     90s] #
[02/17 19:37:09     90s] #globalDetailRoute statistics:
[02/17 19:37:09     90s] #Cpu time = 00:00:05
[02/17 19:37:09     90s] #Elapsed time = 00:00:06
[02/17 19:37:09     90s] #Increased memory = 21.32 (MB)
[02/17 19:37:09     90s] #Total memory = 957.16 (MB)
[02/17 19:37:09     90s] #Peak memory = 1041.09 (MB)
[02/17 19:37:09     90s] #Number of warnings = 58
[02/17 19:37:09     90s] #Total number of warnings = 58
[02/17 19:37:09     90s] #Number of fails = 0
[02/17 19:37:09     90s] #Total number of fails = 0
[02/17 19:37:09     90s] #Complete globalDetailRoute on Wed Feb 17 19:37:09 2021
[02/17 19:37:09     90s] #
[02/17 19:37:09     90s] ### 
[02/17 19:37:09     90s] ###   Scalability Statistics
[02/17 19:37:09     90s] ### 
[02/17 19:37:09     90s] ### ------------------------+----------------+----------------+----------------+
[02/17 19:37:09     90s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[02/17 19:37:09     90s] ### ------------------------+----------------+----------------+----------------+
[02/17 19:37:09     90s] ###   Data Preparation      |        00:00:01|        00:00:01|             0.8|
[02/17 19:37:09     90s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[02/17 19:37:09     90s] ###   Detail Routing        |        00:00:00|        00:00:01|             1.0|
[02/17 19:37:09     90s] ###   Total                 |        00:00:05|        00:00:06|             0.8|
[02/17 19:37:09     90s] ### ------------------------+----------------+----------------+----------------+
[02/17 19:37:09     90s] ### 
[02/17 19:37:09     90s] **optDesign ... cpu = 0:00:31, real = 0:00:39, mem = 957.2M, totSessionCpu=0:01:30 **
[02/17 19:37:09     90s] -routeWithEco false                       # bool, default=false
[02/17 19:37:09     90s] -routeSelectedNetOnly false               # bool, default=false
[02/17 19:37:09     90s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/17 19:37:09     90s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/17 19:37:09     90s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:37:09     90s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:37:09     90s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:37:09     90s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:37:09     90s] RC Extraction called in multi-corner(1) mode.
[02/17 19:37:09     90s] Process corner(s) are loaded.
[02/17 19:37:09     90s]  Corner: my_rc
[02/17 19:37:09     90s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d -maxResLength 200  -extended
[02/17 19:37:09     90s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:37:09     90s]       RC Corner Indexes            0   
[02/17 19:37:09     90s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:37:09     90s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:37:09     90s] Resistance Scaling Factor    : 1.00000 
[02/17 19:37:09     90s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:37:09     90s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:37:09     90s] Shrink Factor                : 1.00000
[02/17 19:37:09     90s] Initializing multi-corner capacitance tables ... 
[02/17 19:37:09     90s] Initializing multi-corner resistance tables ...
[02/17 19:37:10     90s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1162.9M)
[02/17 19:37:10     90s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for storing RC.
[02/17 19:37:10     90s] Extracted 10.0017% (CPU Time= 0:00:00.3  MEM= 1236.9M)
[02/17 19:37:10     90s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1236.9M)
[02/17 19:37:10     90s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1236.9M)
[02/17 19:37:10     91s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1236.9M)
[02/17 19:37:10     91s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1236.9M)
[02/17 19:37:10     91s] Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 1236.9M)
[02/17 19:37:11     91s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1236.9M)
[02/17 19:37:11     91s] Extracted 80.0016% (CPU Time= 0:00:01.1  MEM= 1236.9M)
[02/17 19:37:11     91s] Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1236.9M)
[02/17 19:37:11     92s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1240.9M)
[02/17 19:37:12     92s] Number of Extracted Resistors     : 147643
[02/17 19:37:12     92s] Number of Extracted Ground Cap.   : 155623
[02/17 19:37:12     92s] Number of Extracted Coupling Cap. : 237060
[02/17 19:37:12     92s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:12     92s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:37:12     92s]  Corner: my_rc
[02/17 19:37:12     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1224.9M)
[02/17 19:37:12     92s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:37:12     92s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:37:12     92s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1224.883M)
[02/17 19:37:12     92s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:12     92s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:37:12     92s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1224.883M)
[02/17 19:37:12     92s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 1224.883M)
[02/17 19:37:12     92s] **optDesign ... cpu = 0:00:33, real = 0:00:42, mem = 920.7M, totSessionCpu=0:01:33 **
[02/17 19:37:12     92s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:37:12     92s] Begin IPO call back ...
[02/17 19:37:13     93s] End IPO call back ...
[02/17 19:37:13     93s] #################################################################################
[02/17 19:37:13     93s] # Design Stage: PostRoute
[02/17 19:37:13     93s] # Design Name: RISCV
[02/17 19:37:13     93s] # Design Mode: 90nm
[02/17 19:37:13     93s] # Analysis Mode: MMMC OCV 
[02/17 19:37:13     93s] # Parasitics Mode: SPEF/RCDB
[02/17 19:37:13     93s] # Signoff Settings: SI On 
[02/17 19:37:13     93s] #################################################################################
[02/17 19:37:14     93s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:14     93s] Setting infinite Tws ...
[02/17 19:37:14     93s] First Iteration Infinite Tw... 
[02/17 19:37:14     93s] Calculate early delays in OCV mode...
[02/17 19:37:14     93s] Calculate late delays in OCV mode...
[02/17 19:37:14     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 1161.6M, InitMEM = 1161.6M)
[02/17 19:37:14     93s] Start delay calculation (fullDC) (1 T). (MEM=1161.63)
[02/17 19:37:14     93s] Initializing multi-corner capacitance tables ... 
[02/17 19:37:14     93s] Initializing multi-corner resistance tables ...
[02/17 19:37:14     94s] End AAE Lib Interpolated Model. (MEM=1177.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:14     94s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:14     94s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1177.9M)
[02/17 19:37:14     94s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:21    100s] Total number of fetched objects 9788
[02/17 19:37:21    100s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:37:21    100s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:37:21    100s] End delay calculation. (MEM=1244.61 CPU=0:00:06.0 REAL=0:00:07.0)
[02/17 19:37:21    100s] End delay calculation (fullDC). (MEM=1244.61 CPU=0:00:06.6 REAL=0:00:07.0)
[02/17 19:37:21    100s] *** CDM Built up (cpu=0:00:07.2  real=0:00:08.0  mem= 1244.6M) ***
[02/17 19:37:22    101s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1244.6M)
[02/17 19:37:22    101s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:37:23    101s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1244.6M)
[02/17 19:37:23    101s] Starting SI iteration 2
[02/17 19:37:23    101s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:23    101s] Calculate early delays in OCV mode...
[02/17 19:37:23    101s] Calculate late delays in OCV mode...
[02/17 19:37:23    101s] Start delay calculation (fullDC) (1 T). (MEM=1252.66)
[02/17 19:37:23    101s] End AAE Lib Interpolated Model. (MEM=1252.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:23    101s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:37:23    101s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9788. 
[02/17 19:37:23    101s] Total number of fetched objects 9788
[02/17 19:37:23    101s] AAE_INFO-618: Total number of nets in the design is 8275,  0.0 percent of the nets selected for SI analysis
[02/17 19:37:23    101s] End delay calculation. (MEM=1220.66 CPU=0:00:00.2 REAL=0:00:00.0)
[02/17 19:37:23    101s] End delay calculation (fullDC). (MEM=1220.66 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:37:23    101s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1220.7M) ***
[02/17 19:37:24    102s] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:12.0 totSessionCpu=0:01:43 mem=1220.7M)
[02/17 19:37:24    102s] **optDesign ... cpu = 0:00:43, real = 0:00:54, mem = 968.1M, totSessionCpu=0:01:43 **
[02/17 19:37:24    102s] Executing marking Critical Nets1
[02/17 19:37:24    102s] Footprint XOR2_X1 has at least 2 pins...
[02/17 19:37:24    102s] Footprint XNOR2_X1 has at least 3 pins...
[02/17 19:37:24    102s] Footprint TLAT_X1 has at least 4 pins...
[02/17 19:37:24    102s] Footprint SDFF_X1 has at least 5 pins...
[02/17 19:37:24    102s] *** Number of Vt Cells Partition = 1
[02/17 19:37:24    102s] Running postRoute recovery in postEcoRoute mode
[02/17 19:37:24    102s] **optDesign ... cpu = 0:00:43, real = 0:00:54, mem = 968.1M, totSessionCpu=0:01:43 **
[02/17 19:37:25    103s]   Timing/DRV Snapshot: (TGT)
[02/17 19:37:25    103s]      Weighted WNS: 0.000
[02/17 19:37:25    103s]       All  PG WNS: 0.000
[02/17 19:37:25    103s]       High PG WNS: 0.000
[02/17 19:37:25    103s]       All  PG TNS: 0.000
[02/17 19:37:25    103s]       High PG TNS: 0.000
[02/17 19:37:25    103s]          Tran DRV: 0
[02/17 19:37:25    103s]           Cap DRV: 1
[02/17 19:37:25    103s]        Fanout DRV: 0
[02/17 19:37:25    103s]            Glitch: 0
[02/17 19:37:25    103s]    Category Slack: { [L, 0.132] [H, 0.295] }
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] Checking setup slack degradation ...
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] Recovery Manager:
[02/17 19:37:25    103s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[02/17 19:37:25    103s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[02/17 19:37:25    103s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/17 19:37:25    103s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] Checking DRV degradation...
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] Recovery Manager:
[02/17 19:37:25    103s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/17 19:37:25    103s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[02/17 19:37:25    103s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/17 19:37:25    103s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/17 19:37:25    103s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1155.88M, totSessionCpu=0:01:43).
[02/17 19:37:25    103s] **optDesign ... cpu = 0:00:44, real = 0:00:55, mem = 968.5M, totSessionCpu=0:01:43 **
[02/17 19:37:25    103s] 
[02/17 19:37:25    103s] Latch borrow mode reset to max_borrow
[02/17 19:37:25    103s] Reported timing to dir ./timingReports
[02/17 19:37:25    103s] **optDesign ... cpu = 0:00:44, real = 0:00:55, mem = 968.6M, totSessionCpu=0:01:44 **
[02/17 19:37:27    104s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.294  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:57, mem = 969.3M, totSessionCpu=0:01:45 **
[02/17 19:37:27    104s]  ReSet Options after AAE Based Opt flow 
[02/17 19:37:27    104s] *** Finished optDesign ***
[02/17 19:37:27    104s] 
[02/17 19:37:27    104s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:46.9 real=0:00:58.1)
[02/17 19:37:27    104s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:37:27    104s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.4 real=0:00:05.9)
[02/17 19:37:27    104s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.4 real=0:00:21.7)
[02/17 19:37:27    104s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:37:27    104s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:37:27    104s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.3 real=0:00:05.6)
[02/17 19:37:27    104s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.7 real=0:00:00.9)
[02/17 19:37:27    104s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.3)
[02/17 19:37:27    104s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:04.9 real=0:00:06.2)
[02/17 19:37:27    104s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.2 real=0:00:11.9)
[02/17 19:37:27    104s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:37:27    104s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.8 real=0:00:01.2)
[02/17 19:37:27    104s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:37:27    105s] Info: pop threads available for lower-level modules during optimization.
[02/17 19:37:27    105s] Deleting Lib Analyzer.
[02/17 19:37:27    105s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:27    105s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8217 times net's RC data read were performed.
[02/17 19:37:27    105s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1171.9M)
[02/17 19:37:27    105s] Info: Destroy the CCOpt slew target map.
[02/17 19:37:27    105s] <CMD> optDesign -postRoute -hold
[02/17 19:37:27    105s] **WARN: (IMPOPT-576):	165 nets have unplaced terms. 
[02/17 19:37:27    105s] Type 'man IMPOPT-576' for more detail.
[02/17 19:37:27    105s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 19:37:27    105s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/17 19:37:27    105s] GigaOpt running with 1 threads.
[02/17 19:37:27    105s] Info: 1 threads available for lower-level modules during optimization.
[02/17 19:37:27    105s] #spOpts: mergeVia=F 
[02/17 19:37:27    105s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/17 19:37:27    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 19:37:27    105s] #spOpts: mergeVia=F 
[02/17 19:37:27    105s] #spOpts: mergeVia=F 
[02/17 19:37:27    105s] 
[02/17 19:37:27    105s] Creating Lib Analyzer ...
[02/17 19:37:27    105s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/17 19:37:27    105s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/17 19:37:27    105s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 19:37:27    105s] 
[02/17 19:37:28    105s] Creating Lib Analyzer, finished. 
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	en : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (IMPOPT-665):	Data_memory_output[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/17 19:37:28    105s] Type 'man IMPOPT-665' for more detail.
[02/17 19:37:28    105s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/17 19:37:28    105s] To increase the message display limit, refer to the product command reference manual.
[02/17 19:37:28    106s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 965.8M, totSessionCpu=0:01:46 **
[02/17 19:37:28    106s] Begin checking placement ... (start mem=1187.9M, init mem=1187.9M)
[02/17 19:37:28    106s] *info: Placed = 24273         
[02/17 19:37:28    106s] *info: Unplaced = 0           
[02/17 19:37:28    106s] Placement Density:100.00%(25038/25038)
[02/17 19:37:28    106s] Placement Density (including fixed std cells):100.00%(25038/25038)
[02/17 19:37:28    106s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1187.9M)
[02/17 19:37:28    106s]  Initial DC engine is -> aae
[02/17 19:37:28    106s]  
[02/17 19:37:28    106s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/17 19:37:28    106s]  
[02/17 19:37:28    106s]  
[02/17 19:37:28    106s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/17 19:37:28    106s]  
[02/17 19:37:28    106s] Reset EOS DB
[02/17 19:37:28    106s] Ignoring AAE DB Resetting ...
[02/17 19:37:28    106s]  Set Options for AAE Based Opt flow 
[02/17 19:37:28    106s] *** optDesign -postRoute ***
[02/17 19:37:28    106s] DRC Margin: user margin 0.0; extra margin 0
[02/17 19:37:28    106s] Setup Target Slack: user slack 0
[02/17 19:37:28    106s] Hold Target Slack: user slack 0
[02/17 19:37:28    106s] Deleting Cell Server ...
[02/17 19:37:28    106s] Deleting Lib Analyzer.
[02/17 19:37:28    106s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 19:37:28    106s] Summary for sequential cells identification: 
[02/17 19:37:28    106s]   Identified SBFF number: 16
[02/17 19:37:28    106s]   Identified MBFF number: 0
[02/17 19:37:28    106s]   Identified SB Latch number: 0
[02/17 19:37:28    106s]   Identified MB Latch number: 0
[02/17 19:37:28    106s]   Not identified SBFF number: 0
[02/17 19:37:28    106s]   Not identified MBFF number: 0
[02/17 19:37:28    106s]   Not identified SB Latch number: 0
[02/17 19:37:28    106s]   Not identified MB Latch number: 0
[02/17 19:37:28    106s]   Number of sequential cells which are not FFs: 13
[02/17 19:37:28    106s] Creating Cell Server, finished. 
[02/17 19:37:28    106s] 
[02/17 19:37:28    106s] Deleting Cell Server ...
[02/17 19:37:28    106s] ** INFO : this run is activating 'postRoute' automaton
[02/17 19:37:28    106s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:37:28    106s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:37:28    106s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:37:28    106s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:37:28    106s] RC Extraction called in multi-corner(1) mode.
[02/17 19:37:28    106s] Process corner(s) are loaded.
[02/17 19:37:28    106s]  Corner: my_rc
[02/17 19:37:28    106s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d -maxResLength 200  -extended
[02/17 19:37:28    106s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:37:28    106s]       RC Corner Indexes            0   
[02/17 19:37:28    106s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:37:28    106s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:37:28    106s] Resistance Scaling Factor    : 1.00000 
[02/17 19:37:28    106s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:37:28    106s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:37:28    106s] Shrink Factor                : 1.00000
[02/17 19:37:29    106s] Initializing multi-corner capacitance tables ... 
[02/17 19:37:29    106s] Initializing multi-corner resistance tables ...
[02/17 19:37:29    106s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1179.9M)
[02/17 19:37:29    106s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for storing RC.
[02/17 19:37:29    106s] Extracted 10.0017% (CPU Time= 0:00:00.3  MEM= 1237.9M)
[02/17 19:37:29    106s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1237.9M)
[02/17 19:37:29    106s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1237.9M)
[02/17 19:37:29    106s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1237.9M)
[02/17 19:37:29    107s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1237.9M)
[02/17 19:37:30    107s] Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 1237.9M)
[02/17 19:37:30    107s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1237.9M)
[02/17 19:37:30    107s] Extracted 80.0016% (CPU Time= 0:00:01.1  MEM= 1237.9M)
[02/17 19:37:30    107s] Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1237.9M)
[02/17 19:37:31    108s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1241.9M)
[02/17 19:37:31    108s] Number of Extracted Resistors     : 147643
[02/17 19:37:31    108s] Number of Extracted Ground Cap.   : 155623
[02/17 19:37:31    108s] Number of Extracted Coupling Cap. : 237060
[02/17 19:37:31    108s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:31    108s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:37:31    108s]  Corner: my_rc
[02/17 19:37:31    108s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1217.8M)
[02/17 19:37:31    108s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:37:32    108s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:37:32    108s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1217.844M)
[02/17 19:37:32    108s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:32    108s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:37:32    108s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1217.844M)
[02/17 19:37:32    108s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:04.0  MEM: 1217.844M)
[02/17 19:37:32    108s] Unfixed 0 ViaPillar Nets
[02/17 19:37:32    108s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[02/17 19:37:32    108s] *info: All cells identified as Buffer and Delay cells:
[02/17 19:37:32    108s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[02/17 19:37:32    108s] *info: ------------------------------------------------------------------
[02/17 19:37:32    108s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[02/17 19:37:32    108s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[02/17 19:37:32    108s] Unfixed 0 ViaPillar Nets
[02/17 19:37:32    108s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[02/17 19:37:32    108s] GigaOpt Hold Optimizer is used
[02/17 19:37:32    108s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:37:32    108s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1195.6M)
[02/17 19:37:32    108s] Initializing multi-corner capacitance tables ... 
[02/17 19:37:32    108s] Initializing multi-corner resistance tables ...
[02/17 19:37:32    108s] End AAE Lib Interpolated Model. (MEM=1195.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:32    108s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:49 mem=1195.6M ***
[02/17 19:37:34    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1195.6M
[02/17 19:37:35    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1195.6M
[02/17 19:37:35    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1331.5M
[02/17 19:37:35    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=1331.5M
[02/17 19:37:35    110s] 
[02/17 19:37:35    110s] Creating Lib Analyzer ...
[02/17 19:37:35    110s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/17 19:37:35    110s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/17 19:37:35    110s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 19:37:35    110s] 
[02/17 19:37:36    111s] Creating Lib Analyzer, finished. 
[02/17 19:37:36    111s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[02/17 19:37:36    111s] *info: Run optDesign holdfix with 1 thread.
[02/17 19:37:36    111s] Effort level <high> specified for reg2reg path_group
[02/17 19:37:36    111s] End AAE Lib Interpolated Model. (MEM=1407.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:36    111s] **INFO: Starting Blocking QThread with 1 CPU
[02/17 19:37:36    111s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 19:37:36    111s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:37:36    111s] Begin IPO call back ...
[02/17 19:37:36    111s] End IPO call back ...
[02/17 19:37:36    111s] #################################################################################
[02/17 19:37:36    111s] # Design Stage: PostRoute
[02/17 19:37:36    111s] # Design Name: RISCV
[02/17 19:37:36    111s] # Design Mode: 90nm
[02/17 19:37:36    111s] # Analysis Mode: MMMC OCV 
[02/17 19:37:36    111s] # Parasitics Mode: SPEF/RCDB
[02/17 19:37:36    111s] # Signoff Settings: SI On 
[02/17 19:37:36    111s] #################################################################################
[02/17 19:37:36    111s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:36    111s] Setting infinite Tws ...
[02/17 19:37:36    111s] First Iteration Infinite Tw... 
[02/17 19:37:36    111s] Calculate late delays in OCV mode...
[02/17 19:37:36    111s] Calculate early delays in OCV mode...
[02/17 19:37:36    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/17 19:37:36    111s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/17 19:37:36    111s] End AAE Lib Interpolated Model. (MEM=15.043 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:36    111s] Total number of fetched objects 9788
[02/17 19:37:36    111s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:37:36    111s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:37:36    111s] End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:07.0)
[02/17 19:37:36    111s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.7 REAL=0:00:08.0)
[02/17 19:37:36    111s] *** CDM Built up (cpu=0:00:06.9  real=0:00:08.0  mem= 0.0M) ***
[02/17 19:37:36    111s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 19:37:36    111s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:37:36    111s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 19:37:36    111s] 
[02/17 19:37:36    111s] Executing IPO callback for view pruning ..
[02/17 19:37:36    111s] Starting SI iteration 2
[02/17 19:37:36    111s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:36    111s] Calculate late delays in OCV mode...
[02/17 19:37:36    111s] Calculate early delays in OCV mode...
[02/17 19:37:36    111s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/17 19:37:36    111s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:37:36    111s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:37:36    111s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 98. 
[02/17 19:37:36    111s] Total number of fetched objects 9788
[02/17 19:37:36    111s] AAE_INFO-618: Total number of nets in the design is 8275,  0.2 percent of the nets selected for SI analysis
[02/17 19:37:36    111s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:37:36    111s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:37:36    111s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[02/17 19:37:36    111s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:12.0 totSessionCpu=0:00:16.0 mem=0.0M)
[02/17 19:37:36    111s] Done building cte hold timing graph (fixHold) cpu=0:00:10.0 real=0:00:13.0 totSessionCpu=0:00:16.0 mem=0.0M ***
[02/17 19:37:36    111s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.0 real=0:00:14.0 totSessionCpu=0:00:17.0 mem=0.0M ***
[02/17 19:37:36    111s] Timing Data dump into file /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/coe_eosdata_iwsu0E/MyAnView.twf, for view: MyAnView 
[02/17 19:37:36    111s] 	 Dumping view 0 MyAnView 
[02/17 19:37:50    121s]  
_______________________________________________________________________
[02/17 19:37:51    121s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:37:51    121s] Begin IPO call back ...
[02/17 19:37:51    122s] End IPO call back ...
[02/17 19:37:51    122s] #################################################################################
[02/17 19:37:51    122s] # Design Stage: PostRoute
[02/17 19:37:51    122s] # Design Name: RISCV
[02/17 19:37:51    122s] # Design Mode: 90nm
[02/17 19:37:51    122s] # Analysis Mode: MMMC OCV 
[02/17 19:37:51    122s] # Parasitics Mode: SPEF/RCDB
[02/17 19:37:51    122s] # Signoff Settings: SI On 
[02/17 19:37:51    122s] #################################################################################
[02/17 19:37:52    122s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:37:52    122s] Setting infinite Tws ...
[02/17 19:37:52    122s] First Iteration Infinite Tw... 
[02/17 19:37:52    122s] Calculate early delays in OCV mode...
[02/17 19:37:52    122s] Calculate late delays in OCV mode...
[02/17 19:37:52    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 1405.8M, InitMEM = 1405.8M)
[02/17 19:37:52    122s] Start delay calculation (fullDC) (1 T). (MEM=1405.82)
[02/17 19:37:52    122s] End AAE Lib Interpolated Model. (MEM=1422.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:38:00    129s] Total number of fetched objects 9788
[02/17 19:38:00    129s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:38:00    129s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:38:00    129s] End delay calculation. (MEM=1495.27 CPU=0:00:06.2 REAL=0:00:08.0)
[02/17 19:38:00    129s] End delay calculation (fullDC). (MEM=1495.27 CPU=0:00:06.7 REAL=0:00:08.0)
[02/17 19:38:00    129s] *** CDM Built up (cpu=0:00:06.9  real=0:00:09.0  mem= 1495.3M) ***
[02/17 19:38:01    130s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1495.3M)
[02/17 19:38:01    130s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:38:01    130s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1495.3M)
[02/17 19:38:01    130s] 
[02/17 19:38:01    130s] Executing IPO callback for view pruning ..
[02/17 19:38:01    130s] Starting SI iteration 2
[02/17 19:38:01    130s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:38:01    130s] Calculate early delays in OCV mode...
[02/17 19:38:01    130s] Calculate late delays in OCV mode...
[02/17 19:38:01    130s] Start delay calculation (fullDC) (1 T). (MEM=1503.32)
[02/17 19:38:01    130s] End AAE Lib Interpolated Model. (MEM=1503.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:38:02    130s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:38:02    130s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9788. 
[02/17 19:38:02    130s] Total number of fetched objects 9788
[02/17 19:38:02    130s] AAE_INFO-618: Total number of nets in the design is 8275,  0.0 percent of the nets selected for SI analysis
[02/17 19:38:02    130s] End delay calculation. (MEM=1471.32 CPU=0:00:00.2 REAL=0:00:01.0)
[02/17 19:38:02    130s] End delay calculation (fullDC). (MEM=1471.32 CPU=0:00:00.3 REAL=0:00:01.0)
[02/17 19:38:02    130s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1471.3M) ***
[02/17 19:38:02    131s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:12.0 totSessionCpu=0:02:11 mem=1471.3M)
[02/17 19:38:02    131s] Done building cte setup timing graph (fixHold) cpu=0:00:22.3 real=0:00:30.0 totSessionCpu=0:02:11 mem=1471.3M ***
[02/17 19:38:03    131s] Setting latch borrow mode to budget during optimization.
[02/17 19:38:04    132s] *info: category slack lower bound [L 0.0] default
[02/17 19:38:04    132s] *info: category slack lower bound [H 0.0] reg2reg 
[02/17 19:38:04    132s] --------------------------------------------------- 
[02/17 19:38:04    132s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/17 19:38:04    132s] --------------------------------------------------- 
[02/17 19:38:04    132s]          WNS    reg2regWNS
[02/17 19:38:04    132s]     0.132 ns      0.295 ns
[02/17 19:38:04    132s] --------------------------------------------------- 
[02/17 19:38:05    132s]   Timing Snapshot: (REF)
[02/17 19:38:05    132s]      Weighted WNS: 0.000
[02/17 19:38:05    132s]       All  PG WNS: 0.000
[02/17 19:38:05    132s]       High PG WNS: 0.000
[02/17 19:38:05    132s]       All  PG TNS: 0.000
[02/17 19:38:05    132s]       High PG TNS: 0.000
[02/17 19:38:05    132s]    Category Slack: { [L, 0.132] [H, 0.295] }
[02/17 19:38:05    132s] 
[02/17 19:38:05    132s] Loading timing data from /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/coe_eosdata_iwsu0E/MyAnView.twf 
[02/17 19:38:05    132s] 	 Loading view 0 MyAnView 
[02/17 19:38:05    133s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.294  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1583   |  1583   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[02/17 19:38:05    133s] Deleting Lib Analyzer.
[02/17 19:38:05    133s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 19:38:05    133s] Summary for sequential cells identification: 
[02/17 19:38:05    133s]   Identified SBFF number: 16
[02/17 19:38:05    133s]   Identified MBFF number: 0
[02/17 19:38:05    133s]   Identified SB Latch number: 0
[02/17 19:38:05    133s]   Identified MB Latch number: 0
[02/17 19:38:05    133s]   Not identified SBFF number: 0
[02/17 19:38:05    133s]   Not identified MBFF number: 0
[02/17 19:38:05    133s]   Not identified SB Latch number: 0
[02/17 19:38:05    133s]   Not identified MB Latch number: 0
[02/17 19:38:05    133s]   Number of sequential cells which are not FFs: 13
[02/17 19:38:05    133s] Creating Cell Server, finished. 
[02/17 19:38:05    133s] 
[02/17 19:38:05    133s] Deleting Cell Server ...
[02/17 19:38:05    133s] 
[02/17 19:38:05    133s] Creating Lib Analyzer ...
[02/17 19:38:05    133s] Creating Cell Server ...(0, 0, 0, 0)
[02/17 19:38:05    133s] Summary for sequential cells identification: 
[02/17 19:38:05    133s]   Identified SBFF number: 16
[02/17 19:38:05    133s]   Identified MBFF number: 0
[02/17 19:38:05    133s]   Identified SB Latch number: 0
[02/17 19:38:05    133s]   Identified MB Latch number: 0
[02/17 19:38:05    133s]   Not identified SBFF number: 0
[02/17 19:38:05    133s]   Not identified MBFF number: 0
[02/17 19:38:05    133s]   Not identified SB Latch number: 0
[02/17 19:38:05    133s]   Not identified MB Latch number: 0
[02/17 19:38:05    133s]   Number of sequential cells which are not FFs: 13
[02/17 19:38:05    133s] Creating Cell Server, finished. 
[02/17 19:38:05    133s] 
[02/17 19:38:05    133s] 
[02/17 19:38:05    133s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:38:05    133s]   
[02/17 19:38:05    133s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/17 19:38:05    133s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/17 19:38:05    133s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/17 19:38:05    133s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/17 19:38:05    133s] 
[02/17 19:38:06    133s] Creating Lib Analyzer, finished. 
[02/17 19:38:06    133s] 
[02/17 19:38:06    133s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[02/17 19:38:06    133s] *Info: worst delay setup view: MyAnView
[02/17 19:38:06    133s] Footprint list for hold buffering (delay unit: ps)
[02/17 19:38:06    133s] =================================================================
[02/17 19:38:06    133s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/17 19:38:06    133s] ------------------------------------------------------------------
[02/17 19:38:06    133s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[02/17 19:38:06    133s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[02/17 19:38:06    133s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[02/17 19:38:06    133s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[02/17 19:38:06    133s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[02/17 19:38:06    133s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[02/17 19:38:06    133s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[02/17 19:38:06    133s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[02/17 19:38:06    133s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[02/17 19:38:06    133s] =================================================================
[02/17 19:38:06    133s] **optDesign ... cpu = 0:00:28, real = 0:00:38, mem = 1057.2M, totSessionCpu=0:02:14 **
[02/17 19:38:06    133s] Info: 3 clock nets excluded from IPO operation.
[02/17 19:38:06    133s] --------------------------------------------------- 
[02/17 19:38:06    133s]    Hold Timing Summary  - Initial 
[02/17 19:38:06    133s] --------------------------------------------------- 
[02/17 19:38:06    133s]  Target slack: 0.000 ns
[02/17 19:38:06    133s] View: MyAnView 
[02/17 19:38:06    133s] 	WNS: 0.024 
[02/17 19:38:06    133s] 	TNS: 0.000 
[02/17 19:38:06    133s] 	VP: 0 
[02/17 19:38:06    133s] 	Worst hold path end point: b2v_ID_EX_reg_inst/read_address2_out_reg_4_/D 
[02/17 19:38:06    133s] --------------------------------------------------- 
[02/17 19:38:06    133s]    Setup Timing Summary  - Initial 
[02/17 19:38:06    133s] --------------------------------------------------- 
[02/17 19:38:06    133s]  Target slack: 0.000 ns
[02/17 19:38:06    133s] View: MyAnView 
[02/17 19:38:06    133s] 	WNS: 0.132 
[02/17 19:38:06    133s] 	TNS: 0.000 
[02/17 19:38:06    133s] 	VP: 0 
[02/17 19:38:06    133s] 	Worst setup path end point:b2v_registers_inst/registers_array_reg_5__10_/D 
[02/17 19:38:06    133s] --------------------------------------------------- 
[02/17 19:38:06    133s] *** Hold timing is met. Hold fixing is not needed 
[02/17 19:38:06    133s] Latch borrow mode reset to max_borrow
[02/17 19:38:06    134s] Reported timing to dir ./timingReports
[02/17 19:38:06    134s] **optDesign ... cpu = 0:00:28, real = 0:00:38, mem = 1057.1M, totSessionCpu=0:02:14 **
[02/17 19:38:07    134s] End AAE Lib Interpolated Model. (MEM=1271.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:38:07    134s] **INFO: Starting Blocking QThread with 1 CPU
[02/17 19:38:07    134s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 19:38:07    134s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:38:07    134s] Begin IPO call back ...
[02/17 19:38:07    134s] End IPO call back ...
[02/17 19:38:07    134s] #################################################################################
[02/17 19:38:07    134s] # Design Stage: PostRoute
[02/17 19:38:07    134s] # Design Name: RISCV
[02/17 19:38:07    134s] # Design Mode: 90nm
[02/17 19:38:07    134s] # Analysis Mode: MMMC OCV 
[02/17 19:38:07    134s] # Parasitics Mode: SPEF/RCDB
[02/17 19:38:07    134s] # Signoff Settings: SI On 
[02/17 19:38:07    134s] #################################################################################
[02/17 19:38:07    134s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:38:07    134s] Setting infinite Tws ...
[02/17 19:38:07    134s] First Iteration Infinite Tw... 
[02/17 19:38:07    134s] Calculate late delays in OCV mode...
[02/17 19:38:07    134s] Calculate early delays in OCV mode...
[02/17 19:38:07    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/17 19:38:07    134s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/17 19:38:07    134s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:38:07    134s] Total number of fetched objects 9788
[02/17 19:38:07    134s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:38:07    134s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/17 19:38:07    134s] End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:09.0)
[02/17 19:38:07    134s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.4 REAL=0:00:09.0)
[02/17 19:38:07    134s] *** CDM Built up (cpu=0:00:06.6  real=0:00:10.0  mem= 0.0M) ***
[02/17 19:38:07    134s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 19:38:07    134s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:38:07    134s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 19:38:07    134s] Starting SI iteration 2
[02/17 19:38:07    134s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:38:07    134s] Calculate late delays in OCV mode...
[02/17 19:38:07    134s] Calculate early delays in OCV mode...
[02/17 19:38:07    134s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/17 19:38:07    134s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:38:07    134s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:38:07    134s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 98. 
[02/17 19:38:07    134s] Total number of fetched objects 9788
[02/17 19:38:07    134s] AAE_INFO-618: Total number of nets in the design is 8275,  0.2 percent of the nets selected for SI analysis
[02/17 19:38:07    134s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:38:07    134s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:38:07    134s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[02/17 19:38:07    134s] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:12.0 totSessionCpu=0:00:25.8 mem=0.0M)
[02/17 19:38:20    144s]  
_______________________________________________________________________
[02/17 19:38:22    145s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.294  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1583   |  1583   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.3, REAL=0:00:16.0, MEM=1273.9M
[02/17 19:38:22    145s] **optDesign ... cpu = 0:00:40, real = 0:00:54, mem = 1058.2M, totSessionCpu=0:02:26 **
[02/17 19:38:22    145s]  ReSet Options after AAE Based Opt flow 
[02/17 19:38:22    145s] *** Finished optDesign ***
[02/17 19:38:22    145s] 
[02/17 19:38:22    145s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:40.5 real=0:00:54.9)
[02/17 19:38:22    145s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:38:22    145s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:02.5 real=0:00:03.6)
[02/17 19:38:22    145s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:38:22    145s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:25.5 real=0:00:34.3)
[02/17 19:38:22    145s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/17 19:38:22    145s] Info: pop threads available for lower-level modules during optimization.
[02/17 19:38:22    145s] Deleting Lib Analyzer.
[02/17 19:38:22    145s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d' for reading.
[02/17 19:38:22    145s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_yJdeRf.rcdb.d'. 8217 times net's RC data read were performed.
[02/17 19:38:22    145s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1271.9M)
[02/17 19:38:22    145s] Info: Destroy the CCOpt slew target map.
[02/17 19:39:22    149s] <CMD> reset_parasitics
[02/17 19:39:22    149s] Performing RC Extraction ...
[02/17 19:39:22    149s] <CMD> extractRC
[02/17 19:39:22    149s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:39:22    149s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:39:22    149s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:39:22    149s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:39:22    149s] RC Extraction called in multi-corner(1) mode.
[02/17 19:39:22    149s] Process corner(s) are loaded.
[02/17 19:39:22    149s]  Corner: my_rc
[02/17 19:39:22    149s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d -maxResLength 200  -extended
[02/17 19:39:22    149s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:39:22    149s]       RC Corner Indexes            0   
[02/17 19:39:22    149s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:39:22    149s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:39:22    149s] Resistance Scaling Factor    : 1.00000 
[02/17 19:39:22    149s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:39:22    149s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:39:22    149s] Shrink Factor                : 1.00000
[02/17 19:39:22    149s] Initializing multi-corner capacitance tables ... 
[02/17 19:39:22    149s] Initializing multi-corner resistance tables ...
[02/17 19:39:22    149s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1193.7M)
[02/17 19:39:23    149s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for storing RC.
[02/17 19:39:23    149s] Extracted 10.0017% (CPU Time= 0:00:00.3  MEM= 1259.7M)
[02/17 19:39:23    149s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1259.7M)
[02/17 19:39:23    149s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1259.7M)
[02/17 19:39:23    149s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1259.7M)
[02/17 19:39:23    150s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1259.7M)
[02/17 19:39:23    150s] Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 1259.7M)
[02/17 19:39:24    150s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1259.7M)
[02/17 19:39:24    150s] Extracted 80.0016% (CPU Time= 0:00:01.1  MEM= 1259.7M)
[02/17 19:39:24    150s] Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1259.7M)
[02/17 19:39:25    151s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1263.7M)
[02/17 19:39:25    151s] Number of Extracted Resistors     : 147643
[02/17 19:39:25    151s] Number of Extracted Ground Cap.   : 155623
[02/17 19:39:25    151s] Number of Extracted Coupling Cap. : 237060
[02/17 19:39:25    151s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:25    151s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:39:25    151s]  Corner: my_rc
[02/17 19:39:25    151s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1231.7M)
[02/17 19:39:25    151s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:39:25    151s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:39:25    151s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1231.680M)
[02/17 19:39:25    151s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:25    151s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:39:26    151s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1231.680M)
[02/17 19:39:26    151s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:04.0  MEM: 1231.680M)
[02/17 19:39:26    151s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[02/17 19:39:26    151s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:26    151s] RC Out has the following PVT Info:
[02/17 19:39:26    151s]    RC:my_rc, Operating temperature 25 C
[02/17 19:39:26    151s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1209.4M)
[02/17 19:39:26    151s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:39:26    151s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[02/17 19:39:26    151s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:26    151s] RC Out has the following PVT Info:
[02/17 19:39:26    151s]    RC:my_rc, Operating temperature 25 C
[02/17 19:39:26    151s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1209.4M)
[02/17 19:39:26    151s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:39:26    151s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[02/17 19:39:26    151s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:26    151s] RC Out has the following PVT Info:
[02/17 19:39:26    151s]    RC:my_rc, Operating temperature 25 C
[02/17 19:39:26    151s] Printing *|NET...
[02/17 19:39:28    153s] RC Out from RCDB Completed (CPU Time= 0:00:01.7  MEM= 1209.4M)
[02/17 19:39:28    153s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:39:28    153s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[02/17 19:39:28    153s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:39:28    153s] RC Out has the following PVT Info:
[02/17 19:39:28    153s]    RC:my_rc, Operating temperature 25 C
[02/17 19:39:28    153s] Dumping Spef file.....
[02/17 19:39:28    153s] Printing D_NET...
[02/17 19:39:29    154s] RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1209.4M)
[02/17 19:39:29    154s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:40:47    161s] <CMD> deselectAll
[02/17 19:40:48    161s] <CMD> panPage 1 0
[02/17 19:40:50    161s] <CMD> panPage -1 0
[02/17 19:40:59    162s] <CMD> panPage 0 -1
[02/17 19:41:01    162s] <CMD> panPage 0 1
[02/17 19:41:20    164s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/17 19:41:20    164s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/17 19:41:20    164s]  Reset EOS DB
[02/17 19:41:20    164s] Ignoring AAE DB Resetting ...
[02/17 19:41:20    164s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:41:20    164s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:41:20    164s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:41:20    164s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:41:20    164s] RC Extraction called in multi-corner(1) mode.
[02/17 19:41:20    164s] Process corner(s) are loaded.
[02/17 19:41:20    164s]  Corner: my_rc
[02/17 19:41:20    164s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d -maxResLength 200  -extended
[02/17 19:41:20    164s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:41:20    164s]       RC Corner Indexes            0   
[02/17 19:41:20    164s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:41:20    164s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:41:20    164s] Resistance Scaling Factor    : 1.00000 
[02/17 19:41:20    164s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:41:20    164s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:41:20    164s] Shrink Factor                : 1.00000
[02/17 19:41:20    164s] Initializing multi-corner capacitance tables ... 
[02/17 19:41:20    164s] Initializing multi-corner resistance tables ...
[02/17 19:41:21    164s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1165.8M)
[02/17 19:41:21    164s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for storing RC.
[02/17 19:41:21    164s] Extracted 10.0017% (CPU Time= 0:00:00.4  MEM= 1215.8M)
[02/17 19:41:21    164s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1215.8M)
[02/17 19:41:21    164s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1215.8M)
[02/17 19:41:21    164s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1215.8M)
[02/17 19:41:21    165s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1215.8M)
[02/17 19:41:21    165s] Extracted 60.0012% (CPU Time= 0:00:00.9  MEM= 1215.8M)
[02/17 19:41:22    165s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1215.8M)
[02/17 19:41:22    165s] Extracted 80.0016% (CPU Time= 0:00:01.1  MEM= 1215.8M)
[02/17 19:41:22    165s] Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1215.8M)
[02/17 19:41:23    166s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1219.8M)
[02/17 19:41:23    166s] Number of Extracted Resistors     : 147643
[02/17 19:41:23    166s] Number of Extracted Ground Cap.   : 155623
[02/17 19:41:23    166s] Number of Extracted Coupling Cap. : 237060
[02/17 19:41:23    166s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:41:23    166s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:41:23    166s]  Corner: my_rc
[02/17 19:41:23    166s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1203.8M)
[02/17 19:41:23    166s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:41:23    166s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:41:24    166s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1203.793M)
[02/17 19:41:24    166s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:41:24    166s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:41:24    166s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1203.793M)
[02/17 19:41:24    166s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:04.0  MEM: 1203.793M)
[02/17 19:41:24    166s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:41:24    166s] Begin IPO call back ...
[02/17 19:41:24    166s] End IPO call back ...
[02/17 19:41:24    167s] #################################################################################
[02/17 19:41:24    167s] # Design Stage: PostRoute
[02/17 19:41:24    167s] # Design Name: RISCV
[02/17 19:41:24    167s] # Design Mode: 90nm
[02/17 19:41:24    167s] # Analysis Mode: MMMC OCV 
[02/17 19:41:24    167s] # Parasitics Mode: SPEF/RCDB
[02/17 19:41:24    167s] # Signoff Settings: SI On 
[02/17 19:41:24    167s] #################################################################################
[02/17 19:41:25    167s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:41:25    167s] Setting infinite Tws ...
[02/17 19:41:25    167s] First Iteration Infinite Tw... 
[02/17 19:41:25    167s] Calculate early delays in OCV mode...
[02/17 19:41:25    167s] Calculate late delays in OCV mode...
[02/17 19:41:25    167s] Topological Sorting (REAL = 0:00:00.0, MEM = 1201.8M, InitMEM = 1201.8M)
[02/17 19:41:25    167s] Start delay calculation (fullDC) (1 T). (MEM=1201.79)
[02/17 19:41:25    167s] Initializing multi-corner capacitance tables ... 
[02/17 19:41:25    167s] Initializing multi-corner resistance tables ...
[02/17 19:41:26    167s] End AAE Lib Interpolated Model. (MEM=1218.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:41:26    167s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:41:26    167s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1218.0M)
[02/17 19:41:26    167s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:41:34    174s] Total number of fetched objects 9788
[02/17 19:41:34    174s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:41:34    174s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:41:34    174s] End delay calculation. (MEM=1275.24 CPU=0:00:06.0 REAL=0:00:08.0)
[02/17 19:41:34    174s] End delay calculation (fullDC). (MEM=1275.24 CPU=0:00:06.5 REAL=0:00:09.0)
[02/17 19:41:34    174s] *** CDM Built up (cpu=0:00:07.1  real=0:00:10.0  mem= 1275.2M) ***
[02/17 19:41:35    174s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1275.2M)
[02/17 19:41:35    174s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:41:35    174s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1275.2M)
[02/17 19:41:35    174s] Starting SI iteration 2
[02/17 19:41:36    175s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:41:36    175s] Calculate early delays in OCV mode...
[02/17 19:41:36    175s] Calculate late delays in OCV mode...
[02/17 19:41:36    175s] Start delay calculation (fullDC) (1 T). (MEM=1283.29)
[02/17 19:41:36    175s] End AAE Lib Interpolated Model. (MEM=1283.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:41:36    175s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:41:36    175s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9788. 
[02/17 19:41:36    175s] Total number of fetched objects 9788
[02/17 19:41:36    175s] AAE_INFO-618: Total number of nets in the design is 8275,  0.0 percent of the nets selected for SI analysis
[02/17 19:41:36    175s] End delay calculation. (MEM=1251.28 CPU=0:00:00.2 REAL=0:00:00.0)
[02/17 19:41:36    175s] End delay calculation (fullDC). (MEM=1251.28 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:41:36    175s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1251.3M) ***
[02/17 19:41:37    175s] Effort level <high> specified for reg2reg path_group
[02/17 19:41:37    175s] End AAE Lib Interpolated Model. (MEM=1165.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:41:37    175s] Begin: glitch net info
[02/17 19:41:37    175s] glitch slack range: number of glitch nets
[02/17 19:41:37    175s] glitch slack < -0.32 : 0
[02/17 19:41:37    175s] -0.32 < glitch slack < -0.28 : 0
[02/17 19:41:37    175s] -0.28 < glitch slack < -0.24 : 0
[02/17 19:41:37    175s] -0.24 < glitch slack < -0.2 : 0
[02/17 19:41:37    175s] -0.2 < glitch slack < -0.16 : 0
[02/17 19:41:37    175s] -0.16 < glitch slack < -0.12 : 0
[02/17 19:41:37    175s] -0.12 < glitch slack < -0.08 : 0
[02/17 19:41:37    175s] -0.08 < glitch slack < -0.04 : 0
[02/17 19:41:37    175s] -0.04 < glitch slack : 0
[02/17 19:41:37    175s] End: glitch net info
[02/17 19:41:39    177s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.132  |  0.294  |  0.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1681   |  1583   |  1681   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.412%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[02/17 19:41:39    177s] Total CPU time: 13.5 sec
[02/17 19:41:39    177s] Total Real time: 19.0 sec
[02/17 19:41:39    177s] Total Memory Usage: 1163.375 Mbytes
[02/17 19:41:39    177s] Reset AAE Options
[02/17 19:41:55    179s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/17 19:41:55    179s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/17 19:41:55    179s]  Reset EOS DB
[02/17 19:41:55    179s] Ignoring AAE DB Resetting ...
[02/17 19:41:55    179s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8217 times net's RC data read were performed.
[02/17 19:41:55    179s] Extraction called for design 'RISCV' of instances=24273 and nets=8275 using extraction engine 'postRoute' at effort level 'low' .
[02/17 19:41:55    179s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/17 19:41:55    179s] Type 'man IMPEXT-3530' for more detail.
[02/17 19:41:55    179s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/17 19:41:55    179s] RC Extraction called in multi-corner(1) mode.
[02/17 19:41:55    179s] Process corner(s) are loaded.
[02/17 19:41:55    179s]  Corner: my_rc
[02/17 19:41:55    179s] extractDetailRC Option : -outfile /tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d -maxResLength 200  -extended
[02/17 19:41:55    179s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/17 19:41:55    179s]       RC Corner Indexes            0   
[02/17 19:41:55    179s] Capacitance Scaling Factor   : 1.00000 
[02/17 19:41:55    179s] Coupling Cap. Scaling Factor : 1.00000 
[02/17 19:41:55    179s] Resistance Scaling Factor    : 1.00000 
[02/17 19:41:55    179s] Clock Cap. Scaling Factor    : 1.00000 
[02/17 19:41:55    179s] Clock Res. Scaling Factor    : 1.00000 
[02/17 19:41:55    179s] Shrink Factor                : 1.00000
[02/17 19:41:56    179s] Initializing multi-corner capacitance tables ... 
[02/17 19:41:56    179s] Initializing multi-corner resistance tables ...
[02/17 19:41:56    179s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1169.4M)
[02/17 19:41:56    179s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for storing RC.
[02/17 19:41:56    179s] Extracted 10.0017% (CPU Time= 0:00:00.4  MEM= 1243.4M)
[02/17 19:41:56    179s] Extracted 20.0014% (CPU Time= 0:00:00.5  MEM= 1243.4M)
[02/17 19:41:56    179s] Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1243.4M)
[02/17 19:41:57    179s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1243.4M)
[02/17 19:41:57    179s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1243.4M)
[02/17 19:41:57    180s] Extracted 60.0012% (CPU Time= 0:00:00.9  MEM= 1243.4M)
[02/17 19:41:57    180s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1243.4M)
[02/17 19:41:58    180s] Extracted 80.0016% (CPU Time= 0:00:01.2  MEM= 1243.4M)
[02/17 19:41:58    180s] Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1243.4M)
[02/17 19:41:59    181s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1247.4M)
[02/17 19:41:59    181s] Number of Extracted Resistors     : 147643
[02/17 19:41:59    181s] Number of Extracted Ground Cap.   : 155623
[02/17 19:41:59    181s] Number of Extracted Coupling Cap. : 237060
[02/17 19:41:59    181s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:41:59    181s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/17 19:41:59    181s]  Corner: my_rc
[02/17 19:41:59    181s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1231.4M)
[02/17 19:41:59    181s] Creating parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb_Filter.rcdb.d' for storing RC.
[02/17 19:42:00    181s] Closing parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d'. 8218 times net's RC data read were performed.
[02/17 19:42:00    181s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1231.352M)
[02/17 19:42:00    181s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:42:00    181s] processing rcdb (/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d) for hinst (top) of cell (RISCV);
[02/17 19:42:00    181s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1231.352M)
[02/17 19:42:00    181s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:05.0  MEM: 1231.352M)
[02/17 19:42:00    181s] Effort level <high> specified for reg2reg path_group
[02/17 19:42:02    182s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:42:02    182s] #################################################################################
[02/17 19:42:02    182s] # Design Stage: PostRoute
[02/17 19:42:02    182s] # Design Name: RISCV
[02/17 19:42:02    182s] # Design Mode: 90nm
[02/17 19:42:02    182s] # Analysis Mode: MMMC OCV 
[02/17 19:42:02    182s] # Parasitics Mode: SPEF/RCDB
[02/17 19:42:02    182s] # Signoff Settings: SI On 
[02/17 19:42:02    182s] #################################################################################
[02/17 19:42:02    182s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:42:02    182s] Setting infinite Tws ...
[02/17 19:42:02    182s] First Iteration Infinite Tw... 
[02/17 19:42:02    182s] Calculate late delays in OCV mode...
[02/17 19:42:02    182s] Calculate early delays in OCV mode...
[02/17 19:42:03    182s] Topological Sorting (REAL = 0:00:01.0, MEM = 1171.0M, InitMEM = 1171.0M)
[02/17 19:42:03    182s] Start delay calculation (fullDC) (1 T). (MEM=1171.02)
[02/17 19:42:03    182s] Initializing multi-corner capacitance tables ... 
[02/17 19:42:03    182s] Initializing multi-corner resistance tables ...
[02/17 19:42:03    182s] End AAE Lib Interpolated Model. (MEM=1187.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:42:03    182s] Opening parasitic data file '/tmp/innovus_temp_24521_localhost.localdomain_isa04_r6J7YV/RISCV_24521_0BJbDW.rcdb.d' for reading.
[02/17 19:42:03    182s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1187.2M)
[02/17 19:42:03    182s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:42:15    188s] Total number of fetched objects 9788
[02/17 19:42:15    188s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:42:15    188s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:42:15    188s] End delay calculation. (MEM=1254 CPU=0:00:05.8 REAL=0:00:11.0)
[02/17 19:42:15    188s] End delay calculation (fullDC). (MEM=1254 CPU=0:00:06.4 REAL=0:00:12.0)
[02/17 19:42:15    188s] *** CDM Built up (cpu=0:00:06.5  real=0:00:13.0  mem= 1254.0M) ***
[02/17 19:42:16    189s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1254.0M)
[02/17 19:42:16    189s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:42:16    189s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1254.0M)
[02/17 19:42:16    189s] Starting SI iteration 2
[02/17 19:42:16    190s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:42:16    190s] Calculate late delays in OCV mode...
[02/17 19:42:16    190s] Calculate early delays in OCV mode...
[02/17 19:42:16    190s] Start delay calculation (fullDC) (1 T). (MEM=1262.05)
[02/17 19:42:16    190s] End AAE Lib Interpolated Model. (MEM=1262.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:42:17    190s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:42:17    190s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 98. 
[02/17 19:42:17    190s] Total number of fetched objects 9788
[02/17 19:42:17    190s] AAE_INFO-618: Total number of nets in the design is 8275,  0.2 percent of the nets selected for SI analysis
[02/17 19:42:17    190s] End delay calculation. (MEM=1230.04 CPU=0:00:00.3 REAL=0:00:01.0)
[02/17 19:42:17    190s] End delay calculation (fullDC). (MEM=1230.04 CPU=0:00:00.3 REAL=0:00:01.0)
[02/17 19:42:17    190s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1230.0M) ***
[02/17 19:42:17    190s] *** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:15.0 totSessionCpu=0:03:11 mem=1230.0M)
[02/17 19:42:18    191s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1583   |  1583   |    0    |
+--------------------+---------+---------+---------+

Density: 57.412%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/17 19:42:18    191s] Total CPU time: 12.17 sec
[02/17 19:42:18    191s] Total Real time: 23.0 sec
[02/17 19:42:18    191s] Total Memory Usage: 1135.480469 Mbytes
[02/17 19:42:18    191s] Reset AAE Options
[02/17 19:43:19    194s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/17 19:43:19    194s] VERIFY_CONNECTIVITY use new engine.
[02/17 19:43:19    194s] 
[02/17 19:43:19    194s] ******** Start: VERIFY CONNECTIVITY ********
[02/17 19:43:19    194s] Start Time: Wed Feb 17 19:43:19 2021
[02/17 19:43:19    194s] 
[02/17 19:43:19    194s] Design Name: RISCV
[02/17 19:43:19    194s] Database Units: 2000
[02/17 19:43:19    194s] Design Boundary: (0.0000, 0.0000) (168.5300, 168.2800)
[02/17 19:43:19    194s] Error Limit = 1000; Warning Limit = 50
[02/17 19:43:19    194s] Check all nets
[02/17 19:43:19    195s] **** 19:43:19 **** Processed 5000 nets.
[02/17 19:43:21    196s] 
[02/17 19:43:21    196s] Begin Summary 
[02/17 19:43:21    196s]   Found no problems or warnings.
[02/17 19:43:21    196s] End Summary
[02/17 19:43:21    196s] 
[02/17 19:43:21    196s] End Time: Wed Feb 17 19:43:21 2021
[02/17 19:43:21    196s] Time Elapsed: 0:00:02.0
[02/17 19:43:21    196s] 
[02/17 19:43:21    196s] ******** End: VERIFY CONNECTIVITY ********
[02/17 19:43:21    196s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/17 19:43:21    196s]   (CPU Time: 0:00:01.7  MEM: 0.000M)
[02/17 19:43:21    196s] 
[02/17 19:43:36    197s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/17 19:43:36    197s] <CMD> verifyGeometry
[02/17 19:43:36    197s]  *** Starting Verify Geometry (MEM: 1135.5) ***
[02/17 19:43:36    197s] 
[02/17 19:43:36    197s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/17 19:43:36    197s]   VERIFY GEOMETRY ...... Starting Verification
[02/17 19:43:36    197s]   VERIFY GEOMETRY ...... Initializing
[02/17 19:43:36    197s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/17 19:43:36    197s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/17 19:43:36    197s]                   ...... bin size: 2160
[02/17 19:43:36    197s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/17 19:43:42    202s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/17 19:43:42    202s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/17 19:43:42    202s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/17 19:43:42    202s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/17 19:43:42    202s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/17 19:43:42    202s] VG: elapsed time: 6.00
[02/17 19:43:42    202s] Begin Summary ...
[02/17 19:43:42    202s]   Cells       : 0
[02/17 19:43:42    202s]   SameNet     : 0
[02/17 19:43:42    202s]   Wiring      : 0
[02/17 19:43:42    202s]   Antenna     : 0
[02/17 19:43:42    202s]   Short       : 0
[02/17 19:43:42    202s]   Overlap     : 0
[02/17 19:43:42    202s] End Summary
[02/17 19:43:42    202s] 
[02/17 19:43:42    202s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/17 19:43:42    202s] 
[02/17 19:43:42    202s] **********End: VERIFY GEOMETRY**********
[02/17 19:43:42    202s]  *** verify geometry (CPU: 0:00:04.9  MEM: 233.9M)
[02/17 19:43:42    202s] 
[02/17 19:43:42    202s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/17 19:44:23    205s] <CMD> reportGateCount -level 5 -limit 100 -outfile RISCV.gateCount
[02/17 19:44:23    205s] Gate area 0.7980 um^2
[02/17 19:44:23    205s] [0] RISCV Gates=18013 Cells=8114 Area=14374.9 um^2
[02/17 19:44:23    205s] [1] b2v_adder_4_inst Gates=104 Cells=50 Area=83.0 um^2
[02/17 19:44:23    205s] [1] b2v_address_adder_inst Gates=230 Cells=177 Area=183.5 um^2
[02/17 19:44:23    205s] [2] b2v_address_adder_inst/add_19 Gates=230 Cells=177 Area=183.5 um^2
[02/17 19:44:23    205s] [1] b2v_ALU_inst Gates=1062 Cells=741 Area=847.7 um^2
[02/17 19:44:23    205s] [2] b2v_ALU_inst/lt_46 Gates=121 Cells=105 Area=96.6 um^2
[02/17 19:44:23    205s] [2] b2v_ALU_inst/r300 Gates=279 Cells=234 Area=222.6 um^2
[02/17 19:44:23    205s] [1] b2v_Amux_forwarding_inst Gates=128 Cells=85 Area=102.7 um^2
[02/17 19:44:23    205s] [1] b2v_Bmux_forwarding_inst Gates=137 Cells=92 Area=109.9 um^2
[02/17 19:44:23    205s] [1] b2v_EX_MEM_inst Gates=869 Cells=331 Area=693.7 um^2
[02/17 19:44:23    205s] [1] b2v_ID_EX_reg_inst Gates=1508 Cells=576 Area=1203.4 um^2
[02/17 19:44:23    205s] [1] b2v_IF_ID_reg_inst Gates=777 Cells=295 Area=620.0 um^2
[02/17 19:44:23    205s] [1] b2v_MEM_WB_reg_inst Gates=577 Cells=221 Area=460.7 um^2
[02/17 19:44:23    205s] [1] b2v_PC_inst Gates=262 Cells=100 Area=209.1 um^2
[02/17 19:44:23    205s] [1] b2v_registers_inst Gates=11626 Cells=4997 Area=9278.1 um^2
[02/17 19:44:38    206s] <CMD> saveNetlist RISCV.v
[02/17 19:44:38    206s] Writing Netlist "RISCV.v" ...
[02/17 19:44:46    207s] <CMD> all_hold_analysis_views 
[02/17 19:44:46    207s] <CMD> all_setup_analysis_views 
[02/17 19:44:49    207s] <CMD> write_sdf  -ideal_clock_network RISCV.sdf
[02/17 19:44:49    207s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/17 19:44:49    207s] Starting SI iteration 1 using Infinite Timing Windows
[02/17 19:44:49    207s] #################################################################################
[02/17 19:44:49    207s] # Design Stage: PostRoute
[02/17 19:44:49    207s] # Design Name: RISCV
[02/17 19:44:49    207s] # Design Mode: 90nm
[02/17 19:44:49    207s] # Analysis Mode: MMMC OCV 
[02/17 19:44:49    207s] # Parasitics Mode: SPEF/RCDB
[02/17 19:44:49    207s] # Signoff Settings: SI On 
[02/17 19:44:49    207s] #################################################################################
[02/17 19:44:50    208s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:44:50    208s] Setting infinite Tws ...
[02/17 19:44:50    208s] First Iteration Infinite Tw... 
[02/17 19:44:50    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1367.4M, InitMEM = 1367.4M)
[02/17 19:44:50    208s] Start delay calculation (fullDC) (1 T). (MEM=1367.36)
[02/17 19:44:50    208s] End AAE Lib Interpolated Model. (MEM=1375.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:44:57    214s] Total number of fetched objects 9788
[02/17 19:44:57    214s] AAE_INFO-618: Total number of nets in the design is 8275,  100.0 percent of the nets selected for SI analysis
[02/17 19:44:57    214s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 19:44:57    214s] End delay calculation. (MEM=1426.51 CPU=0:00:05.7 REAL=0:00:07.0)
[02/17 19:44:57    214s] End delay calculation (fullDC). (MEM=1426.51 CPU=0:00:06.2 REAL=0:00:07.0)
[02/17 19:44:57    214s] *** CDM Built up (cpu=0:00:06.7  real=0:00:08.0  mem= 1426.5M) ***
[02/17 19:44:58    215s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.5M)
[02/17 19:44:58    215s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 19:44:58    215s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1426.5M)
[02/17 19:44:58    215s] Starting SI iteration 2
[02/17 19:44:58    215s] AAE_INFO: 1 threads acquired from CTE.
[02/17 19:44:58    215s] Start delay calculation (fullDC) (1 T). (MEM=1426.51)
[02/17 19:44:58    215s] End AAE Lib Interpolated Model. (MEM=1426.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/17 19:44:58    215s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/17 19:44:58    215s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9788. 
[02/17 19:44:58    215s] Total number of fetched objects 9788
[02/17 19:44:58    215s] AAE_INFO-618: Total number of nets in the design is 8275,  0.2 percent of the nets selected for SI analysis
[02/17 19:44:58    215s] End delay calculation. (MEM=1394.5 CPU=0:00:00.3 REAL=0:00:00.0)
[02/17 19:44:58    215s] End delay calculation (fullDC). (MEM=1394.5 CPU=0:00:00.4 REAL=0:00:00.0)
[02/17 19:44:58    215s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1394.5M) ***
[02/17 19:46:23    221s] 
[02/17 19:46:23    221s] *** Memory Usage v#1 (Current mem = 1386.434M, initial mem = 179.684M) ***
[02/17 19:46:23    221s] 
[02/17 19:46:23    221s] *** Summary of all messages that are not suppressed in this session:
[02/17 19:46:23    221s] Severity  ID               Count  Summary                                  
[02/17 19:46:23    221s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[02/17 19:46:23    221s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[02/17 19:46:23    221s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[02/17 19:46:23    221s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[02/17 19:46:23    221s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[02/17 19:46:23    221s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[02/17 19:46:23    221s] WARNING   IMPOPT-665         330  %s : Net has unplaced terms or is connec...
[02/17 19:46:23    221s] ERROR     IMPOPT-310           2  Design density (%.2f%%) exceeds/equals l...
[02/17 19:46:23    221s] ERROR     IMPOPT-7027          2  The analysis mode needs to be set to 'OC...
[02/17 19:46:23    221s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/17 19:46:23    221s] WARNING   SDF-808              1  The software is currently operating in a...
[02/17 19:46:23    221s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/17 19:46:23    221s] *** Message Summary: 364 warning(s), 6 error(s)
[02/17 19:46:23    221s] 
[02/17 19:46:23    221s] --- Ending "Innovus" (totcpu=0:03:41, real=0:15:23, mem=1386.4M) ---
