
STM32F767_DMA_Covert_Channel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008264  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08008468  08008468  00018468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800894c  0800894c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800894c  0800894c  0001894c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008954  08008954  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008954  08008954  00018954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008958  08008958  00018958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800895c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  200001e4  08008b40  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08008b40  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2da  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002201  00000000  00000000  0002e4ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  000306f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000820  00000000  00000000  00030ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002823b  00000000  00000000  00031818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cad3  00000000  00000000  00059a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2e8f  00000000  00000000  00066526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001593b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036a0  00000000  00000000  00159408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800844c 	.word	0x0800844c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	0800844c 	.word	0x0800844c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009d6:	4b23      	ldr	r3, [pc, #140]	; (8000a64 <MX_DMA_Init+0x94>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a22      	ldr	r2, [pc, #136]	; (8000a64 <MX_DMA_Init+0x94>)
 80009dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b20      	ldr	r3, [pc, #128]	; (8000a64 <MX_DMA_Init+0x94>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 80009ee:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <MX_DMA_Init+0x98>)
 80009f0:	4a1e      	ldr	r2, [pc, #120]	; (8000a6c <MX_DMA_Init+0x9c>)
 80009f2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 80009f4:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <MX_DMA_Init+0x98>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_DMA_Init+0x98>)
 80009fc:	2280      	movs	r2, #128	; 0x80
 80009fe:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a00:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_DISABLE;
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a0c:	4b16      	ldr	r3, [pc, #88]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_LOW;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a26:	2204      	movs	r2, #4
 8000a28:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000a30:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8000a3c:	480a      	ldr	r0, [pc, #40]	; (8000a68 <MX_DMA_Init+0x98>)
 8000a3e:	f000 fd5b 	bl	80014f8 <HAL_DMA_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_DMA_Init+0x7c>
  {
    Error_Handler();
 8000a48:	f000 fa02 	bl	8000e50 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2100      	movs	r1, #0
 8000a50:	2038      	movs	r0, #56	; 0x38
 8000a52:	f000 fd1a 	bl	800148a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a56:	2038      	movs	r0, #56	; 0x38
 8000a58:	f000 fd33 	bl	80014c2 <HAL_NVIC_EnableIRQ>

}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40023800 	.word	0x40023800
 8000a68:	20000214 	.word	0x20000214
 8000a6c:	40026410 	.word	0x40026410

08000a70 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a76:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <MX_GPIO_Init+0x2c>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a08      	ldr	r2, [pc, #32]	; (8000a9c <MX_GPIO_Init+0x2c>)
 8000a7c:	f043 0308 	orr.w	r3, r3, #8
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_GPIO_Init+0x2c>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0308 	and.w	r3, r3, #8
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]

}
 8000a8e:	bf00      	nop
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800

08000aa0 <__io_putchar>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int __io_putchar(int ch)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000aa8:	1d39      	adds	r1, r7, #4
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <__io_putchar+0x20>)
 8000ab2:	f002 fbb3 	bl	800321c <HAL_UART_Transmit>
	 return ch;
 8000ab6:	687b      	ldr	r3, [r7, #4]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000274 	.word	0x20000274

08000ac4 <__io_getchar>:

int __io_getchar(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart3);
 8000ace:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <__io_getchar+0x38>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000ad6:	1df9      	adds	r1, r7, #7
 8000ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8000adc:	2201      	movs	r2, #1
 8000ade:	4807      	ldr	r0, [pc, #28]	; (8000afc <__io_getchar+0x38>)
 8000ae0:	f002 fc2f 	bl	8003342 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY); //echo ch
 8000ae4:	1df9      	adds	r1, r7, #7
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aea:	2201      	movs	r2, #1
 8000aec:	4803      	ldr	r0, [pc, #12]	; (8000afc <__io_getchar+0x38>)
 8000aee:	f002 fb95 	bl	800321c <HAL_UART_Transmit>
	return ch;
 8000af2:	79fb      	ldrb	r3, [r7, #7]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000274 	.word	0x20000274

08000b00 <trojan>:
#define TRASNFER_SIZE 10000

//#define TROJAN_SECURE
 #define CONTENTION

__attribute__((optimize(0))) void trojan(int input_symbol){
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  // Trying to balance this code in terms of time as much as possible  
  for(int i=0;i < MAX_SYMBOL; i++){
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	e071      	b.n	8000bf2 <trojan+0xf2>
    if(i < input_symbol){
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	429a      	cmp	r2, r3
 8000b14:	da00      	bge.n	8000b18 <trojan+0x18>
      #ifdef CONTENTION
        SETUP_CONTENTION();
 8000b16:	483c      	ldr	r0, [pc, #240]	; (8000c08 <trojan+0x108>)
      #else
        SETUP_NO_CONTENTION();
      #endif
    }
    // With else it would be unbalanced in terms of LDRs
    if(i >= input_symbol){
 8000b18:	68fa      	ldr	r2, [r7, #12]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	db01      	blt.n	8000b24 <trojan+0x24>
    	SETUP_NO_CONTENTION();
 8000b20:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    }
    HUND_LDRS();
 8000b24:	6801      	ldr	r1, [r0, #0]
 8000b26:	6801      	ldr	r1, [r0, #0]
 8000b28:	6801      	ldr	r1, [r0, #0]
 8000b2a:	6801      	ldr	r1, [r0, #0]
 8000b2c:	6801      	ldr	r1, [r0, #0]
 8000b2e:	6801      	ldr	r1, [r0, #0]
 8000b30:	6801      	ldr	r1, [r0, #0]
 8000b32:	6801      	ldr	r1, [r0, #0]
 8000b34:	6801      	ldr	r1, [r0, #0]
 8000b36:	6801      	ldr	r1, [r0, #0]
 8000b38:	6801      	ldr	r1, [r0, #0]
 8000b3a:	6801      	ldr	r1, [r0, #0]
 8000b3c:	6801      	ldr	r1, [r0, #0]
 8000b3e:	6801      	ldr	r1, [r0, #0]
 8000b40:	6801      	ldr	r1, [r0, #0]
 8000b42:	6801      	ldr	r1, [r0, #0]
 8000b44:	6801      	ldr	r1, [r0, #0]
 8000b46:	6801      	ldr	r1, [r0, #0]
 8000b48:	6801      	ldr	r1, [r0, #0]
 8000b4a:	6801      	ldr	r1, [r0, #0]
 8000b4c:	6801      	ldr	r1, [r0, #0]
 8000b4e:	6801      	ldr	r1, [r0, #0]
 8000b50:	6801      	ldr	r1, [r0, #0]
 8000b52:	6801      	ldr	r1, [r0, #0]
 8000b54:	6801      	ldr	r1, [r0, #0]
 8000b56:	6801      	ldr	r1, [r0, #0]
 8000b58:	6801      	ldr	r1, [r0, #0]
 8000b5a:	6801      	ldr	r1, [r0, #0]
 8000b5c:	6801      	ldr	r1, [r0, #0]
 8000b5e:	6801      	ldr	r1, [r0, #0]
 8000b60:	6801      	ldr	r1, [r0, #0]
 8000b62:	6801      	ldr	r1, [r0, #0]
 8000b64:	6801      	ldr	r1, [r0, #0]
 8000b66:	6801      	ldr	r1, [r0, #0]
 8000b68:	6801      	ldr	r1, [r0, #0]
 8000b6a:	6801      	ldr	r1, [r0, #0]
 8000b6c:	6801      	ldr	r1, [r0, #0]
 8000b6e:	6801      	ldr	r1, [r0, #0]
 8000b70:	6801      	ldr	r1, [r0, #0]
 8000b72:	6801      	ldr	r1, [r0, #0]
 8000b74:	6801      	ldr	r1, [r0, #0]
 8000b76:	6801      	ldr	r1, [r0, #0]
 8000b78:	6801      	ldr	r1, [r0, #0]
 8000b7a:	6801      	ldr	r1, [r0, #0]
 8000b7c:	6801      	ldr	r1, [r0, #0]
 8000b7e:	6801      	ldr	r1, [r0, #0]
 8000b80:	6801      	ldr	r1, [r0, #0]
 8000b82:	6801      	ldr	r1, [r0, #0]
 8000b84:	6801      	ldr	r1, [r0, #0]
 8000b86:	6801      	ldr	r1, [r0, #0]
 8000b88:	6801      	ldr	r1, [r0, #0]
 8000b8a:	6801      	ldr	r1, [r0, #0]
 8000b8c:	6801      	ldr	r1, [r0, #0]
 8000b8e:	6801      	ldr	r1, [r0, #0]
 8000b90:	6801      	ldr	r1, [r0, #0]
 8000b92:	6801      	ldr	r1, [r0, #0]
 8000b94:	6801      	ldr	r1, [r0, #0]
 8000b96:	6801      	ldr	r1, [r0, #0]
 8000b98:	6801      	ldr	r1, [r0, #0]
 8000b9a:	6801      	ldr	r1, [r0, #0]
 8000b9c:	6801      	ldr	r1, [r0, #0]
 8000b9e:	6801      	ldr	r1, [r0, #0]
 8000ba0:	6801      	ldr	r1, [r0, #0]
 8000ba2:	6801      	ldr	r1, [r0, #0]
 8000ba4:	6801      	ldr	r1, [r0, #0]
 8000ba6:	6801      	ldr	r1, [r0, #0]
 8000ba8:	6801      	ldr	r1, [r0, #0]
 8000baa:	6801      	ldr	r1, [r0, #0]
 8000bac:	6801      	ldr	r1, [r0, #0]
 8000bae:	6801      	ldr	r1, [r0, #0]
 8000bb0:	6801      	ldr	r1, [r0, #0]
 8000bb2:	6801      	ldr	r1, [r0, #0]
 8000bb4:	6801      	ldr	r1, [r0, #0]
 8000bb6:	6801      	ldr	r1, [r0, #0]
 8000bb8:	6801      	ldr	r1, [r0, #0]
 8000bba:	6801      	ldr	r1, [r0, #0]
 8000bbc:	6801      	ldr	r1, [r0, #0]
 8000bbe:	6801      	ldr	r1, [r0, #0]
 8000bc0:	6801      	ldr	r1, [r0, #0]
 8000bc2:	6801      	ldr	r1, [r0, #0]
 8000bc4:	6801      	ldr	r1, [r0, #0]
 8000bc6:	6801      	ldr	r1, [r0, #0]
 8000bc8:	6801      	ldr	r1, [r0, #0]
 8000bca:	6801      	ldr	r1, [r0, #0]
 8000bcc:	6801      	ldr	r1, [r0, #0]
 8000bce:	6801      	ldr	r1, [r0, #0]
 8000bd0:	6801      	ldr	r1, [r0, #0]
 8000bd2:	6801      	ldr	r1, [r0, #0]
 8000bd4:	6801      	ldr	r1, [r0, #0]
 8000bd6:	6801      	ldr	r1, [r0, #0]
 8000bd8:	6801      	ldr	r1, [r0, #0]
 8000bda:	6801      	ldr	r1, [r0, #0]
 8000bdc:	6801      	ldr	r1, [r0, #0]
 8000bde:	6801      	ldr	r1, [r0, #0]
 8000be0:	6801      	ldr	r1, [r0, #0]
 8000be2:	6801      	ldr	r1, [r0, #0]
 8000be4:	6801      	ldr	r1, [r0, #0]
 8000be6:	6801      	ldr	r1, [r0, #0]
 8000be8:	6801      	ldr	r1, [r0, #0]
 8000bea:	6801      	ldr	r1, [r0, #0]
  for(int i=0;i < MAX_SYMBOL; i++){
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	2bff      	cmp	r3, #255	; 0xff
 8000bf6:	dd8a      	ble.n	8000b0e <trojan+0xe>
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	0000      	.short	0x0000
 8000c08:	20020000 	.word	0x20020000

08000c0c <config_DMA_M2M>:


void config_DMA_M2M(int size){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
// Make this vars global. The stack will be destroyed.
  // static int src, dst;
  SysTick->CTRL = 0x0; //Clean SysTick Default Configs
 8000c14:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <config_DMA_M2M+0x28>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = (uint32_t)(0xFFFFFF - 1); //max counter value
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <config_DMA_M2M+0x28>)
 8000c1c:	4a06      	ldr	r2, [pc, #24]	; (8000c38 <config_DMA_M2M+0x2c>)
 8000c1e:	605a      	str	r2, [r3, #4]
  //need to comment __HAL_DMA_ENABLE in function HAL_DMA_Start()
  HAL_DMA_Start_IT(&hdma_memtomem_dma2_stream0, (uint32_t) ADDR_CONTENTION,
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <config_DMA_M2M+0x30>)
 8000c24:	4905      	ldr	r1, [pc, #20]	; (8000c3c <config_DMA_M2M+0x30>)
 8000c26:	4806      	ldr	r0, [pc, #24]	; (8000c40 <config_DMA_M2M+0x34>)
 8000c28:	f000 fd14 	bl	8001654 <HAL_DMA_Start_IT>
                    (uint32_t)ADDR_CONTENTION, size);
}
 8000c2c:	bf00      	nop
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	e000e010 	.word	0xe000e010
 8000c38:	00fffffe 	.word	0x00fffffe
 8000c3c:	20020000 	.word	0x20020000
 8000c40:	20000214 	.word	0x20000214

08000c44 <covert_channel>:

int input_symbol = 0, sample = 0;

__attribute__((optimize(0))) void covert_channel(){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
  int *ptr_cnt = &SysTick->VAL; // (24 bits)
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <covert_channel+0x40>)
 8000c4c:	607b      	str	r3, [r7, #4]
  int *ptr_ctr = &SysTick->CTRL; // (24 bits)
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <covert_channel+0x44>)
 8000c50:	603b      	str	r3, [r7, #0]
  // trigger chain of interrupts (DMA transfers)
  config_DMA_M2M(TRASNFER_SIZE);
 8000c52:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c56:	f7ff ffd9 	bl	8000c0c <config_DMA_M2M>
  *ptr_cnt = 0; // reset the val  counter
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
  *ptr_ctr = 0x05; // starts the systick
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	2205      	movs	r2, #5
 8000c64:	601a      	str	r2, [r3, #0]
  //start DMA transaction
  //need to comment this line in function HAL_DMA_Start()
  __HAL_DMA_ENABLE(&hdma_memtomem_dma2_stream0);
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <covert_channel+0x48>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <covert_channel+0x48>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f042 0201 	orr.w	r2, r2, #1
 8000c74:	601a      	str	r2, [r3, #0]
  #ifdef TROJAN_SECURE
    trojan_s(input_symbol);
  #else
    trojan(input_symbol);
 8000c76:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <covert_channel+0x4c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff40 	bl	8000b00 <trojan>
  #endif
  while(1);
 8000c80:	e7fe      	b.n	8000c80 <covert_channel+0x3c>
 8000c82:	bf00      	nop
 8000c84:	e000e018 	.word	0xe000e018
 8000c88:	e000e010 	.word	0xe000e010
 8000c8c:	20000214 	.word	0x20000214
 8000c90:	20000200 	.word	0x20000200

08000c94 <DMA2_Stream0_IRQHandler>:
/* 
* The channel is measured in the DMA ISR to avoid accessing the SRAM,which would 
* introduce a lot of noise in the covert-channel. (Remove the need of a flag
* shared between ISR and code, that would generate a lot of SRAM accesses)
*/
__attribute__((optimize(0))) void DMA2_Stream0_IRQHandler(){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  int *ptr_cnt = &SysTick->VAL; // (24 bits)
 8000c9a:	4b26      	ldr	r3, [pc, #152]	; (8000d34 <DMA2_Stream0_IRQHandler+0xa0>)
 8000c9c:	607b      	str	r3, [r7, #4]
  int *ptr_ctr = &SysTick->CTRL; // (24 bits)
 8000c9e:	4b26      	ldr	r3, [pc, #152]	; (8000d38 <DMA2_Stream0_IRQHandler+0xa4>)
 8000ca0:	603b      	str	r3, [r7, #0]
  static int first = 1;
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8000ca2:	4826      	ldr	r0, [pc, #152]	; (8000d3c <DMA2_Stream0_IRQHandler+0xa8>)
 8000ca4:	f000 fd2e 	bl	8001704 <HAL_DMA_IRQHandler>
  if(!first){ //ignore the first measurement, it is trash
 8000ca8:	4b25      	ldr	r3, [pc, #148]	; (8000d40 <DMA2_Stream0_IRQHandler+0xac>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d109      	bne.n	8000cc4 <DMA2_Stream0_IRQHandler+0x30>
    printf("(%d, %d)\r\n", input_symbol, (0xFFFFFF - 1) - *ptr_cnt);
 8000cb0:	4b24      	ldr	r3, [pc, #144]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000cb2:	6819      	ldr	r1, [r3, #0]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	4b23      	ldr	r3, [pc, #140]	; (8000d48 <DMA2_Stream0_IRQHandler+0xb4>)
 8000cba:	1a9b      	subs	r3, r3, r2
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4823      	ldr	r0, [pc, #140]	; (8000d4c <DMA2_Stream0_IRQHandler+0xb8>)
 8000cc0:	f003 fe9c 	bl	80049fc <iprintf>
  }
  first = 0;
 8000cc4:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <DMA2_Stream0_IRQHandler+0xac>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
  sample++;
 8000cca:	4b21      	ldr	r3, [pc, #132]	; (8000d50 <DMA2_Stream0_IRQHandler+0xbc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	4a1f      	ldr	r2, [pc, #124]	; (8000d50 <DMA2_Stream0_IRQHandler+0xbc>)
 8000cd2:	6013      	str	r3, [r2, #0]
  // N_SAMPLES per input symbol
  if(sample >= N_SAMPLES){
 8000cd4:	4b1e      	ldr	r3, [pc, #120]	; (8000d50 <DMA2_Stream0_IRQHandler+0xbc>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b63      	cmp	r3, #99	; 0x63
 8000cda:	dd10      	ble.n	8000cfe <DMA2_Stream0_IRQHandler+0x6a>
    if(input_symbol < MAX_SYMBOL-1){
 8000cdc:	4b19      	ldr	r3, [pc, #100]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2bfe      	cmp	r3, #254	; 0xfe
 8000ce2:	dc08      	bgt.n	8000cf6 <DMA2_Stream0_IRQHandler+0x62>
      input_symbol++;
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	4a16      	ldr	r2, [pc, #88]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000cec:	6013      	str	r3, [r2, #0]
      sample = 0;
 8000cee:	4b18      	ldr	r3, [pc, #96]	; (8000d50 <DMA2_Stream0_IRQHandler+0xbc>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	e003      	b.n	8000cfe <DMA2_Stream0_IRQHandler+0x6a>
    }
    else {
      input_symbol = 0;
 8000cf6:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
     // printf("END\r\n");
      return;
 8000cfc:	e017      	b.n	8000d2e <DMA2_Stream0_IRQHandler+0x9a>
    }
  }
  config_DMA_M2M(TRASNFER_SIZE);
 8000cfe:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d02:	f7ff ff83 	bl	8000c0c <config_DMA_M2M>
  *ptr_cnt = 0; // reset the val  counter
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
  *ptr_ctr = 0x05; // starts the systick
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	2205      	movs	r2, #5
 8000d10:	601a      	str	r2, [r3, #0]
  //start DMA transaction
  //need to comment this line in function HAL_DMA_Start()
  __HAL_DMA_ENABLE(&hdma_memtomem_dma2_stream0);
 8000d12:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <DMA2_Stream0_IRQHandler+0xa8>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <DMA2_Stream0_IRQHandler+0xa8>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f042 0201 	orr.w	r2, r2, #1
 8000d20:	601a      	str	r2, [r3, #0]
  #ifdef TROJAN_SECURE
    trojan_s(input_symbol);
  #else
    trojan(input_symbol);
 8000d22:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <DMA2_Stream0_IRQHandler+0xb0>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff feea 	bl	8000b00 <trojan>
  #endif
  return;
 8000d2c:	bf00      	nop
  
}
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	e000e018 	.word	0xe000e018
 8000d38:	e000e010 	.word	0xe000e010
 8000d3c:	20000214 	.word	0x20000214
 8000d40:	20000000 	.word	0x20000000
 8000d44:	20000200 	.word	0x20000200
 8000d48:	00fffffe 	.word	0x00fffffe
 8000d4c:	08008468 	.word	0x08008468
 8000d50:	20000204 	.word	0x20000204

08000d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d58:	f000 fa5f 	bl	800121a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d5c:	f000 f80a 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d60:	f7ff fe86 	bl	8000a70 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d64:	f000 f9a0 	bl	80010a8 <MX_USART3_UART_Init>
  MX_DMA_Init();
 8000d68:	f7ff fe32 	bl	80009d0 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
//  printf("Hello World STM\n");
  covert_channel();
 8000d6c:	f7ff ff6a 	bl	8000c44 <covert_channel>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <main+0x1c>
	...

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	; 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	2234      	movs	r2, #52	; 0x34
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f002 ffea 	bl	8003d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 0308 	add.w	r3, r7, #8
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	4b2b      	ldr	r3, [pc, #172]	; (8000e48 <SystemClock_Config+0xd4>)
 8000d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9c:	4a2a      	ldr	r2, [pc, #168]	; (8000e48 <SystemClock_Config+0xd4>)
 8000d9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da2:	6413      	str	r3, [r2, #64]	; 0x40
 8000da4:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <SystemClock_Config+0xd4>)
 8000da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db0:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <SystemClock_Config+0xd8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a25      	ldr	r2, [pc, #148]	; (8000e4c <SystemClock_Config+0xd8>)
 8000db6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <SystemClock_Config+0xd8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dc4:	603b      	str	r3, [r7, #0]
 8000dc6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd0:	2310      	movs	r3, #16
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000de0:	23d8      	movs	r3, #216	; 0xd8
 8000de2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de4:	2302      	movs	r3, #2
 8000de6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000de8:	2304      	movs	r3, #4
 8000dea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dec:	2302      	movs	r3, #2
 8000dee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4618      	mov	r0, r3
 8000df6:	f001 f8eb 	bl	8001fd0 <HAL_RCC_OscConfig>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e00:	f000 f826 	bl	8000e50 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e04:	f001 f894 	bl	8001f30 <HAL_PWREx_EnableOverDrive>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e0e:	f000 f81f 	bl	8000e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	230f      	movs	r3, #15
 8000e14:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e16:	2302      	movs	r3, #2
 8000e18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e1e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e28:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	2107      	movs	r1, #7
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 fb7b 	bl	800252c <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000e3c:	f000 f808 	bl	8000e50 <Error_Handler>
  }
}
 8000e40:	bf00      	nop
 8000e42:	3750      	adds	r7, #80	; 0x50
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40007000 	.word	0x40007000

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <Error_Handler+0x8>
	...

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e84:	6453      	str	r3, [r2, #68]	; 0x44
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <NMI_Handler+0x4>

08000eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef0:	f000 f9d0 	bl	8001294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
	return 1;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <_kill>:

int _kill(int pid, int sig)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f12:	f002 fef9 	bl	8003d08 <__errno>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2216      	movs	r2, #22
 8000f1a:	601a      	str	r2, [r3, #0]
	return -1;
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_exit>:

void _exit (int status)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ffe7 	bl	8000f08 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f3a:	e7fe      	b.n	8000f3a <_exit+0x12>

08000f3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	e00a      	b.n	8000f64 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f4e:	f7ff fdb9 	bl	8000ac4 <__io_getchar>
 8000f52:	4601      	mov	r1, r0
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1c5a      	adds	r2, r3, #1
 8000f58:	60ba      	str	r2, [r7, #8]
 8000f5a:	b2ca      	uxtb	r2, r1
 8000f5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	3301      	adds	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf0      	blt.n	8000f4e <_read+0x12>
	}

return len;
 8000f6c:	687b      	ldr	r3, [r7, #4]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	e009      	b.n	8000f9c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	60ba      	str	r2, [r7, #8]
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fd85 	bl	8000aa0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dbf1      	blt.n	8000f88 <_write+0x12>
	}
	return len;
 8000fa4:	687b      	ldr	r3, [r7, #4]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <_close>:

int _close(int file)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
	return -1;
 8000fb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fd6:	605a      	str	r2, [r3, #4]
	return 0;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <_isatty>:

int _isatty(int file)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
	return 1;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
	return 0;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3714      	adds	r7, #20
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001020:	4a14      	ldr	r2, [pc, #80]	; (8001074 <_sbrk+0x5c>)
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <_sbrk+0x60>)
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800102c:	4b13      	ldr	r3, [pc, #76]	; (800107c <_sbrk+0x64>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d102      	bne.n	800103a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <_sbrk+0x64>)
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <_sbrk+0x68>)
 8001038:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <_sbrk+0x64>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	429a      	cmp	r2, r3
 8001046:	d207      	bcs.n	8001058 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001048:	f002 fe5e 	bl	8003d08 <__errno>
 800104c:	4603      	mov	r3, r0
 800104e:	220c      	movs	r2, #12
 8001050:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001052:	f04f 33ff 	mov.w	r3, #4294967295
 8001056:	e009      	b.n	800106c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <_sbrk+0x64>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800105e:	4b07      	ldr	r3, [pc, #28]	; (800107c <_sbrk+0x64>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	4a05      	ldr	r2, [pc, #20]	; (800107c <_sbrk+0x64>)
 8001068:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20080000 	.word	0x20080000
 8001078:	00000400 	.word	0x00000400
 800107c:	20000208 	.word	0x20000208
 8001080:	20000310 	.word	0x20000310

08001084 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <SystemInit+0x20>)
 800108a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800108e:	4a05      	ldr	r2, [pc, #20]	; (80010a4 <SystemInit+0x20>)
 8001090:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001094:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010ae:	4a15      	ldr	r2, [pc, #84]	; (8001104 <MX_USART3_UART_Init+0x5c>)
 80010b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010b2:	4b13      	ldr	r3, [pc, #76]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010ba:	4b11      	ldr	r3, [pc, #68]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010c0:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010c6:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010cc:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010ce:	220c      	movs	r2, #12
 80010d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d2:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010de:	4b08      	ldr	r3, [pc, #32]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010ea:	4805      	ldr	r0, [pc, #20]	; (8001100 <MX_USART3_UART_Init+0x58>)
 80010ec:	f002 f848 	bl	8003180 <HAL_UART_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80010f6:	f7ff feab 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000274 	.word	0x20000274
 8001104:	40004800 	.word	0x40004800

08001108 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b0ae      	sub	sp, #184	; 0xb8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	2290      	movs	r2, #144	; 0x90
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f002 fe17 	bl	8003d5c <memset>
  if(uartHandle->Instance==USART3)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a22      	ldr	r2, [pc, #136]	; (80011bc <HAL_UART_MspInit+0xb4>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d13c      	bne.n	80011b2 <HAL_UART_MspInit+0xaa>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800113c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800113e:	2300      	movs	r3, #0
 8001140:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4618      	mov	r0, r3
 8001148:	f001 fbf2 	bl	8002930 <HAL_RCCEx_PeriphCLKConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001152:	f7ff fe7d 	bl	8000e50 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	4a19      	ldr	r2, [pc, #100]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 800115c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001160:	6413      	str	r3, [r2, #64]	; 0x40
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 8001164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 8001174:	f043 0308 	orr.w	r3, r3, #8
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <HAL_UART_MspInit+0xb8>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001186:	f44f 7340 	mov.w	r3, #768	; 0x300
 800118a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119a:	2303      	movs	r3, #3
 800119c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011a0:	2307      	movs	r3, #7
 80011a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011a6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011aa:	4619      	mov	r1, r3
 80011ac:	4805      	ldr	r0, [pc, #20]	; (80011c4 <HAL_UART_MspInit+0xbc>)
 80011ae:	f000 fd13 	bl	8001bd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011b2:	bf00      	nop
 80011b4:	37b8      	adds	r7, #184	; 0xb8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40004800 	.word	0x40004800
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020c00 	.word	0x40020c00

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001200 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ce:	490e      	ldr	r1, [pc, #56]	; (8001208 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011d0:	4a0e      	ldr	r2, [pc, #56]	; (800120c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011e4:	4c0b      	ldr	r4, [pc, #44]	; (8001214 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f2:	f7ff ff47 	bl	8001084 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011f6:	f002 fd8d 	bl	8003d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fdab 	bl	8000d54 <main>
  bx  lr    
 80011fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001200:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001208:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800120c:	0800895c 	.word	0x0800895c
  ldr r2, =_sbss
 8001210:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001214:	2000030c 	.word	0x2000030c

08001218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <ADC_IRQHandler>

0800121a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121e:	2003      	movs	r0, #3
 8001220:	f000 f928 	bl	8001474 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001224:	2000      	movs	r0, #0
 8001226:	f000 f805 	bl	8001234 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800122a:	f7ff fe17 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	bd80      	pop	{r7, pc}

08001234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_InitTick+0x54>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_InitTick+0x58>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4619      	mov	r1, r3
 8001246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124a:	fbb3 f3f1 	udiv	r3, r3, r1
 800124e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f000 f943 	bl	80014de <HAL_SYSTICK_Config>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e00e      	b.n	8001280 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b0f      	cmp	r3, #15
 8001266:	d80a      	bhi.n	800127e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001268:	2200      	movs	r2, #0
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	f04f 30ff 	mov.w	r0, #4294967295
 8001270:	f000 f90b 	bl	800148a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_InitTick+0x5c>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	e000      	b.n	8001280 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
}
 8001280:	4618      	mov	r0, r3
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000004 	.word	0x20000004
 800128c:	2000000c 	.word	0x2000000c
 8001290:	20000008 	.word	0x20000008

08001294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <HAL_IncTick+0x20>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HAL_IncTick+0x24>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	4a04      	ldr	r2, [pc, #16]	; (80012b8 <HAL_IncTick+0x24>)
 80012a6:	6013      	str	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	2000000c 	.word	0x2000000c
 80012b8:	200002f8 	.word	0x200002f8

080012bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return uwTick;
 80012c0:	4b03      	ldr	r3, [pc, #12]	; (80012d0 <HAL_GetTick+0x14>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	200002f8 	.word	0x200002f8

080012d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <__NVIC_SetPriorityGrouping+0x40>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012f0:	4013      	ands	r3, r2
 80012f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x40>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00
 8001318:	05fa0000 	.word	0x05fa0000

0800131c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001320:	4b04      	ldr	r3, [pc, #16]	; (8001334 <__NVIC_GetPriorityGrouping+0x18>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	f003 0307 	and.w	r3, r3, #7
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	2b00      	cmp	r3, #0
 8001348:	db0b      	blt.n	8001362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f003 021f 	and.w	r2, r3, #31
 8001350:	4907      	ldr	r1, [pc, #28]	; (8001370 <__NVIC_EnableIRQ+0x38>)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	095b      	lsrs	r3, r3, #5
 8001358:	2001      	movs	r0, #1
 800135a:	fa00 f202 	lsl.w	r2, r0, r2
 800135e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000e100 	.word	0xe000e100

08001374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	6039      	str	r1, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	2b00      	cmp	r3, #0
 8001386:	db0a      	blt.n	800139e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	490c      	ldr	r1, [pc, #48]	; (80013c0 <__NVIC_SetPriority+0x4c>)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	0112      	lsls	r2, r2, #4
 8001394:	b2d2      	uxtb	r2, r2
 8001396:	440b      	add	r3, r1
 8001398:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800139c:	e00a      	b.n	80013b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4908      	ldr	r1, [pc, #32]	; (80013c4 <__NVIC_SetPriority+0x50>)
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	3b04      	subs	r3, #4
 80013ac:	0112      	lsls	r2, r2, #4
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	440b      	add	r3, r1
 80013b2:	761a      	strb	r2, [r3, #24]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	; 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f1c3 0307 	rsb	r3, r3, #7
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	bf28      	it	cs
 80013e6:	2304      	movcs	r3, #4
 80013e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3304      	adds	r3, #4
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d902      	bls.n	80013f8 <NVIC_EncodePriority+0x30>
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	3b03      	subs	r3, #3
 80013f6:	e000      	b.n	80013fa <NVIC_EncodePriority+0x32>
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43da      	mvns	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	401a      	ands	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001410:	f04f 31ff 	mov.w	r1, #4294967295
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	43d9      	mvns	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	4313      	orrs	r3, r2
         );
}
 8001422:	4618      	mov	r0, r3
 8001424:	3724      	adds	r7, #36	; 0x24
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
	...

08001430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001440:	d301      	bcc.n	8001446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001442:	2301      	movs	r3, #1
 8001444:	e00f      	b.n	8001466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <SysTick_Config+0x40>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144e:	210f      	movs	r1, #15
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f7ff ff8e 	bl	8001374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <SysTick_Config+0x40>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145e:	4b04      	ldr	r3, [pc, #16]	; (8001470 <SysTick_Config+0x40>)
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010

08001474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff29 	bl	80012d4 <__NVIC_SetPriorityGrouping>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800149c:	f7ff ff3e 	bl	800131c <__NVIC_GetPriorityGrouping>
 80014a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	6978      	ldr	r0, [r7, #20]
 80014a8:	f7ff ff8e 	bl	80013c8 <NVIC_EncodePriority>
 80014ac:	4602      	mov	r2, r0
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff5d 	bl	8001374 <__NVIC_SetPriority>
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff31 	bl	8001338 <__NVIC_EnableIRQ>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff ffa2 	bl	8001430 <SysTick_Config>
 80014ec:	4603      	mov	r3, r0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001504:	f7ff feda 	bl	80012bc <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e099      	b.n	8001648 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2202      	movs	r2, #2
 8001518:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0201 	bic.w	r2, r2, #1
 8001532:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001534:	e00f      	b.n	8001556 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001536:	f7ff fec1 	bl	80012bc <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b05      	cmp	r3, #5
 8001542:	d908      	bls.n	8001556 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2220      	movs	r2, #32
 8001548:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2203      	movs	r2, #3
 800154e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e078      	b.n	8001648 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1e8      	bne.n	8001536 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	4b38      	ldr	r3, [pc, #224]	; (8001650 <HAL_DMA_Init+0x158>)
 8001570:	4013      	ands	r3, r2
 8001572:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001582:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800159a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d107      	bne.n	80015c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	4313      	orrs	r3, r2
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4313      	orrs	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f023 0307 	bic.w	r3, r3, #7
 80015d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	4313      	orrs	r3, r2
 80015e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	d117      	bne.n	800161a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00e      	beq.n	800161a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 fa6f 	bl	8001ae0 <DMA_CheckFifoParam>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d008      	beq.n	800161a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2240      	movs	r2, #64	; 0x40
 800160c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001616:	2301      	movs	r3, #1
 8001618:	e016      	b.n	8001648 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f000 fa26 	bl	8001a74 <DMA_CalcBaseAndBitshift>
 8001628:	4603      	mov	r3, r0
 800162a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001630:	223f      	movs	r2, #63	; 0x3f
 8001632:	409a      	lsls	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2201      	movs	r2, #1
 8001642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	e010803f 	.word	0xe010803f

08001654 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001672:	2b01      	cmp	r3, #1
 8001674:	d101      	bne.n	800167a <HAL_DMA_Start_IT+0x26>
 8001676:	2302      	movs	r3, #2
 8001678:	e040      	b.n	80016fc <HAL_DMA_Start_IT+0xa8>
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b01      	cmp	r3, #1
 800168c:	d12f      	bne.n	80016ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2202      	movs	r2, #2
 8001692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2200      	movs	r2, #0
 800169a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 f9b8 	bl	8001a18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ac:	223f      	movs	r2, #63	; 0x3f
 80016ae:	409a      	lsls	r2, r3
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f042 0216 	orr.w	r2, r2, #22
 80016c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	695a      	ldr	r2, [r3, #20]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016d2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00e      	beq.n	80016fa <HAL_DMA_Start_IT+0xa6>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0208 	orr.w	r2, r2, #8
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	e005      	b.n	80016fa <HAL_DMA_Start_IT+0xa6>
//    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80016f6:	2302      	movs	r3, #2
 80016f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80016fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001710:	4b92      	ldr	r3, [pc, #584]	; (800195c <HAL_DMA_IRQHandler+0x258>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a92      	ldr	r2, [pc, #584]	; (8001960 <HAL_DMA_IRQHandler+0x25c>)
 8001716:	fba2 2303 	umull	r2, r3, r2, r3
 800171a:	0a9b      	lsrs	r3, r3, #10
 800171c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001722:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800172e:	2208      	movs	r2, #8
 8001730:	409a      	lsls	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4013      	ands	r3, r2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d01a      	beq.n	8001770 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0304 	and.w	r3, r3, #4
 8001744:	2b00      	cmp	r3, #0
 8001746:	d013      	beq.n	8001770 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f022 0204 	bic.w	r2, r2, #4
 8001756:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175c:	2208      	movs	r2, #8
 800175e:	409a      	lsls	r2, r3
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001768:	f043 0201 	orr.w	r2, r3, #1
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001774:	2201      	movs	r2, #1
 8001776:	409a      	lsls	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d012      	beq.n	80017a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00b      	beq.n	80017a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001792:	2201      	movs	r2, #1
 8001794:	409a      	lsls	r2, r3
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800179e:	f043 0202 	orr.w	r2, r3, #2
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017aa:	2204      	movs	r2, #4
 80017ac:	409a      	lsls	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4013      	ands	r3, r2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d012      	beq.n	80017dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00b      	beq.n	80017dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c8:	2204      	movs	r2, #4
 80017ca:	409a      	lsls	r2, r3
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017d4:	f043 0204 	orr.w	r2, r3, #4
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017e0:	2210      	movs	r2, #16
 80017e2:	409a      	lsls	r2, r3
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d043      	beq.n	8001874 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03c      	beq.n	8001874 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017fe:	2210      	movs	r2, #16
 8001800:	409a      	lsls	r2, r3
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d018      	beq.n	8001846 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d108      	bne.n	8001834 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	2b00      	cmp	r3, #0
 8001828:	d024      	beq.n	8001874 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	4798      	blx	r3
 8001832:	e01f      	b.n	8001874 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001838:	2b00      	cmp	r3, #0
 800183a:	d01b      	beq.n	8001874 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	4798      	blx	r3
 8001844:	e016      	b.n	8001874 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001850:	2b00      	cmp	r3, #0
 8001852:	d107      	bne.n	8001864 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0208 	bic.w	r2, r2, #8
 8001862:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001878:	2220      	movs	r2, #32
 800187a:	409a      	lsls	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4013      	ands	r3, r2
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 808e 	beq.w	80019a2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0310 	and.w	r3, r3, #16
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 8086 	beq.w	80019a2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800189a:	2220      	movs	r2, #32
 800189c:	409a      	lsls	r2, r3
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d136      	bne.n	800191c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 0216 	bic.w	r2, r2, #22
 80018bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	695a      	ldr	r2, [r3, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d103      	bne.n	80018de <HAL_DMA_IRQHandler+0x1da>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0208 	bic.w	r2, r2, #8
 80018ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f2:	223f      	movs	r2, #63	; 0x3f
 80018f4:	409a      	lsls	r2, r3
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2201      	movs	r2, #1
 80018fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800190e:	2b00      	cmp	r3, #0
 8001910:	d07d      	beq.n	8001a0e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	4798      	blx	r3
        }
        return;
 800191a:	e078      	b.n	8001a0e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d01c      	beq.n	8001964 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d108      	bne.n	800194a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193c:	2b00      	cmp	r3, #0
 800193e:	d030      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	4798      	blx	r3
 8001948:	e02b      	b.n	80019a2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800194e:	2b00      	cmp	r3, #0
 8001950:	d027      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	4798      	blx	r3
 800195a:	e022      	b.n	80019a2 <HAL_DMA_IRQHandler+0x29e>
 800195c:	20000004 	.word	0x20000004
 8001960:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10f      	bne.n	8001992 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0210 	bic.w	r2, r2, #16
 8001980:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d032      	beq.n	8001a10 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d022      	beq.n	80019fc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2205      	movs	r2, #5
 80019ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0201 	bic.w	r2, r2, #1
 80019cc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	3301      	adds	r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d307      	bcc.n	80019ea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f2      	bne.n	80019ce <HAL_DMA_IRQHandler+0x2ca>
 80019e8:	e000      	b.n	80019ec <HAL_DMA_IRQHandler+0x2e8>
          break;
 80019ea:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2201      	movs	r2, #1
 80019f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d005      	beq.n	8001a10 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	4798      	blx	r3
 8001a0c:	e000      	b.n	8001a10 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a0e:	bf00      	nop
    }
  }
}
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop

08001a18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
 8001a24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	2b40      	cmp	r3, #64	; 0x40
 8001a44:	d108      	bne.n	8001a58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a56:	e007      	b.n	8001a68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	60da      	str	r2, [r3, #12]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	3b10      	subs	r3, #16
 8001a84:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <DMA_CalcBaseAndBitshift+0x60>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	091b      	lsrs	r3, r3, #4
 8001a8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a8e:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <DMA_CalcBaseAndBitshift+0x64>)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	461a      	mov	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d908      	bls.n	8001ab4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	; (8001adc <DMA_CalcBaseAndBitshift+0x68>)
 8001aaa:	4013      	ands	r3, r2
 8001aac:	1d1a      	adds	r2, r3, #4
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	659a      	str	r2, [r3, #88]	; 0x58
 8001ab2:	e006      	b.n	8001ac2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b08      	ldr	r3, [pc, #32]	; (8001adc <DMA_CalcBaseAndBitshift+0x68>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	aaaaaaab 	.word	0xaaaaaaab
 8001ad8:	0800848c 	.word	0x0800848c
 8001adc:	fffffc00 	.word	0xfffffc00

08001ae0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d11f      	bne.n	8001b3a <DMA_CheckFifoParam+0x5a>
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d856      	bhi.n	8001bae <DMA_CheckFifoParam+0xce>
 8001b00:	a201      	add	r2, pc, #4	; (adr r2, 8001b08 <DMA_CheckFifoParam+0x28>)
 8001b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b06:	bf00      	nop
 8001b08:	08001b19 	.word	0x08001b19
 8001b0c:	08001b2b 	.word	0x08001b2b
 8001b10:	08001b19 	.word	0x08001b19
 8001b14:	08001baf 	.word	0x08001baf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d046      	beq.n	8001bb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b28:	e043      	b.n	8001bb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b32:	d140      	bne.n	8001bb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b38:	e03d      	b.n	8001bb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b42:	d121      	bne.n	8001b88 <DMA_CheckFifoParam+0xa8>
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d837      	bhi.n	8001bba <DMA_CheckFifoParam+0xda>
 8001b4a:	a201      	add	r2, pc, #4	; (adr r2, 8001b50 <DMA_CheckFifoParam+0x70>)
 8001b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b50:	08001b61 	.word	0x08001b61
 8001b54:	08001b67 	.word	0x08001b67
 8001b58:	08001b61 	.word	0x08001b61
 8001b5c:	08001b79 	.word	0x08001b79
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	73fb      	strb	r3, [r7, #15]
      break;
 8001b64:	e030      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d025      	beq.n	8001bbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b76:	e022      	b.n	8001bbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b80:	d11f      	bne.n	8001bc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001b86:	e01c      	b.n	8001bc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d903      	bls.n	8001b96 <DMA_CheckFifoParam+0xb6>
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b03      	cmp	r3, #3
 8001b92:	d003      	beq.n	8001b9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001b94:	e018      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	73fb      	strb	r3, [r7, #15]
      break;
 8001b9a:	e015      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00e      	beq.n	8001bc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	73fb      	strb	r3, [r7, #15]
      break;
 8001bac:	e00b      	b.n	8001bc6 <DMA_CheckFifoParam+0xe6>
      break;
 8001bae:	bf00      	nop
 8001bb0:	e00a      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;
 8001bb2:	bf00      	nop
 8001bb4:	e008      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;
 8001bb6:	bf00      	nop
 8001bb8:	e006      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;
 8001bba:	bf00      	nop
 8001bbc:	e004      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;
 8001bbe:	bf00      	nop
 8001bc0:	e002      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001bc2:	bf00      	nop
 8001bc4:	e000      	b.n	8001bc8 <DMA_CheckFifoParam+0xe8>
      break;
 8001bc6:	bf00      	nop
    }
  } 
  
  return status; 
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop

08001bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b089      	sub	sp, #36	; 0x24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
 8001bf6:	e175      	b.n	8001ee4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	f040 8164 	bne.w	8001ede <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d005      	beq.n	8001c2e <HAL_GPIO_Init+0x56>
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d130      	bne.n	8001c90 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	2203      	movs	r2, #3
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c64:	2201      	movs	r2, #1
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	4013      	ands	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	091b      	lsrs	r3, r3, #4
 8001c7a:	f003 0201 	and.w	r2, r3, #1
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	2b03      	cmp	r3, #3
 8001c9a:	d017      	beq.n	8001ccc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d123      	bne.n	8001d20 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	08da      	lsrs	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3208      	adds	r2, #8
 8001ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	220f      	movs	r2, #15
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	08da      	lsrs	r2, r3, #3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3208      	adds	r2, #8
 8001d1a:	69b9      	ldr	r1, [r7, #24]
 8001d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 80be 	beq.w	8001ede <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	4b66      	ldr	r3, [pc, #408]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a65      	ldr	r2, [pc, #404]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b63      	ldr	r3, [pc, #396]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001d7a:	4a61      	ldr	r2, [pc, #388]	; (8001f00 <HAL_GPIO_Init+0x328>)
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	089b      	lsrs	r3, r3, #2
 8001d80:	3302      	adds	r3, #2
 8001d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	220f      	movs	r2, #15
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a58      	ldr	r2, [pc, #352]	; (8001f04 <HAL_GPIO_Init+0x32c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d037      	beq.n	8001e16 <HAL_GPIO_Init+0x23e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a57      	ldr	r2, [pc, #348]	; (8001f08 <HAL_GPIO_Init+0x330>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d031      	beq.n	8001e12 <HAL_GPIO_Init+0x23a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a56      	ldr	r2, [pc, #344]	; (8001f0c <HAL_GPIO_Init+0x334>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d02b      	beq.n	8001e0e <HAL_GPIO_Init+0x236>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a55      	ldr	r2, [pc, #340]	; (8001f10 <HAL_GPIO_Init+0x338>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d025      	beq.n	8001e0a <HAL_GPIO_Init+0x232>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a54      	ldr	r2, [pc, #336]	; (8001f14 <HAL_GPIO_Init+0x33c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01f      	beq.n	8001e06 <HAL_GPIO_Init+0x22e>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a53      	ldr	r2, [pc, #332]	; (8001f18 <HAL_GPIO_Init+0x340>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d019      	beq.n	8001e02 <HAL_GPIO_Init+0x22a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a52      	ldr	r2, [pc, #328]	; (8001f1c <HAL_GPIO_Init+0x344>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d013      	beq.n	8001dfe <HAL_GPIO_Init+0x226>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a51      	ldr	r2, [pc, #324]	; (8001f20 <HAL_GPIO_Init+0x348>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d00d      	beq.n	8001dfa <HAL_GPIO_Init+0x222>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a50      	ldr	r2, [pc, #320]	; (8001f24 <HAL_GPIO_Init+0x34c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d007      	beq.n	8001df6 <HAL_GPIO_Init+0x21e>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a4f      	ldr	r2, [pc, #316]	; (8001f28 <HAL_GPIO_Init+0x350>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d101      	bne.n	8001df2 <HAL_GPIO_Init+0x21a>
 8001dee:	2309      	movs	r3, #9
 8001df0:	e012      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001df2:	230a      	movs	r3, #10
 8001df4:	e010      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001df6:	2308      	movs	r3, #8
 8001df8:	e00e      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001dfa:	2307      	movs	r3, #7
 8001dfc:	e00c      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001dfe:	2306      	movs	r3, #6
 8001e00:	e00a      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e02:	2305      	movs	r3, #5
 8001e04:	e008      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e06:	2304      	movs	r3, #4
 8001e08:	e006      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e004      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e002      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <HAL_GPIO_Init+0x240>
 8001e16:	2300      	movs	r3, #0
 8001e18:	69fa      	ldr	r2, [r7, #28]
 8001e1a:	f002 0203 	and.w	r2, r2, #3
 8001e1e:	0092      	lsls	r2, r2, #2
 8001e20:	4093      	lsls	r3, r2
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001e28:	4935      	ldr	r1, [pc, #212]	; (8001f00 <HAL_GPIO_Init+0x328>)
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	089b      	lsrs	r3, r3, #2
 8001e2e:	3302      	adds	r3, #2
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e36:	4b3d      	ldr	r3, [pc, #244]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4013      	ands	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e5a:	4a34      	ldr	r2, [pc, #208]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e60:	4b32      	ldr	r3, [pc, #200]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e84:	4a29      	ldr	r2, [pc, #164]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e8a:	4b28      	ldr	r3, [pc, #160]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eae:	4a1f      	ldr	r2, [pc, #124]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ed8:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <HAL_GPIO_Init+0x354>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	61fb      	str	r3, [r7, #28]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	2b0f      	cmp	r3, #15
 8001ee8:	f67f ae86 	bls.w	8001bf8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	3724      	adds	r7, #36	; 0x24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40013800 	.word	0x40013800
 8001f04:	40020000 	.word	0x40020000
 8001f08:	40020400 	.word	0x40020400
 8001f0c:	40020800 	.word	0x40020800
 8001f10:	40020c00 	.word	0x40020c00
 8001f14:	40021000 	.word	0x40021000
 8001f18:	40021400 	.word	0x40021400
 8001f1c:	40021800 	.word	0x40021800
 8001f20:	40021c00 	.word	0x40021c00
 8001f24:	40022000 	.word	0x40022000
 8001f28:	40022400 	.word	0x40022400
 8001f2c:	40013c00 	.word	0x40013c00

08001f30 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3a:	4b23      	ldr	r3, [pc, #140]	; (8001fc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4a22      	ldr	r2, [pc, #136]	; (8001fc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f44:	6413      	str	r3, [r2, #64]	; 0x40
 8001f46:	4b20      	ldr	r3, [pc, #128]	; (8001fc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f52:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a1d      	ldr	r2, [pc, #116]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f5e:	f7ff f9ad 	bl	80012bc <HAL_GetTick>
 8001f62:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f64:	e009      	b.n	8001f7a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f66:	f7ff f9a9 	bl	80012bc <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f74:	d901      	bls.n	8001f7a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e022      	b.n	8001fc0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f7a:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f86:	d1ee      	bne.n	8001f66 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001f88:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0f      	ldr	r2, [pc, #60]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f92:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f94:	f7ff f992 	bl	80012bc <HAL_GetTick>
 8001f98:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f9a:	e009      	b.n	8001fb0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f9c:	f7ff f98e 	bl	80012bc <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001faa:	d901      	bls.n	8001fb0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e007      	b.n	8001fc0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001fbc:	d1ee      	bne.n	8001f9c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40007000 	.word	0x40007000

08001fd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e29b      	b.n	800251e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8087 	beq.w	8002102 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ff4:	4b96      	ldr	r3, [pc, #600]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 030c 	and.w	r3, r3, #12
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d00c      	beq.n	800201a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002000:	4b93      	ldr	r3, [pc, #588]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b08      	cmp	r3, #8
 800200a:	d112      	bne.n	8002032 <HAL_RCC_OscConfig+0x62>
 800200c:	4b90      	ldr	r3, [pc, #576]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002014:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002018:	d10b      	bne.n	8002032 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201a:	4b8d      	ldr	r3, [pc, #564]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d06c      	beq.n	8002100 <HAL_RCC_OscConfig+0x130>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d168      	bne.n	8002100 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e275      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800203a:	d106      	bne.n	800204a <HAL_RCC_OscConfig+0x7a>
 800203c:	4b84      	ldr	r3, [pc, #528]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a83      	ldr	r2, [pc, #524]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	e02e      	b.n	80020a8 <HAL_RCC_OscConfig+0xd8>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x9c>
 8002052:	4b7f      	ldr	r3, [pc, #508]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a7e      	ldr	r2, [pc, #504]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b7c      	ldr	r3, [pc, #496]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a7b      	ldr	r2, [pc, #492]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e01d      	b.n	80020a8 <HAL_RCC_OscConfig+0xd8>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002074:	d10c      	bne.n	8002090 <HAL_RCC_OscConfig+0xc0>
 8002076:	4b76      	ldr	r3, [pc, #472]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a75      	ldr	r2, [pc, #468]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800207c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	4b73      	ldr	r3, [pc, #460]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a72      	ldr	r2, [pc, #456]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	e00b      	b.n	80020a8 <HAL_RCC_OscConfig+0xd8>
 8002090:	4b6f      	ldr	r3, [pc, #444]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a6e      	ldr	r2, [pc, #440]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b6c      	ldr	r3, [pc, #432]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a6b      	ldr	r2, [pc, #428]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80020a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d013      	beq.n	80020d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b0:	f7ff f904 	bl	80012bc <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b8:	f7ff f900 	bl	80012bc <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b64      	cmp	r3, #100	; 0x64
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e229      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ca:	4b61      	ldr	r3, [pc, #388]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCC_OscConfig+0xe8>
 80020d6:	e014      	b.n	8002102 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d8:	f7ff f8f0 	bl	80012bc <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e0:	f7ff f8ec 	bl	80012bc <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b64      	cmp	r3, #100	; 0x64
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e215      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f2:	4b57      	ldr	r3, [pc, #348]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x110>
 80020fe:	e000      	b.n	8002102 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d069      	beq.n	80021e2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800210e:	4b50      	ldr	r3, [pc, #320]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 030c 	and.w	r3, r3, #12
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00b      	beq.n	8002132 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800211a:	4b4d      	ldr	r3, [pc, #308]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 030c 	and.w	r3, r3, #12
 8002122:	2b08      	cmp	r3, #8
 8002124:	d11c      	bne.n	8002160 <HAL_RCC_OscConfig+0x190>
 8002126:	4b4a      	ldr	r3, [pc, #296]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d116      	bne.n	8002160 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d005      	beq.n	800214a <HAL_RCC_OscConfig+0x17a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d001      	beq.n	800214a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e1e9      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800214a:	4b41      	ldr	r3, [pc, #260]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	493d      	ldr	r1, [pc, #244]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215e:	e040      	b.n	80021e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d023      	beq.n	80021b0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002168:	4b39      	ldr	r3, [pc, #228]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a38      	ldr	r2, [pc, #224]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002174:	f7ff f8a2 	bl	80012bc <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800217c:	f7ff f89e 	bl	80012bc <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e1c7      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218e:	4b30      	ldr	r3, [pc, #192]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0f0      	beq.n	800217c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219a:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4929      	ldr	r1, [pc, #164]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]
 80021ae:	e018      	b.n	80021e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b0:	4b27      	ldr	r3, [pc, #156]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a26      	ldr	r2, [pc, #152]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021b6:	f023 0301 	bic.w	r3, r3, #1
 80021ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021bc:	f7ff f87e 	bl	80012bc <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c4:	f7ff f87a 	bl	80012bc <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e1a3      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d038      	beq.n	8002260 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	695b      	ldr	r3, [r3, #20]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d019      	beq.n	800222a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021fa:	4a15      	ldr	r2, [pc, #84]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002202:	f7ff f85b 	bl	80012bc <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800220a:	f7ff f857 	bl	80012bc <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e180      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800221e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x23a>
 8002228:	e01a      	b.n	8002260 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 800222c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800222e:	4a08      	ldr	r2, [pc, #32]	; (8002250 <HAL_RCC_OscConfig+0x280>)
 8002230:	f023 0301 	bic.w	r3, r3, #1
 8002234:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002236:	f7ff f841 	bl	80012bc <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223c:	e00a      	b.n	8002254 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223e:	f7ff f83d 	bl	80012bc <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d903      	bls.n	8002254 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e166      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
 8002250:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002254:	4b92      	ldr	r3, [pc, #584]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002256:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1ee      	bne.n	800223e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0304 	and.w	r3, r3, #4
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80a4 	beq.w	80023b6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226e:	4b8c      	ldr	r3, [pc, #560]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10d      	bne.n	8002296 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800227a:	4b89      	ldr	r3, [pc, #548]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	4a88      	ldr	r2, [pc, #544]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002284:	6413      	str	r3, [r2, #64]	; 0x40
 8002286:	4b86      	ldr	r3, [pc, #536]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002292:	2301      	movs	r3, #1
 8002294:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002296:	4b83      	ldr	r3, [pc, #524]	; (80024a4 <HAL_RCC_OscConfig+0x4d4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d118      	bne.n	80022d4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80022a2:	4b80      	ldr	r3, [pc, #512]	; (80024a4 <HAL_RCC_OscConfig+0x4d4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a7f      	ldr	r2, [pc, #508]	; (80024a4 <HAL_RCC_OscConfig+0x4d4>)
 80022a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ae:	f7ff f805 	bl	80012bc <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b6:	f7ff f801 	bl	80012bc <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b64      	cmp	r3, #100	; 0x64
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e12a      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c8:	4b76      	ldr	r3, [pc, #472]	; (80024a4 <HAL_RCC_OscConfig+0x4d4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x31a>
 80022dc:	4b70      	ldr	r3, [pc, #448]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80022de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e0:	4a6f      	ldr	r2, [pc, #444]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6713      	str	r3, [r2, #112]	; 0x70
 80022e8:	e02d      	b.n	8002346 <HAL_RCC_OscConfig+0x376>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x33c>
 80022f2:	4b6b      	ldr	r3, [pc, #428]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80022f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f6:	4a6a      	ldr	r2, [pc, #424]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80022f8:	f023 0301 	bic.w	r3, r3, #1
 80022fc:	6713      	str	r3, [r2, #112]	; 0x70
 80022fe:	4b68      	ldr	r3, [pc, #416]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002302:	4a67      	ldr	r2, [pc, #412]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002304:	f023 0304 	bic.w	r3, r3, #4
 8002308:	6713      	str	r3, [r2, #112]	; 0x70
 800230a:	e01c      	b.n	8002346 <HAL_RCC_OscConfig+0x376>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	2b05      	cmp	r3, #5
 8002312:	d10c      	bne.n	800232e <HAL_RCC_OscConfig+0x35e>
 8002314:	4b62      	ldr	r3, [pc, #392]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002318:	4a61      	ldr	r2, [pc, #388]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	6713      	str	r3, [r2, #112]	; 0x70
 8002320:	4b5f      	ldr	r3, [pc, #380]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002324:	4a5e      	ldr	r2, [pc, #376]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	6713      	str	r3, [r2, #112]	; 0x70
 800232c:	e00b      	b.n	8002346 <HAL_RCC_OscConfig+0x376>
 800232e:	4b5c      	ldr	r3, [pc, #368]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002332:	4a5b      	ldr	r2, [pc, #364]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002334:	f023 0301 	bic.w	r3, r3, #1
 8002338:	6713      	str	r3, [r2, #112]	; 0x70
 800233a:	4b59      	ldr	r3, [pc, #356]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800233c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233e:	4a58      	ldr	r2, [pc, #352]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002340:	f023 0304 	bic.w	r3, r3, #4
 8002344:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d015      	beq.n	800237a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234e:	f7fe ffb5 	bl	80012bc <HAL_GetTick>
 8002352:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002354:	e00a      	b.n	800236c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002356:	f7fe ffb1 	bl	80012bc <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	f241 3288 	movw	r2, #5000	; 0x1388
 8002364:	4293      	cmp	r3, r2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e0d8      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236c:	4b4c      	ldr	r3, [pc, #304]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800236e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0ee      	beq.n	8002356 <HAL_RCC_OscConfig+0x386>
 8002378:	e014      	b.n	80023a4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237a:	f7fe ff9f 	bl	80012bc <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002380:	e00a      	b.n	8002398 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002382:	f7fe ff9b 	bl	80012bc <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002390:	4293      	cmp	r3, r2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e0c2      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002398:	4b41      	ldr	r3, [pc, #260]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800239a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1ee      	bne.n	8002382 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d105      	bne.n	80023b6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023aa:	4b3d      	ldr	r3, [pc, #244]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a3c      	ldr	r2, [pc, #240]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80ae 	beq.w	800251c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023c0:	4b37      	ldr	r3, [pc, #220]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 030c 	and.w	r3, r3, #12
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d06d      	beq.n	80024a8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d14b      	bne.n	800246c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d4:	4b32      	ldr	r3, [pc, #200]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a31      	ldr	r2, [pc, #196]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7fe ff6c 	bl	80012bc <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e8:	f7fe ff68 	bl	80012bc <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e091      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fa:	4b29      	ldr	r3, [pc, #164]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69da      	ldr	r2, [r3, #28]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a1b      	ldr	r3, [r3, #32]
 800240e:	431a      	orrs	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	019b      	lsls	r3, r3, #6
 8002416:	431a      	orrs	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	085b      	lsrs	r3, r3, #1
 800241e:	3b01      	subs	r3, #1
 8002420:	041b      	lsls	r3, r3, #16
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002428:	061b      	lsls	r3, r3, #24
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	071b      	lsls	r3, r3, #28
 8002432:	491b      	ldr	r1, [pc, #108]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002438:	4b19      	ldr	r3, [pc, #100]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a18      	ldr	r2, [pc, #96]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800243e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002442:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7fe ff3a 	bl	80012bc <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe ff36 	bl	80012bc <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e05f      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0f0      	beq.n	800244c <HAL_RCC_OscConfig+0x47c>
 800246a:	e057      	b.n	800251c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002472:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002478:	f7fe ff20 	bl	80012bc <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002480:	f7fe ff1c 	bl	80012bc <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e045      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002492:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <HAL_RCC_OscConfig+0x4d0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f0      	bne.n	8002480 <HAL_RCC_OscConfig+0x4b0>
 800249e:	e03d      	b.n	800251c <HAL_RCC_OscConfig+0x54c>
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80024a8:	4b1f      	ldr	r3, [pc, #124]	; (8002528 <HAL_RCC_OscConfig+0x558>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d030      	beq.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d129      	bne.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d122      	bne.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024d8:	4013      	ands	r3, r2
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d119      	bne.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ee:	085b      	lsrs	r3, r3, #1
 80024f0:	3b01      	subs	r3, #1
 80024f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d10f      	bne.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002502:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002504:	429a      	cmp	r2, r3
 8002506:	d107      	bne.n	8002518 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d001      	beq.n	800251c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40023800 	.word	0x40023800

0800252c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0d0      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002544:	4b6a      	ldr	r3, [pc, #424]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 030f 	and.w	r3, r3, #15
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d910      	bls.n	8002574 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002552:	4b67      	ldr	r3, [pc, #412]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 020f 	bic.w	r2, r3, #15
 800255a:	4965      	ldr	r1, [pc, #404]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	4313      	orrs	r3, r2
 8002560:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002562:	4b63      	ldr	r3, [pc, #396]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	d001      	beq.n	8002574 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0b8      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d020      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800258c:	4b59      	ldr	r3, [pc, #356]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4a58      	ldr	r2, [pc, #352]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 8002592:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002596:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a4:	4b53      	ldr	r3, [pc, #332]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4a52      	ldr	r2, [pc, #328]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4b50      	ldr	r3, [pc, #320]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	494d      	ldr	r1, [pc, #308]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d040      	beq.n	8002650 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d6:	4b47      	ldr	r3, [pc, #284]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d115      	bne.n	800260e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e07f      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d107      	bne.n	80025fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ee:	4b41      	ldr	r3, [pc, #260]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e073      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fe:	4b3d      	ldr	r3, [pc, #244]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e06b      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800260e:	4b39      	ldr	r3, [pc, #228]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f023 0203 	bic.w	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4936      	ldr	r1, [pc, #216]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 800261c:	4313      	orrs	r3, r2
 800261e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002620:	f7fe fe4c 	bl	80012bc <HAL_GetTick>
 8002624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002626:	e00a      	b.n	800263e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7fe fe48 	bl	80012bc <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	f241 3288 	movw	r2, #5000	; 0x1388
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e053      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263e:	4b2d      	ldr	r3, [pc, #180]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 020c 	and.w	r2, r3, #12
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d1eb      	bne.n	8002628 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 030f 	and.w	r3, r3, #15
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d210      	bcs.n	8002680 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b24      	ldr	r3, [pc, #144]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f023 020f 	bic.w	r2, r3, #15
 8002666:	4922      	ldr	r1, [pc, #136]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	4b20      	ldr	r3, [pc, #128]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e032      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d008      	beq.n	800269e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	4916      	ldr	r1, [pc, #88]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 800269a:	4313      	orrs	r3, r2
 800269c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d009      	beq.n	80026be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026aa:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	490e      	ldr	r1, [pc, #56]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026be:	f000 f821 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 80026c2:	4602      	mov	r2, r0
 80026c4:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	490a      	ldr	r1, [pc, #40]	; (80026f8 <HAL_RCC_ClockConfig+0x1cc>)
 80026d0:	5ccb      	ldrb	r3, [r1, r3]
 80026d2:	fa22 f303 	lsr.w	r3, r2, r3
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <HAL_RCC_ClockConfig+0x1d0>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026da:	4b09      	ldr	r3, [pc, #36]	; (8002700 <HAL_RCC_ClockConfig+0x1d4>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fda8 	bl	8001234 <HAL_InitTick>

  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00
 80026f4:	40023800 	.word	0x40023800
 80026f8:	08008474 	.word	0x08008474
 80026fc:	20000004 	.word	0x20000004
 8002700:	20000008 	.word	0x20000008

08002704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002704:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800270c:	2300      	movs	r3, #0
 800270e:	607b      	str	r3, [r7, #4]
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	2300      	movs	r3, #0
 8002716:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002718:	2300      	movs	r3, #0
 800271a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800271c:	4b67      	ldr	r3, [pc, #412]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 030c 	and.w	r3, r3, #12
 8002724:	2b08      	cmp	r3, #8
 8002726:	d00d      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x40>
 8002728:	2b08      	cmp	r3, #8
 800272a:	f200 80bd 	bhi.w	80028a8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x34>
 8002732:	2b04      	cmp	r3, #4
 8002734:	d003      	beq.n	800273e <HAL_RCC_GetSysClockFreq+0x3a>
 8002736:	e0b7      	b.n	80028a8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002738:	4b61      	ldr	r3, [pc, #388]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800273a:	60bb      	str	r3, [r7, #8]
      break;
 800273c:	e0b7      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800273e:	4b61      	ldr	r3, [pc, #388]	; (80028c4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002740:	60bb      	str	r3, [r7, #8]
      break;
 8002742:	e0b4      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002744:	4b5d      	ldr	r3, [pc, #372]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800274c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800274e:	4b5b      	ldr	r3, [pc, #364]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d04d      	beq.n	80027f6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800275a:	4b58      	ldr	r3, [pc, #352]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	099b      	lsrs	r3, r3, #6
 8002760:	461a      	mov	r2, r3
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	f240 10ff 	movw	r0, #511	; 0x1ff
 800276a:	f04f 0100 	mov.w	r1, #0
 800276e:	ea02 0800 	and.w	r8, r2, r0
 8002772:	ea03 0901 	and.w	r9, r3, r1
 8002776:	4640      	mov	r0, r8
 8002778:	4649      	mov	r1, r9
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	014b      	lsls	r3, r1, #5
 8002784:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002788:	0142      	lsls	r2, r0, #5
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	ebb0 0008 	subs.w	r0, r0, r8
 8002792:	eb61 0109 	sbc.w	r1, r1, r9
 8002796:	f04f 0200 	mov.w	r2, #0
 800279a:	f04f 0300 	mov.w	r3, #0
 800279e:	018b      	lsls	r3, r1, #6
 80027a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80027a4:	0182      	lsls	r2, r0, #6
 80027a6:	1a12      	subs	r2, r2, r0
 80027a8:	eb63 0301 	sbc.w	r3, r3, r1
 80027ac:	f04f 0000 	mov.w	r0, #0
 80027b0:	f04f 0100 	mov.w	r1, #0
 80027b4:	00d9      	lsls	r1, r3, #3
 80027b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027ba:	00d0      	lsls	r0, r2, #3
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	eb12 0208 	adds.w	r2, r2, r8
 80027c4:	eb43 0309 	adc.w	r3, r3, r9
 80027c8:	f04f 0000 	mov.w	r0, #0
 80027cc:	f04f 0100 	mov.w	r1, #0
 80027d0:	0259      	lsls	r1, r3, #9
 80027d2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80027d6:	0250      	lsls	r0, r2, #9
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4610      	mov	r0, r2
 80027de:	4619      	mov	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	f7fd ff3e 	bl	8000668 <__aeabi_uldivmod>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4613      	mov	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	e04a      	b.n	800288c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027f6:	4b31      	ldr	r3, [pc, #196]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	099b      	lsrs	r3, r3, #6
 80027fc:	461a      	mov	r2, r3
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002806:	f04f 0100 	mov.w	r1, #0
 800280a:	ea02 0400 	and.w	r4, r2, r0
 800280e:	ea03 0501 	and.w	r5, r3, r1
 8002812:	4620      	mov	r0, r4
 8002814:	4629      	mov	r1, r5
 8002816:	f04f 0200 	mov.w	r2, #0
 800281a:	f04f 0300 	mov.w	r3, #0
 800281e:	014b      	lsls	r3, r1, #5
 8002820:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002824:	0142      	lsls	r2, r0, #5
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	1b00      	subs	r0, r0, r4
 800282c:	eb61 0105 	sbc.w	r1, r1, r5
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	018b      	lsls	r3, r1, #6
 800283a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800283e:	0182      	lsls	r2, r0, #6
 8002840:	1a12      	subs	r2, r2, r0
 8002842:	eb63 0301 	sbc.w	r3, r3, r1
 8002846:	f04f 0000 	mov.w	r0, #0
 800284a:	f04f 0100 	mov.w	r1, #0
 800284e:	00d9      	lsls	r1, r3, #3
 8002850:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002854:	00d0      	lsls	r0, r2, #3
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	1912      	adds	r2, r2, r4
 800285c:	eb45 0303 	adc.w	r3, r5, r3
 8002860:	f04f 0000 	mov.w	r0, #0
 8002864:	f04f 0100 	mov.w	r1, #0
 8002868:	0299      	lsls	r1, r3, #10
 800286a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800286e:	0290      	lsls	r0, r2, #10
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	4610      	mov	r0, r2
 8002876:	4619      	mov	r1, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	461a      	mov	r2, r3
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	f7fd fef2 	bl	8000668 <__aeabi_uldivmod>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4613      	mov	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	0c1b      	lsrs	r3, r3, #16
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	3301      	adds	r3, #1
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a4:	60bb      	str	r3, [r7, #8]
      break;
 80028a6:	e002      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028a8:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80028aa:	60bb      	str	r3, [r7, #8]
      break;
 80028ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ae:	68bb      	ldr	r3, [r7, #8]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028ba:	bf00      	nop
 80028bc:	40023800 	.word	0x40023800
 80028c0:	00f42400 	.word	0x00f42400
 80028c4:	007a1200 	.word	0x007a1200

080028c8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028cc:	4b03      	ldr	r3, [pc, #12]	; (80028dc <HAL_RCC_GetHCLKFreq+0x14>)
 80028ce:	681b      	ldr	r3, [r3, #0]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000004 	.word	0x20000004

080028e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028e4:	f7ff fff0 	bl	80028c8 <HAL_RCC_GetHCLKFreq>
 80028e8:	4602      	mov	r2, r0
 80028ea:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	0a9b      	lsrs	r3, r3, #10
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4903      	ldr	r1, [pc, #12]	; (8002904 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028f6:	5ccb      	ldrb	r3, [r1, r3]
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800
 8002904:	08008484 	.word	0x08008484

08002908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800290c:	f7ff ffdc 	bl	80028c8 <HAL_RCC_GetHCLKFreq>
 8002910:	4602      	mov	r2, r0
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	0b5b      	lsrs	r3, r3, #13
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	4903      	ldr	r1, [pc, #12]	; (800292c <HAL_RCC_GetPCLK2Freq+0x24>)
 800291e:	5ccb      	ldrb	r3, [r1, r3]
 8002920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002924:	4618      	mov	r0, r3
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40023800 	.word	0x40023800
 800292c:	08008484 	.word	0x08008484

08002930 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d012      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002958:	4b69      	ldr	r3, [pc, #420]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	4a68      	ldr	r2, [pc, #416]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002962:	6093      	str	r3, [r2, #8]
 8002964:	4b66      	ldr	r3, [pc, #408]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800296c:	4964      	ldr	r1, [pc, #400]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296e:	4313      	orrs	r3, r2
 8002970:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800297a:	2301      	movs	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d017      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800298a:	4b5d      	ldr	r3, [pc, #372]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800298c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002990:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002998:	4959      	ldr	r1, [pc, #356]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029a8:	d101      	bne.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80029aa:	2301      	movs	r3, #1
 80029ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80029b6:	2301      	movs	r3, #1
 80029b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d017      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029c6:	4b4e      	ldr	r3, [pc, #312]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029cc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	494a      	ldr	r1, [pc, #296]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029e4:	d101      	bne.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80029e6:	2301      	movs	r3, #1
 80029e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80029f2:	2301      	movs	r3, #1
 80029f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002a02:	2301      	movs	r3, #1
 8002a04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0320 	and.w	r3, r3, #32
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 808b 	beq.w	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a14:	4b3a      	ldr	r3, [pc, #232]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a18:	4a39      	ldr	r2, [pc, #228]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a20:	4b37      	ldr	r3, [pc, #220]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a2c:	4b35      	ldr	r3, [pc, #212]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a34      	ldr	r2, [pc, #208]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a38:	f7fe fc40 	bl	80012bc <HAL_GetTick>
 8002a3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a40:	f7fe fc3c 	bl	80012bc <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b64      	cmp	r3, #100	; 0x64
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e38f      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a52:	4b2c      	ldr	r3, [pc, #176]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a5e:	4b28      	ldr	r3, [pc, #160]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d035      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d02e      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a7c:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a86:	4b1e      	ldr	r3, [pc, #120]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a8a:	4a1d      	ldr	r2, [pc, #116]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a90:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a92:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a96:	4a1a      	ldr	r2, [pc, #104]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002a9e:	4a18      	ldr	r2, [pc, #96]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002aa4:	4b16      	ldr	r3, [pc, #88]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d114      	bne.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7fe fc04 	bl	80012bc <HAL_GetTick>
 8002ab4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab6:	e00a      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ab8:	f7fe fc00 	bl	80012bc <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e351      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ace:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0ee      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ae2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ae6:	d111      	bne.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ae8:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002af6:	400b      	ands	r3, r1
 8002af8:	4901      	ldr	r1, [pc, #4]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
 8002afe:	e00b      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40007000 	.word	0x40007000
 8002b08:	0ffffcff 	.word	0x0ffffcff
 8002b0c:	4bb3      	ldr	r3, [pc, #716]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	4ab2      	ldr	r2, [pc, #712]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002b16:	6093      	str	r3, [r2, #8]
 8002b18:	4bb0      	ldr	r3, [pc, #704]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b24:	49ad      	ldr	r1, [pc, #692]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d010      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002b36:	4ba9      	ldr	r3, [pc, #676]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3c:	4aa7      	ldr	r2, [pc, #668]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b42:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002b46:	4ba5      	ldr	r3, [pc, #660]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b50:	49a2      	ldr	r1, [pc, #648]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00a      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b64:	4b9d      	ldr	r3, [pc, #628]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b72:	499a      	ldr	r1, [pc, #616]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b86:	4b95      	ldr	r3, [pc, #596]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b94:	4991      	ldr	r1, [pc, #580]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00a      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ba8:	4b8c      	ldr	r3, [pc, #560]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bb6:	4989      	ldr	r1, [pc, #548]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00a      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002bca:	4b84      	ldr	r3, [pc, #528]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd8:	4980      	ldr	r1, [pc, #512]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bec:	4b7b      	ldr	r3, [pc, #492]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf2:	f023 0203 	bic.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfa:	4978      	ldr	r1, [pc, #480]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c0e:	4b73      	ldr	r3, [pc, #460]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c14:	f023 020c 	bic.w	r2, r3, #12
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c1c:	496f      	ldr	r1, [pc, #444]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00a      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c30:	4b6a      	ldr	r3, [pc, #424]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c36:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c3e:	4967      	ldr	r1, [pc, #412]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00a      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c52:	4b62      	ldr	r3, [pc, #392]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c58:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c60:	495e      	ldr	r1, [pc, #376]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00a      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c74:	4b59      	ldr	r3, [pc, #356]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c82:	4956      	ldr	r1, [pc, #344]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00a      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c96:	4b51      	ldr	r3, [pc, #324]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca4:	494d      	ldr	r1, [pc, #308]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00a      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002cb8:	4b48      	ldr	r3, [pc, #288]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc6:	4945      	ldr	r1, [pc, #276]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00a      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002cda:	4b40      	ldr	r3, [pc, #256]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ce8:	493c      	ldr	r1, [pc, #240]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00a      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002cfc:	4b37      	ldr	r3, [pc, #220]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d02:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d0a:	4934      	ldr	r1, [pc, #208]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d011      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d1e:	4b2f      	ldr	r3, [pc, #188]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d24:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d2c:	492b      	ldr	r1, [pc, #172]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d3c:	d101      	bne.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d5e:	4b1f      	ldr	r3, [pc, #124]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d64:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d6c:	491b      	ldr	r1, [pc, #108]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00b      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d80:	4b16      	ldr	r3, [pc, #88]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d86:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d90:	4912      	ldr	r1, [pc, #72]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00b      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002da4:	4b0d      	ldr	r3, [pc, #52]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002daa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002db4:	4909      	ldr	r1, [pc, #36]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00f      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dce:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd8:	e002      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	4986      	ldr	r1, [pc, #536]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00b      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002df4:	4b81      	ldr	r3, [pc, #516]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002df6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dfa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e04:	497d      	ldr	r1, [pc, #500]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d006      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 80d6 	beq.w	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e20:	4b76      	ldr	r3, [pc, #472]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a75      	ldr	r2, [pc, #468]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e2c:	f7fe fa46 	bl	80012bc <HAL_GetTick>
 8002e30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e34:	f7fe fa42 	bl	80012bc <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b64      	cmp	r3, #100	; 0x64
 8002e40:	d901      	bls.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e195      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e46:	4b6d      	ldr	r3, [pc, #436]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d021      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d11d      	bne.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e66:	4b65      	ldr	r3, [pc, #404]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e6c:	0c1b      	lsrs	r3, r3, #16
 8002e6e:	f003 0303 	and.w	r3, r3, #3
 8002e72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e74:	4b61      	ldr	r3, [pc, #388]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e7a:	0e1b      	lsrs	r3, r3, #24
 8002e7c:	f003 030f 	and.w	r3, r3, #15
 8002e80:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	019a      	lsls	r2, r3, #6
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	041b      	lsls	r3, r3, #16
 8002e8c:	431a      	orrs	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	061b      	lsls	r3, r3, #24
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	071b      	lsls	r3, r3, #28
 8002e9a:	4958      	ldr	r1, [pc, #352]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d004      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d02e      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ecc:	d129      	bne.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ece:	4b4b      	ldr	r3, [pc, #300]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ed4:	0c1b      	lsrs	r3, r3, #16
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002edc:	4b47      	ldr	r3, [pc, #284]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ee2:	0f1b      	lsrs	r3, r3, #28
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	019a      	lsls	r2, r3, #6
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	041b      	lsls	r3, r3, #16
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	061b      	lsls	r3, r3, #24
 8002efc:	431a      	orrs	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	071b      	lsls	r3, r3, #28
 8002f02:	493e      	ldr	r1, [pc, #248]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f0a:	4b3c      	ldr	r3, [pc, #240]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f10:	f023 021f 	bic.w	r2, r3, #31
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	4938      	ldr	r1, [pc, #224]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d01d      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f2e:	4b33      	ldr	r3, [pc, #204]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f34:	0e1b      	lsrs	r3, r3, #24
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f3c:	4b2f      	ldr	r3, [pc, #188]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f42:	0f1b      	lsrs	r3, r3, #28
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	019a      	lsls	r2, r3, #6
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	041b      	lsls	r3, r3, #16
 8002f56:	431a      	orrs	r2, r3
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	061b      	lsls	r3, r3, #24
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	071b      	lsls	r3, r3, #28
 8002f62:	4926      	ldr	r1, [pc, #152]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d011      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	019a      	lsls	r2, r3, #6
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	041b      	lsls	r3, r3, #16
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	061b      	lsls	r3, r3, #24
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	071b      	lsls	r3, r3, #28
 8002f92:	491a      	ldr	r1, [pc, #104]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002f9a:	4b18      	ldr	r3, [pc, #96]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a17      	ldr	r2, [pc, #92]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002fa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa6:	f7fe f989 	bl	80012bc <HAL_GetTick>
 8002faa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fae:	f7fe f985 	bl	80012bc <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b64      	cmp	r3, #100	; 0x64
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e0d8      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fc0:	4b0e      	ldr	r3, [pc, #56]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	f040 80ce 	bne.w	8003170 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002fd4:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a08      	ldr	r2, [pc, #32]	; (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe0:	f7fe f96c 	bl	80012bc <HAL_GetTick>
 8002fe4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002fe6:	e00b      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002fe8:	f7fe f968 	bl	80012bc <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b64      	cmp	r3, #100	; 0x64
 8002ff4:	d904      	bls.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e0bb      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002ffa:	bf00      	nop
 8002ffc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003000:	4b5e      	ldr	r3, [pc, #376]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003008:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800300c:	d0ec      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800302a:	2b00      	cmp	r3, #0
 800302c:	d02e      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d12a      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003036:	4b51      	ldr	r3, [pc, #324]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003044:	4b4d      	ldr	r3, [pc, #308]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	0f1b      	lsrs	r3, r3, #28
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	019a      	lsls	r2, r3, #6
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	041b      	lsls	r3, r3, #16
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	061b      	lsls	r3, r3, #24
 8003064:	431a      	orrs	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	071b      	lsls	r3, r3, #28
 800306a:	4944      	ldr	r1, [pc, #272]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003072:	4b42      	ldr	r3, [pc, #264]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003074:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003078:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003080:	3b01      	subs	r3, #1
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	493d      	ldr	r1, [pc, #244]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d022      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800309c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030a0:	d11d      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030a2:	4b36      	ldr	r3, [pc, #216]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	0e1b      	lsrs	r3, r3, #24
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030b0:	4b32      	ldr	r3, [pc, #200]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b6:	0f1b      	lsrs	r3, r3, #28
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	019a      	lsls	r2, r3, #6
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	041b      	lsls	r3, r3, #16
 80030ca:	431a      	orrs	r2, r3
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	061b      	lsls	r3, r3, #24
 80030d0:	431a      	orrs	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	071b      	lsls	r3, r3, #28
 80030d6:	4929      	ldr	r1, [pc, #164]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d028      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f0:	0e1b      	lsrs	r3, r3, #24
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030f8:	4b20      	ldr	r3, [pc, #128]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fe:	0c1b      	lsrs	r3, r3, #16
 8003100:	f003 0303 	and.w	r3, r3, #3
 8003104:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	019a      	lsls	r2, r3, #6
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	041b      	lsls	r3, r3, #16
 8003110:	431a      	orrs	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	061b      	lsls	r3, r3, #24
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	071b      	lsls	r3, r3, #28
 800311e:	4917      	ldr	r1, [pc, #92]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003120:	4313      	orrs	r3, r2
 8003122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003126:	4b15      	ldr	r3, [pc, #84]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003128:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800312c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003134:	4911      	ldr	r1, [pc, #68]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003136:	4313      	orrs	r3, r2
 8003138:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800313c:	4b0f      	ldr	r3, [pc, #60]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a0e      	ldr	r2, [pc, #56]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003146:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003148:	f7fe f8b8 	bl	80012bc <HAL_GetTick>
 800314c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800314e:	e008      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003150:	f7fe f8b4 	bl	80012bc <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b64      	cmp	r3, #100	; 0x64
 800315c:	d901      	bls.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e007      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003162:	4b06      	ldr	r3, [pc, #24]	; (800317c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800316a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800316e:	d1ef      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40023800 	.word	0x40023800

08003180 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e040      	b.n	8003214 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003196:	2b00      	cmp	r3, #0
 8003198:	d106      	bne.n	80031a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7fd ffb0 	bl	8001108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2224      	movs	r2, #36	; 0x24
 80031ac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0201 	bic.w	r2, r2, #1
 80031bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f990 	bl	80034e4 <UART_SetConfig>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e022      	b.n	8003214 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fbe6 	bl	80039a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fc6d 	bl	8003aec <UART_CheckIdleState>
 8003212:	4603      	mov	r3, r0
}
 8003214:	4618      	mov	r0, r3
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b08a      	sub	sp, #40	; 0x28
 8003220:	af02      	add	r7, sp, #8
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003230:	2b20      	cmp	r3, #32
 8003232:	f040 8081 	bne.w	8003338 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d002      	beq.n	8003242 <HAL_UART_Transmit+0x26>
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e079      	b.n	800333a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_UART_Transmit+0x38>
 8003250:	2302      	movs	r3, #2
 8003252:	e072      	b.n	800333a <HAL_UART_Transmit+0x11e>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2221      	movs	r2, #33	; 0x21
 8003268:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800326a:	f7fe f827 	bl	80012bc <HAL_GetTick>
 800326e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	88fa      	ldrh	r2, [r7, #6]
 8003274:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	88fa      	ldrh	r2, [r7, #6]
 800327c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003288:	d108      	bne.n	800329c <HAL_UART_Transmit+0x80>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d104      	bne.n	800329c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003292:	2300      	movs	r3, #0
 8003294:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	61bb      	str	r3, [r7, #24]
 800329a:	e003      	b.n	80032a4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80032ac:	e02c      	b.n	8003308 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	2200      	movs	r2, #0
 80032b6:	2180      	movs	r1, #128	; 0x80
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f000 fc60 	bl	8003b7e <UART_WaitOnFlagUntilTimeout>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e038      	b.n	800333a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10b      	bne.n	80032e6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	461a      	mov	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	3302      	adds	r3, #2
 80032e2:	61bb      	str	r3, [r7, #24]
 80032e4:	e007      	b.n	80032f6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	781a      	ldrb	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	3301      	adds	r3, #1
 80032f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800330e:	b29b      	uxth	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1cc      	bne.n	80032ae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2200      	movs	r2, #0
 800331c:	2140      	movs	r1, #64	; 0x40
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fc2d 	bl	8003b7e <UART_WaitOnFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e005      	b.n	800333a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3720      	adds	r7, #32
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b08a      	sub	sp, #40	; 0x28
 8003346:	af02      	add	r7, sp, #8
 8003348:	60f8      	str	r0, [r7, #12]
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	603b      	str	r3, [r7, #0]
 800334e:	4613      	mov	r3, r2
 8003350:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003356:	2b20      	cmp	r3, #32
 8003358:	f040 80be 	bne.w	80034d8 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_UART_Receive+0x26>
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e0b6      	b.n	80034da <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_UART_Receive+0x38>
 8003376:	2302      	movs	r3, #2
 8003378:	e0af      	b.n	80034da <HAL_UART_Receive+0x198>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2222      	movs	r2, #34	; 0x22
 800338e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003396:	f7fd ff91 	bl	80012bc <HAL_GetTick>
 800339a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	88fa      	ldrh	r2, [r7, #6]
 80033a0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	88fa      	ldrh	r2, [r7, #6]
 80033a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033b4:	d10e      	bne.n	80033d4 <HAL_UART_Receive+0x92>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d105      	bne.n	80033ca <HAL_UART_Receive+0x88>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80033c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033c8:	e02d      	b.n	8003426 <HAL_UART_Receive+0xe4>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	22ff      	movs	r2, #255	; 0xff
 80033ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033d2:	e028      	b.n	8003426 <HAL_UART_Receive+0xe4>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10d      	bne.n	80033f8 <HAL_UART_Receive+0xb6>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <HAL_UART_Receive+0xac>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	22ff      	movs	r2, #255	; 0xff
 80033e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033ec:	e01b      	b.n	8003426 <HAL_UART_Receive+0xe4>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	227f      	movs	r2, #127	; 0x7f
 80033f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033f6:	e016      	b.n	8003426 <HAL_UART_Receive+0xe4>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003400:	d10d      	bne.n	800341e <HAL_UART_Receive+0xdc>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d104      	bne.n	8003414 <HAL_UART_Receive+0xd2>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	227f      	movs	r2, #127	; 0x7f
 800340e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003412:	e008      	b.n	8003426 <HAL_UART_Receive+0xe4>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	223f      	movs	r2, #63	; 0x3f
 8003418:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800341c:	e003      	b.n	8003426 <HAL_UART_Receive+0xe4>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800342c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003436:	d108      	bne.n	800344a <HAL_UART_Receive+0x108>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d104      	bne.n	800344a <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8003440:	2300      	movs	r3, #0
 8003442:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	61bb      	str	r3, [r7, #24]
 8003448:	e003      	b.n	8003452 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800345a:	e032      	b.n	80034c2 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2200      	movs	r2, #0
 8003464:	2120      	movs	r1, #32
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 fb89 	bl	8003b7e <UART_WaitOnFlagUntilTimeout>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e031      	b.n	80034da <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10c      	bne.n	8003496 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	b29a      	uxth	r2, r3
 8003484:	8a7b      	ldrh	r3, [r7, #18]
 8003486:	4013      	ands	r3, r2
 8003488:	b29a      	uxth	r2, r3
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	3302      	adds	r3, #2
 8003492:	61bb      	str	r3, [r7, #24]
 8003494:	e00c      	b.n	80034b0 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	b2da      	uxtb	r2, r3
 800349e:	8a7b      	ldrh	r3, [r7, #18]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	4013      	ands	r3, r2
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1c6      	bne.n	800345c <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e000      	b.n	80034da <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 80034d8:	2302      	movs	r3, #2
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3720      	adds	r7, #32
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	4ba7      	ldr	r3, [pc, #668]	; (80037ac <UART_SetConfig+0x2c8>)
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	6979      	ldr	r1, [r7, #20]
 8003518:	430b      	orrs	r3, r1
 800351a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	4313      	orrs	r3, r2
 8003540:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	430a      	orrs	r2, r1
 8003554:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a95      	ldr	r2, [pc, #596]	; (80037b0 <UART_SetConfig+0x2cc>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d120      	bne.n	80035a2 <UART_SetConfig+0xbe>
 8003560:	4b94      	ldr	r3, [pc, #592]	; (80037b4 <UART_SetConfig+0x2d0>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b03      	cmp	r3, #3
 800356c:	d816      	bhi.n	800359c <UART_SetConfig+0xb8>
 800356e:	a201      	add	r2, pc, #4	; (adr r2, 8003574 <UART_SetConfig+0x90>)
 8003570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003574:	08003585 	.word	0x08003585
 8003578:	08003591 	.word	0x08003591
 800357c:	0800358b 	.word	0x0800358b
 8003580:	08003597 	.word	0x08003597
 8003584:	2301      	movs	r3, #1
 8003586:	77fb      	strb	r3, [r7, #31]
 8003588:	e14f      	b.n	800382a <UART_SetConfig+0x346>
 800358a:	2302      	movs	r3, #2
 800358c:	77fb      	strb	r3, [r7, #31]
 800358e:	e14c      	b.n	800382a <UART_SetConfig+0x346>
 8003590:	2304      	movs	r3, #4
 8003592:	77fb      	strb	r3, [r7, #31]
 8003594:	e149      	b.n	800382a <UART_SetConfig+0x346>
 8003596:	2308      	movs	r3, #8
 8003598:	77fb      	strb	r3, [r7, #31]
 800359a:	e146      	b.n	800382a <UART_SetConfig+0x346>
 800359c:	2310      	movs	r3, #16
 800359e:	77fb      	strb	r3, [r7, #31]
 80035a0:	e143      	b.n	800382a <UART_SetConfig+0x346>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a84      	ldr	r2, [pc, #528]	; (80037b8 <UART_SetConfig+0x2d4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d132      	bne.n	8003612 <UART_SetConfig+0x12e>
 80035ac:	4b81      	ldr	r3, [pc, #516]	; (80037b4 <UART_SetConfig+0x2d0>)
 80035ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b2:	f003 030c 	and.w	r3, r3, #12
 80035b6:	2b0c      	cmp	r3, #12
 80035b8:	d828      	bhi.n	800360c <UART_SetConfig+0x128>
 80035ba:	a201      	add	r2, pc, #4	; (adr r2, 80035c0 <UART_SetConfig+0xdc>)
 80035bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c0:	080035f5 	.word	0x080035f5
 80035c4:	0800360d 	.word	0x0800360d
 80035c8:	0800360d 	.word	0x0800360d
 80035cc:	0800360d 	.word	0x0800360d
 80035d0:	08003601 	.word	0x08003601
 80035d4:	0800360d 	.word	0x0800360d
 80035d8:	0800360d 	.word	0x0800360d
 80035dc:	0800360d 	.word	0x0800360d
 80035e0:	080035fb 	.word	0x080035fb
 80035e4:	0800360d 	.word	0x0800360d
 80035e8:	0800360d 	.word	0x0800360d
 80035ec:	0800360d 	.word	0x0800360d
 80035f0:	08003607 	.word	0x08003607
 80035f4:	2300      	movs	r3, #0
 80035f6:	77fb      	strb	r3, [r7, #31]
 80035f8:	e117      	b.n	800382a <UART_SetConfig+0x346>
 80035fa:	2302      	movs	r3, #2
 80035fc:	77fb      	strb	r3, [r7, #31]
 80035fe:	e114      	b.n	800382a <UART_SetConfig+0x346>
 8003600:	2304      	movs	r3, #4
 8003602:	77fb      	strb	r3, [r7, #31]
 8003604:	e111      	b.n	800382a <UART_SetConfig+0x346>
 8003606:	2308      	movs	r3, #8
 8003608:	77fb      	strb	r3, [r7, #31]
 800360a:	e10e      	b.n	800382a <UART_SetConfig+0x346>
 800360c:	2310      	movs	r3, #16
 800360e:	77fb      	strb	r3, [r7, #31]
 8003610:	e10b      	b.n	800382a <UART_SetConfig+0x346>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a69      	ldr	r2, [pc, #420]	; (80037bc <UART_SetConfig+0x2d8>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d120      	bne.n	800365e <UART_SetConfig+0x17a>
 800361c:	4b65      	ldr	r3, [pc, #404]	; (80037b4 <UART_SetConfig+0x2d0>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003622:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003626:	2b30      	cmp	r3, #48	; 0x30
 8003628:	d013      	beq.n	8003652 <UART_SetConfig+0x16e>
 800362a:	2b30      	cmp	r3, #48	; 0x30
 800362c:	d814      	bhi.n	8003658 <UART_SetConfig+0x174>
 800362e:	2b20      	cmp	r3, #32
 8003630:	d009      	beq.n	8003646 <UART_SetConfig+0x162>
 8003632:	2b20      	cmp	r3, #32
 8003634:	d810      	bhi.n	8003658 <UART_SetConfig+0x174>
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <UART_SetConfig+0x15c>
 800363a:	2b10      	cmp	r3, #16
 800363c:	d006      	beq.n	800364c <UART_SetConfig+0x168>
 800363e:	e00b      	b.n	8003658 <UART_SetConfig+0x174>
 8003640:	2300      	movs	r3, #0
 8003642:	77fb      	strb	r3, [r7, #31]
 8003644:	e0f1      	b.n	800382a <UART_SetConfig+0x346>
 8003646:	2302      	movs	r3, #2
 8003648:	77fb      	strb	r3, [r7, #31]
 800364a:	e0ee      	b.n	800382a <UART_SetConfig+0x346>
 800364c:	2304      	movs	r3, #4
 800364e:	77fb      	strb	r3, [r7, #31]
 8003650:	e0eb      	b.n	800382a <UART_SetConfig+0x346>
 8003652:	2308      	movs	r3, #8
 8003654:	77fb      	strb	r3, [r7, #31]
 8003656:	e0e8      	b.n	800382a <UART_SetConfig+0x346>
 8003658:	2310      	movs	r3, #16
 800365a:	77fb      	strb	r3, [r7, #31]
 800365c:	e0e5      	b.n	800382a <UART_SetConfig+0x346>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a57      	ldr	r2, [pc, #348]	; (80037c0 <UART_SetConfig+0x2dc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d120      	bne.n	80036aa <UART_SetConfig+0x1c6>
 8003668:	4b52      	ldr	r3, [pc, #328]	; (80037b4 <UART_SetConfig+0x2d0>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003672:	2bc0      	cmp	r3, #192	; 0xc0
 8003674:	d013      	beq.n	800369e <UART_SetConfig+0x1ba>
 8003676:	2bc0      	cmp	r3, #192	; 0xc0
 8003678:	d814      	bhi.n	80036a4 <UART_SetConfig+0x1c0>
 800367a:	2b80      	cmp	r3, #128	; 0x80
 800367c:	d009      	beq.n	8003692 <UART_SetConfig+0x1ae>
 800367e:	2b80      	cmp	r3, #128	; 0x80
 8003680:	d810      	bhi.n	80036a4 <UART_SetConfig+0x1c0>
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <UART_SetConfig+0x1a8>
 8003686:	2b40      	cmp	r3, #64	; 0x40
 8003688:	d006      	beq.n	8003698 <UART_SetConfig+0x1b4>
 800368a:	e00b      	b.n	80036a4 <UART_SetConfig+0x1c0>
 800368c:	2300      	movs	r3, #0
 800368e:	77fb      	strb	r3, [r7, #31]
 8003690:	e0cb      	b.n	800382a <UART_SetConfig+0x346>
 8003692:	2302      	movs	r3, #2
 8003694:	77fb      	strb	r3, [r7, #31]
 8003696:	e0c8      	b.n	800382a <UART_SetConfig+0x346>
 8003698:	2304      	movs	r3, #4
 800369a:	77fb      	strb	r3, [r7, #31]
 800369c:	e0c5      	b.n	800382a <UART_SetConfig+0x346>
 800369e:	2308      	movs	r3, #8
 80036a0:	77fb      	strb	r3, [r7, #31]
 80036a2:	e0c2      	b.n	800382a <UART_SetConfig+0x346>
 80036a4:	2310      	movs	r3, #16
 80036a6:	77fb      	strb	r3, [r7, #31]
 80036a8:	e0bf      	b.n	800382a <UART_SetConfig+0x346>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a45      	ldr	r2, [pc, #276]	; (80037c4 <UART_SetConfig+0x2e0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d125      	bne.n	8003700 <UART_SetConfig+0x21c>
 80036b4:	4b3f      	ldr	r3, [pc, #252]	; (80037b4 <UART_SetConfig+0x2d0>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036c2:	d017      	beq.n	80036f4 <UART_SetConfig+0x210>
 80036c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036c8:	d817      	bhi.n	80036fa <UART_SetConfig+0x216>
 80036ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ce:	d00b      	beq.n	80036e8 <UART_SetConfig+0x204>
 80036d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036d4:	d811      	bhi.n	80036fa <UART_SetConfig+0x216>
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <UART_SetConfig+0x1fe>
 80036da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036de:	d006      	beq.n	80036ee <UART_SetConfig+0x20a>
 80036e0:	e00b      	b.n	80036fa <UART_SetConfig+0x216>
 80036e2:	2300      	movs	r3, #0
 80036e4:	77fb      	strb	r3, [r7, #31]
 80036e6:	e0a0      	b.n	800382a <UART_SetConfig+0x346>
 80036e8:	2302      	movs	r3, #2
 80036ea:	77fb      	strb	r3, [r7, #31]
 80036ec:	e09d      	b.n	800382a <UART_SetConfig+0x346>
 80036ee:	2304      	movs	r3, #4
 80036f0:	77fb      	strb	r3, [r7, #31]
 80036f2:	e09a      	b.n	800382a <UART_SetConfig+0x346>
 80036f4:	2308      	movs	r3, #8
 80036f6:	77fb      	strb	r3, [r7, #31]
 80036f8:	e097      	b.n	800382a <UART_SetConfig+0x346>
 80036fa:	2310      	movs	r3, #16
 80036fc:	77fb      	strb	r3, [r7, #31]
 80036fe:	e094      	b.n	800382a <UART_SetConfig+0x346>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a30      	ldr	r2, [pc, #192]	; (80037c8 <UART_SetConfig+0x2e4>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d125      	bne.n	8003756 <UART_SetConfig+0x272>
 800370a:	4b2a      	ldr	r3, [pc, #168]	; (80037b4 <UART_SetConfig+0x2d0>)
 800370c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003710:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003714:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003718:	d017      	beq.n	800374a <UART_SetConfig+0x266>
 800371a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800371e:	d817      	bhi.n	8003750 <UART_SetConfig+0x26c>
 8003720:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003724:	d00b      	beq.n	800373e <UART_SetConfig+0x25a>
 8003726:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800372a:	d811      	bhi.n	8003750 <UART_SetConfig+0x26c>
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <UART_SetConfig+0x254>
 8003730:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003734:	d006      	beq.n	8003744 <UART_SetConfig+0x260>
 8003736:	e00b      	b.n	8003750 <UART_SetConfig+0x26c>
 8003738:	2301      	movs	r3, #1
 800373a:	77fb      	strb	r3, [r7, #31]
 800373c:	e075      	b.n	800382a <UART_SetConfig+0x346>
 800373e:	2302      	movs	r3, #2
 8003740:	77fb      	strb	r3, [r7, #31]
 8003742:	e072      	b.n	800382a <UART_SetConfig+0x346>
 8003744:	2304      	movs	r3, #4
 8003746:	77fb      	strb	r3, [r7, #31]
 8003748:	e06f      	b.n	800382a <UART_SetConfig+0x346>
 800374a:	2308      	movs	r3, #8
 800374c:	77fb      	strb	r3, [r7, #31]
 800374e:	e06c      	b.n	800382a <UART_SetConfig+0x346>
 8003750:	2310      	movs	r3, #16
 8003752:	77fb      	strb	r3, [r7, #31]
 8003754:	e069      	b.n	800382a <UART_SetConfig+0x346>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a1c      	ldr	r2, [pc, #112]	; (80037cc <UART_SetConfig+0x2e8>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d137      	bne.n	80037d0 <UART_SetConfig+0x2ec>
 8003760:	4b14      	ldr	r3, [pc, #80]	; (80037b4 <UART_SetConfig+0x2d0>)
 8003762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003766:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800376a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800376e:	d017      	beq.n	80037a0 <UART_SetConfig+0x2bc>
 8003770:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003774:	d817      	bhi.n	80037a6 <UART_SetConfig+0x2c2>
 8003776:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800377a:	d00b      	beq.n	8003794 <UART_SetConfig+0x2b0>
 800377c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003780:	d811      	bhi.n	80037a6 <UART_SetConfig+0x2c2>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <UART_SetConfig+0x2aa>
 8003786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800378a:	d006      	beq.n	800379a <UART_SetConfig+0x2b6>
 800378c:	e00b      	b.n	80037a6 <UART_SetConfig+0x2c2>
 800378e:	2300      	movs	r3, #0
 8003790:	77fb      	strb	r3, [r7, #31]
 8003792:	e04a      	b.n	800382a <UART_SetConfig+0x346>
 8003794:	2302      	movs	r3, #2
 8003796:	77fb      	strb	r3, [r7, #31]
 8003798:	e047      	b.n	800382a <UART_SetConfig+0x346>
 800379a:	2304      	movs	r3, #4
 800379c:	77fb      	strb	r3, [r7, #31]
 800379e:	e044      	b.n	800382a <UART_SetConfig+0x346>
 80037a0:	2308      	movs	r3, #8
 80037a2:	77fb      	strb	r3, [r7, #31]
 80037a4:	e041      	b.n	800382a <UART_SetConfig+0x346>
 80037a6:	2310      	movs	r3, #16
 80037a8:	77fb      	strb	r3, [r7, #31]
 80037aa:	e03e      	b.n	800382a <UART_SetConfig+0x346>
 80037ac:	efff69f3 	.word	0xefff69f3
 80037b0:	40011000 	.word	0x40011000
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40004400 	.word	0x40004400
 80037bc:	40004800 	.word	0x40004800
 80037c0:	40004c00 	.word	0x40004c00
 80037c4:	40005000 	.word	0x40005000
 80037c8:	40011400 	.word	0x40011400
 80037cc:	40007800 	.word	0x40007800
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a71      	ldr	r2, [pc, #452]	; (800399c <UART_SetConfig+0x4b8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d125      	bne.n	8003826 <UART_SetConfig+0x342>
 80037da:	4b71      	ldr	r3, [pc, #452]	; (80039a0 <UART_SetConfig+0x4bc>)
 80037dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037e4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037e8:	d017      	beq.n	800381a <UART_SetConfig+0x336>
 80037ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037ee:	d817      	bhi.n	8003820 <UART_SetConfig+0x33c>
 80037f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037f4:	d00b      	beq.n	800380e <UART_SetConfig+0x32a>
 80037f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037fa:	d811      	bhi.n	8003820 <UART_SetConfig+0x33c>
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <UART_SetConfig+0x324>
 8003800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003804:	d006      	beq.n	8003814 <UART_SetConfig+0x330>
 8003806:	e00b      	b.n	8003820 <UART_SetConfig+0x33c>
 8003808:	2300      	movs	r3, #0
 800380a:	77fb      	strb	r3, [r7, #31]
 800380c:	e00d      	b.n	800382a <UART_SetConfig+0x346>
 800380e:	2302      	movs	r3, #2
 8003810:	77fb      	strb	r3, [r7, #31]
 8003812:	e00a      	b.n	800382a <UART_SetConfig+0x346>
 8003814:	2304      	movs	r3, #4
 8003816:	77fb      	strb	r3, [r7, #31]
 8003818:	e007      	b.n	800382a <UART_SetConfig+0x346>
 800381a:	2308      	movs	r3, #8
 800381c:	77fb      	strb	r3, [r7, #31]
 800381e:	e004      	b.n	800382a <UART_SetConfig+0x346>
 8003820:	2310      	movs	r3, #16
 8003822:	77fb      	strb	r3, [r7, #31]
 8003824:	e001      	b.n	800382a <UART_SetConfig+0x346>
 8003826:	2310      	movs	r3, #16
 8003828:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003832:	d15a      	bne.n	80038ea <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8003834:	7ffb      	ldrb	r3, [r7, #31]
 8003836:	2b08      	cmp	r3, #8
 8003838:	d827      	bhi.n	800388a <UART_SetConfig+0x3a6>
 800383a:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <UART_SetConfig+0x35c>)
 800383c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003840:	08003865 	.word	0x08003865
 8003844:	0800386d 	.word	0x0800386d
 8003848:	08003875 	.word	0x08003875
 800384c:	0800388b 	.word	0x0800388b
 8003850:	0800387b 	.word	0x0800387b
 8003854:	0800388b 	.word	0x0800388b
 8003858:	0800388b 	.word	0x0800388b
 800385c:	0800388b 	.word	0x0800388b
 8003860:	08003883 	.word	0x08003883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003864:	f7ff f83c 	bl	80028e0 <HAL_RCC_GetPCLK1Freq>
 8003868:	61b8      	str	r0, [r7, #24]
        break;
 800386a:	e013      	b.n	8003894 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800386c:	f7ff f84c 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8003870:	61b8      	str	r0, [r7, #24]
        break;
 8003872:	e00f      	b.n	8003894 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003874:	4b4b      	ldr	r3, [pc, #300]	; (80039a4 <UART_SetConfig+0x4c0>)
 8003876:	61bb      	str	r3, [r7, #24]
        break;
 8003878:	e00c      	b.n	8003894 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800387a:	f7fe ff43 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 800387e:	61b8      	str	r0, [r7, #24]
        break;
 8003880:	e008      	b.n	8003894 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003886:	61bb      	str	r3, [r7, #24]
        break;
 8003888:	e004      	b.n	8003894 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800388a:	2300      	movs	r3, #0
 800388c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	77bb      	strb	r3, [r7, #30]
        break;
 8003892:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d074      	beq.n	8003984 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	005a      	lsls	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	085b      	lsrs	r3, r3, #1
 80038a4:	441a      	add	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b0f      	cmp	r3, #15
 80038b4:	d916      	bls.n	80038e4 <UART_SetConfig+0x400>
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038bc:	d212      	bcs.n	80038e4 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	f023 030f 	bic.w	r3, r3, #15
 80038c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	085b      	lsrs	r3, r3, #1
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	89fb      	ldrh	r3, [r7, #14]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	89fa      	ldrh	r2, [r7, #14]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	e04f      	b.n	8003984 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	77bb      	strb	r3, [r7, #30]
 80038e8:	e04c      	b.n	8003984 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038ea:	7ffb      	ldrb	r3, [r7, #31]
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d828      	bhi.n	8003942 <UART_SetConfig+0x45e>
 80038f0:	a201      	add	r2, pc, #4	; (adr r2, 80038f8 <UART_SetConfig+0x414>)
 80038f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f6:	bf00      	nop
 80038f8:	0800391d 	.word	0x0800391d
 80038fc:	08003925 	.word	0x08003925
 8003900:	0800392d 	.word	0x0800392d
 8003904:	08003943 	.word	0x08003943
 8003908:	08003933 	.word	0x08003933
 800390c:	08003943 	.word	0x08003943
 8003910:	08003943 	.word	0x08003943
 8003914:	08003943 	.word	0x08003943
 8003918:	0800393b 	.word	0x0800393b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800391c:	f7fe ffe0 	bl	80028e0 <HAL_RCC_GetPCLK1Freq>
 8003920:	61b8      	str	r0, [r7, #24]
        break;
 8003922:	e013      	b.n	800394c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003924:	f7fe fff0 	bl	8002908 <HAL_RCC_GetPCLK2Freq>
 8003928:	61b8      	str	r0, [r7, #24]
        break;
 800392a:	e00f      	b.n	800394c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800392c:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <UART_SetConfig+0x4c0>)
 800392e:	61bb      	str	r3, [r7, #24]
        break;
 8003930:	e00c      	b.n	800394c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003932:	f7fe fee7 	bl	8002704 <HAL_RCC_GetSysClockFreq>
 8003936:	61b8      	str	r0, [r7, #24]
        break;
 8003938:	e008      	b.n	800394c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800393a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800393e:	61bb      	str	r3, [r7, #24]
        break;
 8003940:	e004      	b.n	800394c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8003942:	2300      	movs	r3, #0
 8003944:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	77bb      	strb	r3, [r7, #30]
        break;
 800394a:	bf00      	nop
    }

    if (pclk != 0U)
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d018      	beq.n	8003984 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	085a      	lsrs	r2, r3, #1
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	441a      	add	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	2b0f      	cmp	r3, #15
 800396a:	d909      	bls.n	8003980 <UART_SetConfig+0x49c>
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003972:	d205      	bcs.n	8003980 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	b29a      	uxth	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60da      	str	r2, [r3, #12]
 800397e:	e001      	b.n	8003984 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003990:	7fbb      	ldrb	r3, [r7, #30]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3720      	adds	r7, #32
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40007c00 	.word	0x40007c00
 80039a0:	40023800 	.word	0x40023800
 80039a4:	00f42400 	.word	0x00f42400

080039a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00a      	beq.n	80039d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00a      	beq.n	8003a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	f003 0320 	and.w	r3, r3, #32
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01a      	beq.n	8003abe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003aa6:	d10a      	bne.n	8003abe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	605a      	str	r2, [r3, #4]
  }
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003afc:	f7fd fbde 	bl	80012bc <HAL_GetTick>
 8003b00:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d10e      	bne.n	8003b2e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f82d 	bl	8003b7e <UART_WaitOnFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e023      	b.n	8003b76 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d10e      	bne.n	8003b5a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f817 	bl	8003b7e <UART_WaitOnFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e00d      	b.n	8003b76 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2220      	movs	r2, #32
 8003b5e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2220      	movs	r2, #32
 8003b64:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b09c      	sub	sp, #112	; 0x70
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	60f8      	str	r0, [r7, #12]
 8003b86:	60b9      	str	r1, [r7, #8]
 8003b88:	603b      	str	r3, [r7, #0]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b8e:	e0a5      	b.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b96:	f000 80a1 	beq.w	8003cdc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9a:	f7fd fb8f 	bl	80012bc <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d302      	bcc.n	8003bb0 <UART_WaitOnFlagUntilTimeout+0x32>
 8003baa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d13e      	bne.n	8003c2e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bb8:	e853 3f00 	ldrex	r3, [r3]
 8003bbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003bbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003bc4:	667b      	str	r3, [r7, #100]	; 0x64
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bce:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bd0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003bd4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003bd6:	e841 2300 	strex	r3, r2, [r1]
 8003bda:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1e6      	bne.n	8003bb0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3308      	adds	r3, #8
 8003be8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bec:	e853 3f00 	ldrex	r3, [r3]
 8003bf0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf4:	f023 0301 	bic.w	r3, r3, #1
 8003bf8:	663b      	str	r3, [r7, #96]	; 0x60
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3308      	adds	r3, #8
 8003c00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c02:	64ba      	str	r2, [r7, #72]	; 0x48
 8003c04:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003c08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003c10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e5      	bne.n	8003be2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e067      	b.n	8003cfe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d04f      	beq.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c4a:	d147      	bne.n	8003cdc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c54:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5e:	e853 3f00 	ldrex	r3, [r3]
 8003c62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c74:	637b      	str	r3, [r7, #52]	; 0x34
 8003c76:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c7c:	e841 2300 	strex	r3, r2, [r1]
 8003c80:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e6      	bne.n	8003c56 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	e853 3f00 	ldrex	r3, [r3]
 8003c96:	613b      	str	r3, [r7, #16]
   return(result);
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	f023 0301 	bic.w	r3, r3, #1
 8003c9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	3308      	adds	r3, #8
 8003ca6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003ca8:	623a      	str	r2, [r7, #32]
 8003caa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cac:	69f9      	ldr	r1, [r7, #28]
 8003cae:	6a3a      	ldr	r2, [r7, #32]
 8003cb0:	e841 2300 	strex	r3, r2, [r1]
 8003cb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1e5      	bne.n	8003c88 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e010      	b.n	8003cfe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69da      	ldr	r2, [r3, #28]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	bf0c      	ite	eq
 8003cec:	2301      	moveq	r3, #1
 8003cee:	2300      	movne	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	79fb      	ldrb	r3, [r7, #7]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	f43f af4a 	beq.w	8003b90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3770      	adds	r7, #112	; 0x70
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
	...

08003d08 <__errno>:
 8003d08:	4b01      	ldr	r3, [pc, #4]	; (8003d10 <__errno+0x8>)
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	20000010 	.word	0x20000010

08003d14 <__libc_init_array>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	4d0d      	ldr	r5, [pc, #52]	; (8003d4c <__libc_init_array+0x38>)
 8003d18:	4c0d      	ldr	r4, [pc, #52]	; (8003d50 <__libc_init_array+0x3c>)
 8003d1a:	1b64      	subs	r4, r4, r5
 8003d1c:	10a4      	asrs	r4, r4, #2
 8003d1e:	2600      	movs	r6, #0
 8003d20:	42a6      	cmp	r6, r4
 8003d22:	d109      	bne.n	8003d38 <__libc_init_array+0x24>
 8003d24:	4d0b      	ldr	r5, [pc, #44]	; (8003d54 <__libc_init_array+0x40>)
 8003d26:	4c0c      	ldr	r4, [pc, #48]	; (8003d58 <__libc_init_array+0x44>)
 8003d28:	f004 fb90 	bl	800844c <_init>
 8003d2c:	1b64      	subs	r4, r4, r5
 8003d2e:	10a4      	asrs	r4, r4, #2
 8003d30:	2600      	movs	r6, #0
 8003d32:	42a6      	cmp	r6, r4
 8003d34:	d105      	bne.n	8003d42 <__libc_init_array+0x2e>
 8003d36:	bd70      	pop	{r4, r5, r6, pc}
 8003d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d3c:	4798      	blx	r3
 8003d3e:	3601      	adds	r6, #1
 8003d40:	e7ee      	b.n	8003d20 <__libc_init_array+0xc>
 8003d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d46:	4798      	blx	r3
 8003d48:	3601      	adds	r6, #1
 8003d4a:	e7f2      	b.n	8003d32 <__libc_init_array+0x1e>
 8003d4c:	08008954 	.word	0x08008954
 8003d50:	08008954 	.word	0x08008954
 8003d54:	08008954 	.word	0x08008954
 8003d58:	08008958 	.word	0x08008958

08003d5c <memset>:
 8003d5c:	4402      	add	r2, r0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d100      	bne.n	8003d66 <memset+0xa>
 8003d64:	4770      	bx	lr
 8003d66:	f803 1b01 	strb.w	r1, [r3], #1
 8003d6a:	e7f9      	b.n	8003d60 <memset+0x4>

08003d6c <__cvt>:
 8003d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d6e:	ed2d 8b02 	vpush	{d8}
 8003d72:	eeb0 8b40 	vmov.f64	d8, d0
 8003d76:	b085      	sub	sp, #20
 8003d78:	4617      	mov	r7, r2
 8003d7a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003d7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003d7e:	ee18 2a90 	vmov	r2, s17
 8003d82:	f025 0520 	bic.w	r5, r5, #32
 8003d86:	2a00      	cmp	r2, #0
 8003d88:	bfb6      	itet	lt
 8003d8a:	222d      	movlt	r2, #45	; 0x2d
 8003d8c:	2200      	movge	r2, #0
 8003d8e:	eeb1 8b40 	vneglt.f64	d8, d0
 8003d92:	2d46      	cmp	r5, #70	; 0x46
 8003d94:	460c      	mov	r4, r1
 8003d96:	701a      	strb	r2, [r3, #0]
 8003d98:	d004      	beq.n	8003da4 <__cvt+0x38>
 8003d9a:	2d45      	cmp	r5, #69	; 0x45
 8003d9c:	d100      	bne.n	8003da0 <__cvt+0x34>
 8003d9e:	3401      	adds	r4, #1
 8003da0:	2102      	movs	r1, #2
 8003da2:	e000      	b.n	8003da6 <__cvt+0x3a>
 8003da4:	2103      	movs	r1, #3
 8003da6:	ab03      	add	r3, sp, #12
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	ab02      	add	r3, sp, #8
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	4622      	mov	r2, r4
 8003db0:	4633      	mov	r3, r6
 8003db2:	eeb0 0b48 	vmov.f64	d0, d8
 8003db6:	f001 fd6b 	bl	8005890 <_dtoa_r>
 8003dba:	2d47      	cmp	r5, #71	; 0x47
 8003dbc:	d109      	bne.n	8003dd2 <__cvt+0x66>
 8003dbe:	07fb      	lsls	r3, r7, #31
 8003dc0:	d407      	bmi.n	8003dd2 <__cvt+0x66>
 8003dc2:	9b03      	ldr	r3, [sp, #12]
 8003dc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dc6:	1a1b      	subs	r3, r3, r0
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	b005      	add	sp, #20
 8003dcc:	ecbd 8b02 	vpop	{d8}
 8003dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd2:	2d46      	cmp	r5, #70	; 0x46
 8003dd4:	eb00 0204 	add.w	r2, r0, r4
 8003dd8:	d10c      	bne.n	8003df4 <__cvt+0x88>
 8003dda:	7803      	ldrb	r3, [r0, #0]
 8003ddc:	2b30      	cmp	r3, #48	; 0x30
 8003dde:	d107      	bne.n	8003df0 <__cvt+0x84>
 8003de0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de8:	bf1c      	itt	ne
 8003dea:	f1c4 0401 	rsbne	r4, r4, #1
 8003dee:	6034      	strne	r4, [r6, #0]
 8003df0:	6833      	ldr	r3, [r6, #0]
 8003df2:	441a      	add	r2, r3
 8003df4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dfc:	bf08      	it	eq
 8003dfe:	9203      	streq	r2, [sp, #12]
 8003e00:	2130      	movs	r1, #48	; 0x30
 8003e02:	9b03      	ldr	r3, [sp, #12]
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d2dc      	bcs.n	8003dc2 <__cvt+0x56>
 8003e08:	1c5c      	adds	r4, r3, #1
 8003e0a:	9403      	str	r4, [sp, #12]
 8003e0c:	7019      	strb	r1, [r3, #0]
 8003e0e:	e7f8      	b.n	8003e02 <__cvt+0x96>

08003e10 <__exponent>:
 8003e10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e12:	4603      	mov	r3, r0
 8003e14:	2900      	cmp	r1, #0
 8003e16:	bfb8      	it	lt
 8003e18:	4249      	neglt	r1, r1
 8003e1a:	f803 2b02 	strb.w	r2, [r3], #2
 8003e1e:	bfb4      	ite	lt
 8003e20:	222d      	movlt	r2, #45	; 0x2d
 8003e22:	222b      	movge	r2, #43	; 0x2b
 8003e24:	2909      	cmp	r1, #9
 8003e26:	7042      	strb	r2, [r0, #1]
 8003e28:	dd2a      	ble.n	8003e80 <__exponent+0x70>
 8003e2a:	f10d 0407 	add.w	r4, sp, #7
 8003e2e:	46a4      	mov	ip, r4
 8003e30:	270a      	movs	r7, #10
 8003e32:	46a6      	mov	lr, r4
 8003e34:	460a      	mov	r2, r1
 8003e36:	fb91 f6f7 	sdiv	r6, r1, r7
 8003e3a:	fb07 1516 	mls	r5, r7, r6, r1
 8003e3e:	3530      	adds	r5, #48	; 0x30
 8003e40:	2a63      	cmp	r2, #99	; 0x63
 8003e42:	f104 34ff 	add.w	r4, r4, #4294967295
 8003e46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003e4a:	4631      	mov	r1, r6
 8003e4c:	dcf1      	bgt.n	8003e32 <__exponent+0x22>
 8003e4e:	3130      	adds	r1, #48	; 0x30
 8003e50:	f1ae 0502 	sub.w	r5, lr, #2
 8003e54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003e58:	1c44      	adds	r4, r0, #1
 8003e5a:	4629      	mov	r1, r5
 8003e5c:	4561      	cmp	r1, ip
 8003e5e:	d30a      	bcc.n	8003e76 <__exponent+0x66>
 8003e60:	f10d 0209 	add.w	r2, sp, #9
 8003e64:	eba2 020e 	sub.w	r2, r2, lr
 8003e68:	4565      	cmp	r5, ip
 8003e6a:	bf88      	it	hi
 8003e6c:	2200      	movhi	r2, #0
 8003e6e:	4413      	add	r3, r2
 8003e70:	1a18      	subs	r0, r3, r0
 8003e72:	b003      	add	sp, #12
 8003e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003e7e:	e7ed      	b.n	8003e5c <__exponent+0x4c>
 8003e80:	2330      	movs	r3, #48	; 0x30
 8003e82:	3130      	adds	r1, #48	; 0x30
 8003e84:	7083      	strb	r3, [r0, #2]
 8003e86:	70c1      	strb	r1, [r0, #3]
 8003e88:	1d03      	adds	r3, r0, #4
 8003e8a:	e7f1      	b.n	8003e70 <__exponent+0x60>
 8003e8c:	0000      	movs	r0, r0
	...

08003e90 <_printf_float>:
 8003e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e94:	b08b      	sub	sp, #44	; 0x2c
 8003e96:	460c      	mov	r4, r1
 8003e98:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003e9c:	4616      	mov	r6, r2
 8003e9e:	461f      	mov	r7, r3
 8003ea0:	4605      	mov	r5, r0
 8003ea2:	f002 fedb 	bl	8006c5c <_localeconv_r>
 8003ea6:	f8d0 b000 	ldr.w	fp, [r0]
 8003eaa:	4658      	mov	r0, fp
 8003eac:	f7fc f9c8 	bl	8000240 <strlen>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9308      	str	r3, [sp, #32]
 8003eb4:	f8d8 3000 	ldr.w	r3, [r8]
 8003eb8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003ebc:	6822      	ldr	r2, [r4, #0]
 8003ebe:	3307      	adds	r3, #7
 8003ec0:	f023 0307 	bic.w	r3, r3, #7
 8003ec4:	f103 0108 	add.w	r1, r3, #8
 8003ec8:	f8c8 1000 	str.w	r1, [r8]
 8003ecc:	4682      	mov	sl, r0
 8003ece:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ed2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8003ed6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004138 <_printf_float+0x2a8>
 8003eda:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8003ede:	eeb0 6bc0 	vabs.f64	d6, d0
 8003ee2:	eeb4 6b47 	vcmp.f64	d6, d7
 8003ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eea:	dd24      	ble.n	8003f36 <_printf_float+0xa6>
 8003eec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef4:	d502      	bpl.n	8003efc <_printf_float+0x6c>
 8003ef6:	232d      	movs	r3, #45	; 0x2d
 8003ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003efc:	4b90      	ldr	r3, [pc, #576]	; (8004140 <_printf_float+0x2b0>)
 8003efe:	4891      	ldr	r0, [pc, #580]	; (8004144 <_printf_float+0x2b4>)
 8003f00:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003f04:	bf94      	ite	ls
 8003f06:	4698      	movls	r8, r3
 8003f08:	4680      	movhi	r8, r0
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	6123      	str	r3, [r4, #16]
 8003f0e:	f022 0204 	bic.w	r2, r2, #4
 8003f12:	2300      	movs	r3, #0
 8003f14:	6022      	str	r2, [r4, #0]
 8003f16:	9304      	str	r3, [sp, #16]
 8003f18:	9700      	str	r7, [sp, #0]
 8003f1a:	4633      	mov	r3, r6
 8003f1c:	aa09      	add	r2, sp, #36	; 0x24
 8003f1e:	4621      	mov	r1, r4
 8003f20:	4628      	mov	r0, r5
 8003f22:	f000 f9d3 	bl	80042cc <_printf_common>
 8003f26:	3001      	adds	r0, #1
 8003f28:	f040 808a 	bne.w	8004040 <_printf_float+0x1b0>
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	b00b      	add	sp, #44	; 0x2c
 8003f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f36:	eeb4 0b40 	vcmp.f64	d0, d0
 8003f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f3e:	d709      	bvc.n	8003f54 <_printf_float+0xc4>
 8003f40:	ee10 3a90 	vmov	r3, s1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bfbc      	itt	lt
 8003f48:	232d      	movlt	r3, #45	; 0x2d
 8003f4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003f4e:	487e      	ldr	r0, [pc, #504]	; (8004148 <_printf_float+0x2b8>)
 8003f50:	4b7e      	ldr	r3, [pc, #504]	; (800414c <_printf_float+0x2bc>)
 8003f52:	e7d5      	b.n	8003f00 <_printf_float+0x70>
 8003f54:	6863      	ldr	r3, [r4, #4]
 8003f56:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003f5a:	9104      	str	r1, [sp, #16]
 8003f5c:	1c59      	adds	r1, r3, #1
 8003f5e:	d13c      	bne.n	8003fda <_printf_float+0x14a>
 8003f60:	2306      	movs	r3, #6
 8003f62:	6063      	str	r3, [r4, #4]
 8003f64:	2300      	movs	r3, #0
 8003f66:	9303      	str	r3, [sp, #12]
 8003f68:	ab08      	add	r3, sp, #32
 8003f6a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003f6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f72:	ab07      	add	r3, sp, #28
 8003f74:	6861      	ldr	r1, [r4, #4]
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	6022      	str	r2, [r4, #0]
 8003f7a:	f10d 031b 	add.w	r3, sp, #27
 8003f7e:	4628      	mov	r0, r5
 8003f80:	f7ff fef4 	bl	8003d6c <__cvt>
 8003f84:	9b04      	ldr	r3, [sp, #16]
 8003f86:	9907      	ldr	r1, [sp, #28]
 8003f88:	2b47      	cmp	r3, #71	; 0x47
 8003f8a:	4680      	mov	r8, r0
 8003f8c:	d108      	bne.n	8003fa0 <_printf_float+0x110>
 8003f8e:	1cc8      	adds	r0, r1, #3
 8003f90:	db02      	blt.n	8003f98 <_printf_float+0x108>
 8003f92:	6863      	ldr	r3, [r4, #4]
 8003f94:	4299      	cmp	r1, r3
 8003f96:	dd41      	ble.n	800401c <_printf_float+0x18c>
 8003f98:	f1a9 0902 	sub.w	r9, r9, #2
 8003f9c:	fa5f f989 	uxtb.w	r9, r9
 8003fa0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003fa4:	d820      	bhi.n	8003fe8 <_printf_float+0x158>
 8003fa6:	3901      	subs	r1, #1
 8003fa8:	464a      	mov	r2, r9
 8003faa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003fae:	9107      	str	r1, [sp, #28]
 8003fb0:	f7ff ff2e 	bl	8003e10 <__exponent>
 8003fb4:	9a08      	ldr	r2, [sp, #32]
 8003fb6:	9004      	str	r0, [sp, #16]
 8003fb8:	1813      	adds	r3, r2, r0
 8003fba:	2a01      	cmp	r2, #1
 8003fbc:	6123      	str	r3, [r4, #16]
 8003fbe:	dc02      	bgt.n	8003fc6 <_printf_float+0x136>
 8003fc0:	6822      	ldr	r2, [r4, #0]
 8003fc2:	07d2      	lsls	r2, r2, #31
 8003fc4:	d501      	bpl.n	8003fca <_printf_float+0x13a>
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	6123      	str	r3, [r4, #16]
 8003fca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d0a2      	beq.n	8003f18 <_printf_float+0x88>
 8003fd2:	232d      	movs	r3, #45	; 0x2d
 8003fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fd8:	e79e      	b.n	8003f18 <_printf_float+0x88>
 8003fda:	9904      	ldr	r1, [sp, #16]
 8003fdc:	2947      	cmp	r1, #71	; 0x47
 8003fde:	d1c1      	bne.n	8003f64 <_printf_float+0xd4>
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1bf      	bne.n	8003f64 <_printf_float+0xd4>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e7bc      	b.n	8003f62 <_printf_float+0xd2>
 8003fe8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003fec:	d118      	bne.n	8004020 <_printf_float+0x190>
 8003fee:	2900      	cmp	r1, #0
 8003ff0:	6863      	ldr	r3, [r4, #4]
 8003ff2:	dd0b      	ble.n	800400c <_printf_float+0x17c>
 8003ff4:	6121      	str	r1, [r4, #16]
 8003ff6:	b913      	cbnz	r3, 8003ffe <_printf_float+0x16e>
 8003ff8:	6822      	ldr	r2, [r4, #0]
 8003ffa:	07d0      	lsls	r0, r2, #31
 8003ffc:	d502      	bpl.n	8004004 <_printf_float+0x174>
 8003ffe:	3301      	adds	r3, #1
 8004000:	440b      	add	r3, r1
 8004002:	6123      	str	r3, [r4, #16]
 8004004:	2300      	movs	r3, #0
 8004006:	65a1      	str	r1, [r4, #88]	; 0x58
 8004008:	9304      	str	r3, [sp, #16]
 800400a:	e7de      	b.n	8003fca <_printf_float+0x13a>
 800400c:	b913      	cbnz	r3, 8004014 <_printf_float+0x184>
 800400e:	6822      	ldr	r2, [r4, #0]
 8004010:	07d2      	lsls	r2, r2, #31
 8004012:	d501      	bpl.n	8004018 <_printf_float+0x188>
 8004014:	3302      	adds	r3, #2
 8004016:	e7f4      	b.n	8004002 <_printf_float+0x172>
 8004018:	2301      	movs	r3, #1
 800401a:	e7f2      	b.n	8004002 <_printf_float+0x172>
 800401c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004020:	9b08      	ldr	r3, [sp, #32]
 8004022:	4299      	cmp	r1, r3
 8004024:	db05      	blt.n	8004032 <_printf_float+0x1a2>
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	6121      	str	r1, [r4, #16]
 800402a:	07d8      	lsls	r0, r3, #31
 800402c:	d5ea      	bpl.n	8004004 <_printf_float+0x174>
 800402e:	1c4b      	adds	r3, r1, #1
 8004030:	e7e7      	b.n	8004002 <_printf_float+0x172>
 8004032:	2900      	cmp	r1, #0
 8004034:	bfd4      	ite	le
 8004036:	f1c1 0202 	rsble	r2, r1, #2
 800403a:	2201      	movgt	r2, #1
 800403c:	4413      	add	r3, r2
 800403e:	e7e0      	b.n	8004002 <_printf_float+0x172>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	055a      	lsls	r2, r3, #21
 8004044:	d407      	bmi.n	8004056 <_printf_float+0x1c6>
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	4642      	mov	r2, r8
 800404a:	4631      	mov	r1, r6
 800404c:	4628      	mov	r0, r5
 800404e:	47b8      	blx	r7
 8004050:	3001      	adds	r0, #1
 8004052:	d12a      	bne.n	80040aa <_printf_float+0x21a>
 8004054:	e76a      	b.n	8003f2c <_printf_float+0x9c>
 8004056:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800405a:	f240 80e2 	bls.w	8004222 <_printf_float+0x392>
 800405e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004062:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800406a:	d133      	bne.n	80040d4 <_printf_float+0x244>
 800406c:	4a38      	ldr	r2, [pc, #224]	; (8004150 <_printf_float+0x2c0>)
 800406e:	2301      	movs	r3, #1
 8004070:	4631      	mov	r1, r6
 8004072:	4628      	mov	r0, r5
 8004074:	47b8      	blx	r7
 8004076:	3001      	adds	r0, #1
 8004078:	f43f af58 	beq.w	8003f2c <_printf_float+0x9c>
 800407c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004080:	429a      	cmp	r2, r3
 8004082:	db02      	blt.n	800408a <_printf_float+0x1fa>
 8004084:	6823      	ldr	r3, [r4, #0]
 8004086:	07d8      	lsls	r0, r3, #31
 8004088:	d50f      	bpl.n	80040aa <_printf_float+0x21a>
 800408a:	4653      	mov	r3, sl
 800408c:	465a      	mov	r2, fp
 800408e:	4631      	mov	r1, r6
 8004090:	4628      	mov	r0, r5
 8004092:	47b8      	blx	r7
 8004094:	3001      	adds	r0, #1
 8004096:	f43f af49 	beq.w	8003f2c <_printf_float+0x9c>
 800409a:	f04f 0800 	mov.w	r8, #0
 800409e:	f104 091a 	add.w	r9, r4, #26
 80040a2:	9b08      	ldr	r3, [sp, #32]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	4543      	cmp	r3, r8
 80040a8:	dc09      	bgt.n	80040be <_printf_float+0x22e>
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	079b      	lsls	r3, r3, #30
 80040ae:	f100 8108 	bmi.w	80042c2 <_printf_float+0x432>
 80040b2:	68e0      	ldr	r0, [r4, #12]
 80040b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040b6:	4298      	cmp	r0, r3
 80040b8:	bfb8      	it	lt
 80040ba:	4618      	movlt	r0, r3
 80040bc:	e738      	b.n	8003f30 <_printf_float+0xa0>
 80040be:	2301      	movs	r3, #1
 80040c0:	464a      	mov	r2, r9
 80040c2:	4631      	mov	r1, r6
 80040c4:	4628      	mov	r0, r5
 80040c6:	47b8      	blx	r7
 80040c8:	3001      	adds	r0, #1
 80040ca:	f43f af2f 	beq.w	8003f2c <_printf_float+0x9c>
 80040ce:	f108 0801 	add.w	r8, r8, #1
 80040d2:	e7e6      	b.n	80040a2 <_printf_float+0x212>
 80040d4:	9b07      	ldr	r3, [sp, #28]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	dc3c      	bgt.n	8004154 <_printf_float+0x2c4>
 80040da:	4a1d      	ldr	r2, [pc, #116]	; (8004150 <_printf_float+0x2c0>)
 80040dc:	2301      	movs	r3, #1
 80040de:	4631      	mov	r1, r6
 80040e0:	4628      	mov	r0, r5
 80040e2:	47b8      	blx	r7
 80040e4:	3001      	adds	r0, #1
 80040e6:	f43f af21 	beq.w	8003f2c <_printf_float+0x9c>
 80040ea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	d102      	bne.n	80040f8 <_printf_float+0x268>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	07d9      	lsls	r1, r3, #31
 80040f6:	d5d8      	bpl.n	80040aa <_printf_float+0x21a>
 80040f8:	4653      	mov	r3, sl
 80040fa:	465a      	mov	r2, fp
 80040fc:	4631      	mov	r1, r6
 80040fe:	4628      	mov	r0, r5
 8004100:	47b8      	blx	r7
 8004102:	3001      	adds	r0, #1
 8004104:	f43f af12 	beq.w	8003f2c <_printf_float+0x9c>
 8004108:	f04f 0900 	mov.w	r9, #0
 800410c:	f104 0a1a 	add.w	sl, r4, #26
 8004110:	9b07      	ldr	r3, [sp, #28]
 8004112:	425b      	negs	r3, r3
 8004114:	454b      	cmp	r3, r9
 8004116:	dc01      	bgt.n	800411c <_printf_float+0x28c>
 8004118:	9b08      	ldr	r3, [sp, #32]
 800411a:	e795      	b.n	8004048 <_printf_float+0x1b8>
 800411c:	2301      	movs	r3, #1
 800411e:	4652      	mov	r2, sl
 8004120:	4631      	mov	r1, r6
 8004122:	4628      	mov	r0, r5
 8004124:	47b8      	blx	r7
 8004126:	3001      	adds	r0, #1
 8004128:	f43f af00 	beq.w	8003f2c <_printf_float+0x9c>
 800412c:	f109 0901 	add.w	r9, r9, #1
 8004130:	e7ee      	b.n	8004110 <_printf_float+0x280>
 8004132:	bf00      	nop
 8004134:	f3af 8000 	nop.w
 8004138:	ffffffff 	.word	0xffffffff
 800413c:	7fefffff 	.word	0x7fefffff
 8004140:	08008498 	.word	0x08008498
 8004144:	0800849c 	.word	0x0800849c
 8004148:	080084a4 	.word	0x080084a4
 800414c:	080084a0 	.word	0x080084a0
 8004150:	080084a8 	.word	0x080084a8
 8004154:	9a08      	ldr	r2, [sp, #32]
 8004156:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004158:	429a      	cmp	r2, r3
 800415a:	bfa8      	it	ge
 800415c:	461a      	movge	r2, r3
 800415e:	2a00      	cmp	r2, #0
 8004160:	4691      	mov	r9, r2
 8004162:	dc38      	bgt.n	80041d6 <_printf_float+0x346>
 8004164:	2300      	movs	r3, #0
 8004166:	9305      	str	r3, [sp, #20]
 8004168:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800416c:	f104 021a 	add.w	r2, r4, #26
 8004170:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004172:	9905      	ldr	r1, [sp, #20]
 8004174:	9304      	str	r3, [sp, #16]
 8004176:	eba3 0309 	sub.w	r3, r3, r9
 800417a:	428b      	cmp	r3, r1
 800417c:	dc33      	bgt.n	80041e6 <_printf_float+0x356>
 800417e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004182:	429a      	cmp	r2, r3
 8004184:	db3c      	blt.n	8004200 <_printf_float+0x370>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	07da      	lsls	r2, r3, #31
 800418a:	d439      	bmi.n	8004200 <_printf_float+0x370>
 800418c:	9a08      	ldr	r2, [sp, #32]
 800418e:	9b04      	ldr	r3, [sp, #16]
 8004190:	9907      	ldr	r1, [sp, #28]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	eba2 0901 	sub.w	r9, r2, r1
 8004198:	4599      	cmp	r9, r3
 800419a:	bfa8      	it	ge
 800419c:	4699      	movge	r9, r3
 800419e:	f1b9 0f00 	cmp.w	r9, #0
 80041a2:	dc35      	bgt.n	8004210 <_printf_float+0x380>
 80041a4:	f04f 0800 	mov.w	r8, #0
 80041a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041ac:	f104 0a1a 	add.w	sl, r4, #26
 80041b0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	eba3 0309 	sub.w	r3, r3, r9
 80041ba:	4543      	cmp	r3, r8
 80041bc:	f77f af75 	ble.w	80040aa <_printf_float+0x21a>
 80041c0:	2301      	movs	r3, #1
 80041c2:	4652      	mov	r2, sl
 80041c4:	4631      	mov	r1, r6
 80041c6:	4628      	mov	r0, r5
 80041c8:	47b8      	blx	r7
 80041ca:	3001      	adds	r0, #1
 80041cc:	f43f aeae 	beq.w	8003f2c <_printf_float+0x9c>
 80041d0:	f108 0801 	add.w	r8, r8, #1
 80041d4:	e7ec      	b.n	80041b0 <_printf_float+0x320>
 80041d6:	4613      	mov	r3, r2
 80041d8:	4631      	mov	r1, r6
 80041da:	4642      	mov	r2, r8
 80041dc:	4628      	mov	r0, r5
 80041de:	47b8      	blx	r7
 80041e0:	3001      	adds	r0, #1
 80041e2:	d1bf      	bne.n	8004164 <_printf_float+0x2d4>
 80041e4:	e6a2      	b.n	8003f2c <_printf_float+0x9c>
 80041e6:	2301      	movs	r3, #1
 80041e8:	4631      	mov	r1, r6
 80041ea:	4628      	mov	r0, r5
 80041ec:	9204      	str	r2, [sp, #16]
 80041ee:	47b8      	blx	r7
 80041f0:	3001      	adds	r0, #1
 80041f2:	f43f ae9b 	beq.w	8003f2c <_printf_float+0x9c>
 80041f6:	9b05      	ldr	r3, [sp, #20]
 80041f8:	9a04      	ldr	r2, [sp, #16]
 80041fa:	3301      	adds	r3, #1
 80041fc:	9305      	str	r3, [sp, #20]
 80041fe:	e7b7      	b.n	8004170 <_printf_float+0x2e0>
 8004200:	4653      	mov	r3, sl
 8004202:	465a      	mov	r2, fp
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	47b8      	blx	r7
 800420a:	3001      	adds	r0, #1
 800420c:	d1be      	bne.n	800418c <_printf_float+0x2fc>
 800420e:	e68d      	b.n	8003f2c <_printf_float+0x9c>
 8004210:	9a04      	ldr	r2, [sp, #16]
 8004212:	464b      	mov	r3, r9
 8004214:	4442      	add	r2, r8
 8004216:	4631      	mov	r1, r6
 8004218:	4628      	mov	r0, r5
 800421a:	47b8      	blx	r7
 800421c:	3001      	adds	r0, #1
 800421e:	d1c1      	bne.n	80041a4 <_printf_float+0x314>
 8004220:	e684      	b.n	8003f2c <_printf_float+0x9c>
 8004222:	9a08      	ldr	r2, [sp, #32]
 8004224:	2a01      	cmp	r2, #1
 8004226:	dc01      	bgt.n	800422c <_printf_float+0x39c>
 8004228:	07db      	lsls	r3, r3, #31
 800422a:	d537      	bpl.n	800429c <_printf_float+0x40c>
 800422c:	2301      	movs	r3, #1
 800422e:	4642      	mov	r2, r8
 8004230:	4631      	mov	r1, r6
 8004232:	4628      	mov	r0, r5
 8004234:	47b8      	blx	r7
 8004236:	3001      	adds	r0, #1
 8004238:	f43f ae78 	beq.w	8003f2c <_printf_float+0x9c>
 800423c:	4653      	mov	r3, sl
 800423e:	465a      	mov	r2, fp
 8004240:	4631      	mov	r1, r6
 8004242:	4628      	mov	r0, r5
 8004244:	47b8      	blx	r7
 8004246:	3001      	adds	r0, #1
 8004248:	f43f ae70 	beq.w	8003f2c <_printf_float+0x9c>
 800424c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004250:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004258:	d01b      	beq.n	8004292 <_printf_float+0x402>
 800425a:	9b08      	ldr	r3, [sp, #32]
 800425c:	f108 0201 	add.w	r2, r8, #1
 8004260:	3b01      	subs	r3, #1
 8004262:	4631      	mov	r1, r6
 8004264:	4628      	mov	r0, r5
 8004266:	47b8      	blx	r7
 8004268:	3001      	adds	r0, #1
 800426a:	d10e      	bne.n	800428a <_printf_float+0x3fa>
 800426c:	e65e      	b.n	8003f2c <_printf_float+0x9c>
 800426e:	2301      	movs	r3, #1
 8004270:	464a      	mov	r2, r9
 8004272:	4631      	mov	r1, r6
 8004274:	4628      	mov	r0, r5
 8004276:	47b8      	blx	r7
 8004278:	3001      	adds	r0, #1
 800427a:	f43f ae57 	beq.w	8003f2c <_printf_float+0x9c>
 800427e:	f108 0801 	add.w	r8, r8, #1
 8004282:	9b08      	ldr	r3, [sp, #32]
 8004284:	3b01      	subs	r3, #1
 8004286:	4543      	cmp	r3, r8
 8004288:	dcf1      	bgt.n	800426e <_printf_float+0x3de>
 800428a:	9b04      	ldr	r3, [sp, #16]
 800428c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004290:	e6db      	b.n	800404a <_printf_float+0x1ba>
 8004292:	f04f 0800 	mov.w	r8, #0
 8004296:	f104 091a 	add.w	r9, r4, #26
 800429a:	e7f2      	b.n	8004282 <_printf_float+0x3f2>
 800429c:	2301      	movs	r3, #1
 800429e:	4642      	mov	r2, r8
 80042a0:	e7df      	b.n	8004262 <_printf_float+0x3d2>
 80042a2:	2301      	movs	r3, #1
 80042a4:	464a      	mov	r2, r9
 80042a6:	4631      	mov	r1, r6
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	f43f ae3d 	beq.w	8003f2c <_printf_float+0x9c>
 80042b2:	f108 0801 	add.w	r8, r8, #1
 80042b6:	68e3      	ldr	r3, [r4, #12]
 80042b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80042ba:	1a5b      	subs	r3, r3, r1
 80042bc:	4543      	cmp	r3, r8
 80042be:	dcf0      	bgt.n	80042a2 <_printf_float+0x412>
 80042c0:	e6f7      	b.n	80040b2 <_printf_float+0x222>
 80042c2:	f04f 0800 	mov.w	r8, #0
 80042c6:	f104 0919 	add.w	r9, r4, #25
 80042ca:	e7f4      	b.n	80042b6 <_printf_float+0x426>

080042cc <_printf_common>:
 80042cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d0:	4616      	mov	r6, r2
 80042d2:	4699      	mov	r9, r3
 80042d4:	688a      	ldr	r2, [r1, #8]
 80042d6:	690b      	ldr	r3, [r1, #16]
 80042d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042dc:	4293      	cmp	r3, r2
 80042de:	bfb8      	it	lt
 80042e0:	4613      	movlt	r3, r2
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042e8:	4607      	mov	r7, r0
 80042ea:	460c      	mov	r4, r1
 80042ec:	b10a      	cbz	r2, 80042f2 <_printf_common+0x26>
 80042ee:	3301      	adds	r3, #1
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	0699      	lsls	r1, r3, #26
 80042f6:	bf42      	ittt	mi
 80042f8:	6833      	ldrmi	r3, [r6, #0]
 80042fa:	3302      	addmi	r3, #2
 80042fc:	6033      	strmi	r3, [r6, #0]
 80042fe:	6825      	ldr	r5, [r4, #0]
 8004300:	f015 0506 	ands.w	r5, r5, #6
 8004304:	d106      	bne.n	8004314 <_printf_common+0x48>
 8004306:	f104 0a19 	add.w	sl, r4, #25
 800430a:	68e3      	ldr	r3, [r4, #12]
 800430c:	6832      	ldr	r2, [r6, #0]
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	42ab      	cmp	r3, r5
 8004312:	dc26      	bgt.n	8004362 <_printf_common+0x96>
 8004314:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004318:	1e13      	subs	r3, r2, #0
 800431a:	6822      	ldr	r2, [r4, #0]
 800431c:	bf18      	it	ne
 800431e:	2301      	movne	r3, #1
 8004320:	0692      	lsls	r2, r2, #26
 8004322:	d42b      	bmi.n	800437c <_printf_common+0xb0>
 8004324:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004328:	4649      	mov	r1, r9
 800432a:	4638      	mov	r0, r7
 800432c:	47c0      	blx	r8
 800432e:	3001      	adds	r0, #1
 8004330:	d01e      	beq.n	8004370 <_printf_common+0xa4>
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	68e5      	ldr	r5, [r4, #12]
 8004336:	6832      	ldr	r2, [r6, #0]
 8004338:	f003 0306 	and.w	r3, r3, #6
 800433c:	2b04      	cmp	r3, #4
 800433e:	bf08      	it	eq
 8004340:	1aad      	subeq	r5, r5, r2
 8004342:	68a3      	ldr	r3, [r4, #8]
 8004344:	6922      	ldr	r2, [r4, #16]
 8004346:	bf0c      	ite	eq
 8004348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800434c:	2500      	movne	r5, #0
 800434e:	4293      	cmp	r3, r2
 8004350:	bfc4      	itt	gt
 8004352:	1a9b      	subgt	r3, r3, r2
 8004354:	18ed      	addgt	r5, r5, r3
 8004356:	2600      	movs	r6, #0
 8004358:	341a      	adds	r4, #26
 800435a:	42b5      	cmp	r5, r6
 800435c:	d11a      	bne.n	8004394 <_printf_common+0xc8>
 800435e:	2000      	movs	r0, #0
 8004360:	e008      	b.n	8004374 <_printf_common+0xa8>
 8004362:	2301      	movs	r3, #1
 8004364:	4652      	mov	r2, sl
 8004366:	4649      	mov	r1, r9
 8004368:	4638      	mov	r0, r7
 800436a:	47c0      	blx	r8
 800436c:	3001      	adds	r0, #1
 800436e:	d103      	bne.n	8004378 <_printf_common+0xac>
 8004370:	f04f 30ff 	mov.w	r0, #4294967295
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004378:	3501      	adds	r5, #1
 800437a:	e7c6      	b.n	800430a <_printf_common+0x3e>
 800437c:	18e1      	adds	r1, r4, r3
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	2030      	movs	r0, #48	; 0x30
 8004382:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004386:	4422      	add	r2, r4
 8004388:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800438c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004390:	3302      	adds	r3, #2
 8004392:	e7c7      	b.n	8004324 <_printf_common+0x58>
 8004394:	2301      	movs	r3, #1
 8004396:	4622      	mov	r2, r4
 8004398:	4649      	mov	r1, r9
 800439a:	4638      	mov	r0, r7
 800439c:	47c0      	blx	r8
 800439e:	3001      	adds	r0, #1
 80043a0:	d0e6      	beq.n	8004370 <_printf_common+0xa4>
 80043a2:	3601      	adds	r6, #1
 80043a4:	e7d9      	b.n	800435a <_printf_common+0x8e>
	...

080043a8 <_printf_i>:
 80043a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043ac:	460c      	mov	r4, r1
 80043ae:	4691      	mov	r9, r2
 80043b0:	7e27      	ldrb	r7, [r4, #24]
 80043b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80043b4:	2f78      	cmp	r7, #120	; 0x78
 80043b6:	4680      	mov	r8, r0
 80043b8:	469a      	mov	sl, r3
 80043ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043be:	d807      	bhi.n	80043d0 <_printf_i+0x28>
 80043c0:	2f62      	cmp	r7, #98	; 0x62
 80043c2:	d80a      	bhi.n	80043da <_printf_i+0x32>
 80043c4:	2f00      	cmp	r7, #0
 80043c6:	f000 80d8 	beq.w	800457a <_printf_i+0x1d2>
 80043ca:	2f58      	cmp	r7, #88	; 0x58
 80043cc:	f000 80a3 	beq.w	8004516 <_printf_i+0x16e>
 80043d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80043d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043d8:	e03a      	b.n	8004450 <_printf_i+0xa8>
 80043da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043de:	2b15      	cmp	r3, #21
 80043e0:	d8f6      	bhi.n	80043d0 <_printf_i+0x28>
 80043e2:	a001      	add	r0, pc, #4	; (adr r0, 80043e8 <_printf_i+0x40>)
 80043e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80043e8:	08004441 	.word	0x08004441
 80043ec:	08004455 	.word	0x08004455
 80043f0:	080043d1 	.word	0x080043d1
 80043f4:	080043d1 	.word	0x080043d1
 80043f8:	080043d1 	.word	0x080043d1
 80043fc:	080043d1 	.word	0x080043d1
 8004400:	08004455 	.word	0x08004455
 8004404:	080043d1 	.word	0x080043d1
 8004408:	080043d1 	.word	0x080043d1
 800440c:	080043d1 	.word	0x080043d1
 8004410:	080043d1 	.word	0x080043d1
 8004414:	08004561 	.word	0x08004561
 8004418:	08004485 	.word	0x08004485
 800441c:	08004543 	.word	0x08004543
 8004420:	080043d1 	.word	0x080043d1
 8004424:	080043d1 	.word	0x080043d1
 8004428:	08004583 	.word	0x08004583
 800442c:	080043d1 	.word	0x080043d1
 8004430:	08004485 	.word	0x08004485
 8004434:	080043d1 	.word	0x080043d1
 8004438:	080043d1 	.word	0x080043d1
 800443c:	0800454b 	.word	0x0800454b
 8004440:	680b      	ldr	r3, [r1, #0]
 8004442:	1d1a      	adds	r2, r3, #4
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	600a      	str	r2, [r1, #0]
 8004448:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800444c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004450:	2301      	movs	r3, #1
 8004452:	e0a3      	b.n	800459c <_printf_i+0x1f4>
 8004454:	6825      	ldr	r5, [r4, #0]
 8004456:	6808      	ldr	r0, [r1, #0]
 8004458:	062e      	lsls	r6, r5, #24
 800445a:	f100 0304 	add.w	r3, r0, #4
 800445e:	d50a      	bpl.n	8004476 <_printf_i+0xce>
 8004460:	6805      	ldr	r5, [r0, #0]
 8004462:	600b      	str	r3, [r1, #0]
 8004464:	2d00      	cmp	r5, #0
 8004466:	da03      	bge.n	8004470 <_printf_i+0xc8>
 8004468:	232d      	movs	r3, #45	; 0x2d
 800446a:	426d      	negs	r5, r5
 800446c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004470:	485e      	ldr	r0, [pc, #376]	; (80045ec <_printf_i+0x244>)
 8004472:	230a      	movs	r3, #10
 8004474:	e019      	b.n	80044aa <_printf_i+0x102>
 8004476:	f015 0f40 	tst.w	r5, #64	; 0x40
 800447a:	6805      	ldr	r5, [r0, #0]
 800447c:	600b      	str	r3, [r1, #0]
 800447e:	bf18      	it	ne
 8004480:	b22d      	sxthne	r5, r5
 8004482:	e7ef      	b.n	8004464 <_printf_i+0xbc>
 8004484:	680b      	ldr	r3, [r1, #0]
 8004486:	6825      	ldr	r5, [r4, #0]
 8004488:	1d18      	adds	r0, r3, #4
 800448a:	6008      	str	r0, [r1, #0]
 800448c:	0628      	lsls	r0, r5, #24
 800448e:	d501      	bpl.n	8004494 <_printf_i+0xec>
 8004490:	681d      	ldr	r5, [r3, #0]
 8004492:	e002      	b.n	800449a <_printf_i+0xf2>
 8004494:	0669      	lsls	r1, r5, #25
 8004496:	d5fb      	bpl.n	8004490 <_printf_i+0xe8>
 8004498:	881d      	ldrh	r5, [r3, #0]
 800449a:	4854      	ldr	r0, [pc, #336]	; (80045ec <_printf_i+0x244>)
 800449c:	2f6f      	cmp	r7, #111	; 0x6f
 800449e:	bf0c      	ite	eq
 80044a0:	2308      	moveq	r3, #8
 80044a2:	230a      	movne	r3, #10
 80044a4:	2100      	movs	r1, #0
 80044a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044aa:	6866      	ldr	r6, [r4, #4]
 80044ac:	60a6      	str	r6, [r4, #8]
 80044ae:	2e00      	cmp	r6, #0
 80044b0:	bfa2      	ittt	ge
 80044b2:	6821      	ldrge	r1, [r4, #0]
 80044b4:	f021 0104 	bicge.w	r1, r1, #4
 80044b8:	6021      	strge	r1, [r4, #0]
 80044ba:	b90d      	cbnz	r5, 80044c0 <_printf_i+0x118>
 80044bc:	2e00      	cmp	r6, #0
 80044be:	d04d      	beq.n	800455c <_printf_i+0x1b4>
 80044c0:	4616      	mov	r6, r2
 80044c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80044c6:	fb03 5711 	mls	r7, r3, r1, r5
 80044ca:	5dc7      	ldrb	r7, [r0, r7]
 80044cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044d0:	462f      	mov	r7, r5
 80044d2:	42bb      	cmp	r3, r7
 80044d4:	460d      	mov	r5, r1
 80044d6:	d9f4      	bls.n	80044c2 <_printf_i+0x11a>
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d10b      	bne.n	80044f4 <_printf_i+0x14c>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	07df      	lsls	r7, r3, #31
 80044e0:	d508      	bpl.n	80044f4 <_printf_i+0x14c>
 80044e2:	6923      	ldr	r3, [r4, #16]
 80044e4:	6861      	ldr	r1, [r4, #4]
 80044e6:	4299      	cmp	r1, r3
 80044e8:	bfde      	ittt	le
 80044ea:	2330      	movle	r3, #48	; 0x30
 80044ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044f4:	1b92      	subs	r2, r2, r6
 80044f6:	6122      	str	r2, [r4, #16]
 80044f8:	f8cd a000 	str.w	sl, [sp]
 80044fc:	464b      	mov	r3, r9
 80044fe:	aa03      	add	r2, sp, #12
 8004500:	4621      	mov	r1, r4
 8004502:	4640      	mov	r0, r8
 8004504:	f7ff fee2 	bl	80042cc <_printf_common>
 8004508:	3001      	adds	r0, #1
 800450a:	d14c      	bne.n	80045a6 <_printf_i+0x1fe>
 800450c:	f04f 30ff 	mov.w	r0, #4294967295
 8004510:	b004      	add	sp, #16
 8004512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004516:	4835      	ldr	r0, [pc, #212]	; (80045ec <_printf_i+0x244>)
 8004518:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	680e      	ldr	r6, [r1, #0]
 8004520:	061f      	lsls	r7, r3, #24
 8004522:	f856 5b04 	ldr.w	r5, [r6], #4
 8004526:	600e      	str	r6, [r1, #0]
 8004528:	d514      	bpl.n	8004554 <_printf_i+0x1ac>
 800452a:	07d9      	lsls	r1, r3, #31
 800452c:	bf44      	itt	mi
 800452e:	f043 0320 	orrmi.w	r3, r3, #32
 8004532:	6023      	strmi	r3, [r4, #0]
 8004534:	b91d      	cbnz	r5, 800453e <_printf_i+0x196>
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	f023 0320 	bic.w	r3, r3, #32
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	2310      	movs	r3, #16
 8004540:	e7b0      	b.n	80044a4 <_printf_i+0xfc>
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	f043 0320 	orr.w	r3, r3, #32
 8004548:	6023      	str	r3, [r4, #0]
 800454a:	2378      	movs	r3, #120	; 0x78
 800454c:	4828      	ldr	r0, [pc, #160]	; (80045f0 <_printf_i+0x248>)
 800454e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004552:	e7e3      	b.n	800451c <_printf_i+0x174>
 8004554:	065e      	lsls	r6, r3, #25
 8004556:	bf48      	it	mi
 8004558:	b2ad      	uxthmi	r5, r5
 800455a:	e7e6      	b.n	800452a <_printf_i+0x182>
 800455c:	4616      	mov	r6, r2
 800455e:	e7bb      	b.n	80044d8 <_printf_i+0x130>
 8004560:	680b      	ldr	r3, [r1, #0]
 8004562:	6826      	ldr	r6, [r4, #0]
 8004564:	6960      	ldr	r0, [r4, #20]
 8004566:	1d1d      	adds	r5, r3, #4
 8004568:	600d      	str	r5, [r1, #0]
 800456a:	0635      	lsls	r5, r6, #24
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	d501      	bpl.n	8004574 <_printf_i+0x1cc>
 8004570:	6018      	str	r0, [r3, #0]
 8004572:	e002      	b.n	800457a <_printf_i+0x1d2>
 8004574:	0671      	lsls	r1, r6, #25
 8004576:	d5fb      	bpl.n	8004570 <_printf_i+0x1c8>
 8004578:	8018      	strh	r0, [r3, #0]
 800457a:	2300      	movs	r3, #0
 800457c:	6123      	str	r3, [r4, #16]
 800457e:	4616      	mov	r6, r2
 8004580:	e7ba      	b.n	80044f8 <_printf_i+0x150>
 8004582:	680b      	ldr	r3, [r1, #0]
 8004584:	1d1a      	adds	r2, r3, #4
 8004586:	600a      	str	r2, [r1, #0]
 8004588:	681e      	ldr	r6, [r3, #0]
 800458a:	6862      	ldr	r2, [r4, #4]
 800458c:	2100      	movs	r1, #0
 800458e:	4630      	mov	r0, r6
 8004590:	f7fb fe5e 	bl	8000250 <memchr>
 8004594:	b108      	cbz	r0, 800459a <_printf_i+0x1f2>
 8004596:	1b80      	subs	r0, r0, r6
 8004598:	6060      	str	r0, [r4, #4]
 800459a:	6863      	ldr	r3, [r4, #4]
 800459c:	6123      	str	r3, [r4, #16]
 800459e:	2300      	movs	r3, #0
 80045a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045a4:	e7a8      	b.n	80044f8 <_printf_i+0x150>
 80045a6:	6923      	ldr	r3, [r4, #16]
 80045a8:	4632      	mov	r2, r6
 80045aa:	4649      	mov	r1, r9
 80045ac:	4640      	mov	r0, r8
 80045ae:	47d0      	blx	sl
 80045b0:	3001      	adds	r0, #1
 80045b2:	d0ab      	beq.n	800450c <_printf_i+0x164>
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	079b      	lsls	r3, r3, #30
 80045b8:	d413      	bmi.n	80045e2 <_printf_i+0x23a>
 80045ba:	68e0      	ldr	r0, [r4, #12]
 80045bc:	9b03      	ldr	r3, [sp, #12]
 80045be:	4298      	cmp	r0, r3
 80045c0:	bfb8      	it	lt
 80045c2:	4618      	movlt	r0, r3
 80045c4:	e7a4      	b.n	8004510 <_printf_i+0x168>
 80045c6:	2301      	movs	r3, #1
 80045c8:	4632      	mov	r2, r6
 80045ca:	4649      	mov	r1, r9
 80045cc:	4640      	mov	r0, r8
 80045ce:	47d0      	blx	sl
 80045d0:	3001      	adds	r0, #1
 80045d2:	d09b      	beq.n	800450c <_printf_i+0x164>
 80045d4:	3501      	adds	r5, #1
 80045d6:	68e3      	ldr	r3, [r4, #12]
 80045d8:	9903      	ldr	r1, [sp, #12]
 80045da:	1a5b      	subs	r3, r3, r1
 80045dc:	42ab      	cmp	r3, r5
 80045de:	dcf2      	bgt.n	80045c6 <_printf_i+0x21e>
 80045e0:	e7eb      	b.n	80045ba <_printf_i+0x212>
 80045e2:	2500      	movs	r5, #0
 80045e4:	f104 0619 	add.w	r6, r4, #25
 80045e8:	e7f5      	b.n	80045d6 <_printf_i+0x22e>
 80045ea:	bf00      	nop
 80045ec:	080084aa 	.word	0x080084aa
 80045f0:	080084bb 	.word	0x080084bb

080045f4 <_scanf_float>:
 80045f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f8:	b087      	sub	sp, #28
 80045fa:	4617      	mov	r7, r2
 80045fc:	9303      	str	r3, [sp, #12]
 80045fe:	688b      	ldr	r3, [r1, #8]
 8004600:	1e5a      	subs	r2, r3, #1
 8004602:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004606:	bf83      	ittte	hi
 8004608:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800460c:	195b      	addhi	r3, r3, r5
 800460e:	9302      	strhi	r3, [sp, #8]
 8004610:	2300      	movls	r3, #0
 8004612:	bf86      	itte	hi
 8004614:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004618:	608b      	strhi	r3, [r1, #8]
 800461a:	9302      	strls	r3, [sp, #8]
 800461c:	680b      	ldr	r3, [r1, #0]
 800461e:	468b      	mov	fp, r1
 8004620:	2500      	movs	r5, #0
 8004622:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004626:	f84b 3b1c 	str.w	r3, [fp], #28
 800462a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800462e:	4680      	mov	r8, r0
 8004630:	460c      	mov	r4, r1
 8004632:	465e      	mov	r6, fp
 8004634:	46aa      	mov	sl, r5
 8004636:	46a9      	mov	r9, r5
 8004638:	9501      	str	r5, [sp, #4]
 800463a:	68a2      	ldr	r2, [r4, #8]
 800463c:	b152      	cbz	r2, 8004654 <_scanf_float+0x60>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	2b4e      	cmp	r3, #78	; 0x4e
 8004644:	d864      	bhi.n	8004710 <_scanf_float+0x11c>
 8004646:	2b40      	cmp	r3, #64	; 0x40
 8004648:	d83c      	bhi.n	80046c4 <_scanf_float+0xd0>
 800464a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800464e:	b2c8      	uxtb	r0, r1
 8004650:	280e      	cmp	r0, #14
 8004652:	d93a      	bls.n	80046ca <_scanf_float+0xd6>
 8004654:	f1b9 0f00 	cmp.w	r9, #0
 8004658:	d003      	beq.n	8004662 <_scanf_float+0x6e>
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004660:	6023      	str	r3, [r4, #0]
 8004662:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004666:	f1ba 0f01 	cmp.w	sl, #1
 800466a:	f200 8113 	bhi.w	8004894 <_scanf_float+0x2a0>
 800466e:	455e      	cmp	r6, fp
 8004670:	f200 8105 	bhi.w	800487e <_scanf_float+0x28a>
 8004674:	2501      	movs	r5, #1
 8004676:	4628      	mov	r0, r5
 8004678:	b007      	add	sp, #28
 800467a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800467e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004682:	2a0d      	cmp	r2, #13
 8004684:	d8e6      	bhi.n	8004654 <_scanf_float+0x60>
 8004686:	a101      	add	r1, pc, #4	; (adr r1, 800468c <_scanf_float+0x98>)
 8004688:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800468c:	080047cb 	.word	0x080047cb
 8004690:	08004655 	.word	0x08004655
 8004694:	08004655 	.word	0x08004655
 8004698:	08004655 	.word	0x08004655
 800469c:	0800482b 	.word	0x0800482b
 80046a0:	08004803 	.word	0x08004803
 80046a4:	08004655 	.word	0x08004655
 80046a8:	08004655 	.word	0x08004655
 80046ac:	080047d9 	.word	0x080047d9
 80046b0:	08004655 	.word	0x08004655
 80046b4:	08004655 	.word	0x08004655
 80046b8:	08004655 	.word	0x08004655
 80046bc:	08004655 	.word	0x08004655
 80046c0:	08004791 	.word	0x08004791
 80046c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80046c8:	e7db      	b.n	8004682 <_scanf_float+0x8e>
 80046ca:	290e      	cmp	r1, #14
 80046cc:	d8c2      	bhi.n	8004654 <_scanf_float+0x60>
 80046ce:	a001      	add	r0, pc, #4	; (adr r0, 80046d4 <_scanf_float+0xe0>)
 80046d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80046d4:	08004783 	.word	0x08004783
 80046d8:	08004655 	.word	0x08004655
 80046dc:	08004783 	.word	0x08004783
 80046e0:	08004817 	.word	0x08004817
 80046e4:	08004655 	.word	0x08004655
 80046e8:	08004731 	.word	0x08004731
 80046ec:	0800476d 	.word	0x0800476d
 80046f0:	0800476d 	.word	0x0800476d
 80046f4:	0800476d 	.word	0x0800476d
 80046f8:	0800476d 	.word	0x0800476d
 80046fc:	0800476d 	.word	0x0800476d
 8004700:	0800476d 	.word	0x0800476d
 8004704:	0800476d 	.word	0x0800476d
 8004708:	0800476d 	.word	0x0800476d
 800470c:	0800476d 	.word	0x0800476d
 8004710:	2b6e      	cmp	r3, #110	; 0x6e
 8004712:	d809      	bhi.n	8004728 <_scanf_float+0x134>
 8004714:	2b60      	cmp	r3, #96	; 0x60
 8004716:	d8b2      	bhi.n	800467e <_scanf_float+0x8a>
 8004718:	2b54      	cmp	r3, #84	; 0x54
 800471a:	d077      	beq.n	800480c <_scanf_float+0x218>
 800471c:	2b59      	cmp	r3, #89	; 0x59
 800471e:	d199      	bne.n	8004654 <_scanf_float+0x60>
 8004720:	2d07      	cmp	r5, #7
 8004722:	d197      	bne.n	8004654 <_scanf_float+0x60>
 8004724:	2508      	movs	r5, #8
 8004726:	e029      	b.n	800477c <_scanf_float+0x188>
 8004728:	2b74      	cmp	r3, #116	; 0x74
 800472a:	d06f      	beq.n	800480c <_scanf_float+0x218>
 800472c:	2b79      	cmp	r3, #121	; 0x79
 800472e:	e7f6      	b.n	800471e <_scanf_float+0x12a>
 8004730:	6821      	ldr	r1, [r4, #0]
 8004732:	05c8      	lsls	r0, r1, #23
 8004734:	d51a      	bpl.n	800476c <_scanf_float+0x178>
 8004736:	9b02      	ldr	r3, [sp, #8]
 8004738:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800473c:	6021      	str	r1, [r4, #0]
 800473e:	f109 0901 	add.w	r9, r9, #1
 8004742:	b11b      	cbz	r3, 800474c <_scanf_float+0x158>
 8004744:	3b01      	subs	r3, #1
 8004746:	3201      	adds	r2, #1
 8004748:	9302      	str	r3, [sp, #8]
 800474a:	60a2      	str	r2, [r4, #8]
 800474c:	68a3      	ldr	r3, [r4, #8]
 800474e:	3b01      	subs	r3, #1
 8004750:	60a3      	str	r3, [r4, #8]
 8004752:	6923      	ldr	r3, [r4, #16]
 8004754:	3301      	adds	r3, #1
 8004756:	6123      	str	r3, [r4, #16]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3b01      	subs	r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	607b      	str	r3, [r7, #4]
 8004760:	f340 8084 	ble.w	800486c <_scanf_float+0x278>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	3301      	adds	r3, #1
 8004768:	603b      	str	r3, [r7, #0]
 800476a:	e766      	b.n	800463a <_scanf_float+0x46>
 800476c:	eb1a 0f05 	cmn.w	sl, r5
 8004770:	f47f af70 	bne.w	8004654 <_scanf_float+0x60>
 8004774:	6822      	ldr	r2, [r4, #0]
 8004776:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800477a:	6022      	str	r2, [r4, #0]
 800477c:	f806 3b01 	strb.w	r3, [r6], #1
 8004780:	e7e4      	b.n	800474c <_scanf_float+0x158>
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	0610      	lsls	r0, r2, #24
 8004786:	f57f af65 	bpl.w	8004654 <_scanf_float+0x60>
 800478a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800478e:	e7f4      	b.n	800477a <_scanf_float+0x186>
 8004790:	f1ba 0f00 	cmp.w	sl, #0
 8004794:	d10e      	bne.n	80047b4 <_scanf_float+0x1c0>
 8004796:	f1b9 0f00 	cmp.w	r9, #0
 800479a:	d10e      	bne.n	80047ba <_scanf_float+0x1c6>
 800479c:	6822      	ldr	r2, [r4, #0]
 800479e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80047a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80047a6:	d108      	bne.n	80047ba <_scanf_float+0x1c6>
 80047a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80047ac:	6022      	str	r2, [r4, #0]
 80047ae:	f04f 0a01 	mov.w	sl, #1
 80047b2:	e7e3      	b.n	800477c <_scanf_float+0x188>
 80047b4:	f1ba 0f02 	cmp.w	sl, #2
 80047b8:	d055      	beq.n	8004866 <_scanf_float+0x272>
 80047ba:	2d01      	cmp	r5, #1
 80047bc:	d002      	beq.n	80047c4 <_scanf_float+0x1d0>
 80047be:	2d04      	cmp	r5, #4
 80047c0:	f47f af48 	bne.w	8004654 <_scanf_float+0x60>
 80047c4:	3501      	adds	r5, #1
 80047c6:	b2ed      	uxtb	r5, r5
 80047c8:	e7d8      	b.n	800477c <_scanf_float+0x188>
 80047ca:	f1ba 0f01 	cmp.w	sl, #1
 80047ce:	f47f af41 	bne.w	8004654 <_scanf_float+0x60>
 80047d2:	f04f 0a02 	mov.w	sl, #2
 80047d6:	e7d1      	b.n	800477c <_scanf_float+0x188>
 80047d8:	b97d      	cbnz	r5, 80047fa <_scanf_float+0x206>
 80047da:	f1b9 0f00 	cmp.w	r9, #0
 80047de:	f47f af3c 	bne.w	800465a <_scanf_float+0x66>
 80047e2:	6822      	ldr	r2, [r4, #0]
 80047e4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80047e8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80047ec:	f47f af39 	bne.w	8004662 <_scanf_float+0x6e>
 80047f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80047f4:	6022      	str	r2, [r4, #0]
 80047f6:	2501      	movs	r5, #1
 80047f8:	e7c0      	b.n	800477c <_scanf_float+0x188>
 80047fa:	2d03      	cmp	r5, #3
 80047fc:	d0e2      	beq.n	80047c4 <_scanf_float+0x1d0>
 80047fe:	2d05      	cmp	r5, #5
 8004800:	e7de      	b.n	80047c0 <_scanf_float+0x1cc>
 8004802:	2d02      	cmp	r5, #2
 8004804:	f47f af26 	bne.w	8004654 <_scanf_float+0x60>
 8004808:	2503      	movs	r5, #3
 800480a:	e7b7      	b.n	800477c <_scanf_float+0x188>
 800480c:	2d06      	cmp	r5, #6
 800480e:	f47f af21 	bne.w	8004654 <_scanf_float+0x60>
 8004812:	2507      	movs	r5, #7
 8004814:	e7b2      	b.n	800477c <_scanf_float+0x188>
 8004816:	6822      	ldr	r2, [r4, #0]
 8004818:	0591      	lsls	r1, r2, #22
 800481a:	f57f af1b 	bpl.w	8004654 <_scanf_float+0x60>
 800481e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004822:	6022      	str	r2, [r4, #0]
 8004824:	f8cd 9004 	str.w	r9, [sp, #4]
 8004828:	e7a8      	b.n	800477c <_scanf_float+0x188>
 800482a:	6822      	ldr	r2, [r4, #0]
 800482c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004830:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004834:	d006      	beq.n	8004844 <_scanf_float+0x250>
 8004836:	0550      	lsls	r0, r2, #21
 8004838:	f57f af0c 	bpl.w	8004654 <_scanf_float+0x60>
 800483c:	f1b9 0f00 	cmp.w	r9, #0
 8004840:	f43f af0f 	beq.w	8004662 <_scanf_float+0x6e>
 8004844:	0591      	lsls	r1, r2, #22
 8004846:	bf58      	it	pl
 8004848:	9901      	ldrpl	r1, [sp, #4]
 800484a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800484e:	bf58      	it	pl
 8004850:	eba9 0101 	subpl.w	r1, r9, r1
 8004854:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004858:	bf58      	it	pl
 800485a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800485e:	6022      	str	r2, [r4, #0]
 8004860:	f04f 0900 	mov.w	r9, #0
 8004864:	e78a      	b.n	800477c <_scanf_float+0x188>
 8004866:	f04f 0a03 	mov.w	sl, #3
 800486a:	e787      	b.n	800477c <_scanf_float+0x188>
 800486c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004870:	4639      	mov	r1, r7
 8004872:	4640      	mov	r0, r8
 8004874:	4798      	blx	r3
 8004876:	2800      	cmp	r0, #0
 8004878:	f43f aedf 	beq.w	800463a <_scanf_float+0x46>
 800487c:	e6ea      	b.n	8004654 <_scanf_float+0x60>
 800487e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004882:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004886:	463a      	mov	r2, r7
 8004888:	4640      	mov	r0, r8
 800488a:	4798      	blx	r3
 800488c:	6923      	ldr	r3, [r4, #16]
 800488e:	3b01      	subs	r3, #1
 8004890:	6123      	str	r3, [r4, #16]
 8004892:	e6ec      	b.n	800466e <_scanf_float+0x7a>
 8004894:	1e6b      	subs	r3, r5, #1
 8004896:	2b06      	cmp	r3, #6
 8004898:	d825      	bhi.n	80048e6 <_scanf_float+0x2f2>
 800489a:	2d02      	cmp	r5, #2
 800489c:	d836      	bhi.n	800490c <_scanf_float+0x318>
 800489e:	455e      	cmp	r6, fp
 80048a0:	f67f aee8 	bls.w	8004674 <_scanf_float+0x80>
 80048a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80048a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80048ac:	463a      	mov	r2, r7
 80048ae:	4640      	mov	r0, r8
 80048b0:	4798      	blx	r3
 80048b2:	6923      	ldr	r3, [r4, #16]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	6123      	str	r3, [r4, #16]
 80048b8:	e7f1      	b.n	800489e <_scanf_float+0x2aa>
 80048ba:	9802      	ldr	r0, [sp, #8]
 80048bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80048c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80048c4:	9002      	str	r0, [sp, #8]
 80048c6:	463a      	mov	r2, r7
 80048c8:	4640      	mov	r0, r8
 80048ca:	4798      	blx	r3
 80048cc:	6923      	ldr	r3, [r4, #16]
 80048ce:	3b01      	subs	r3, #1
 80048d0:	6123      	str	r3, [r4, #16]
 80048d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048d6:	fa5f fa8a 	uxtb.w	sl, sl
 80048da:	f1ba 0f02 	cmp.w	sl, #2
 80048de:	d1ec      	bne.n	80048ba <_scanf_float+0x2c6>
 80048e0:	3d03      	subs	r5, #3
 80048e2:	b2ed      	uxtb	r5, r5
 80048e4:	1b76      	subs	r6, r6, r5
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	05da      	lsls	r2, r3, #23
 80048ea:	d52f      	bpl.n	800494c <_scanf_float+0x358>
 80048ec:	055b      	lsls	r3, r3, #21
 80048ee:	d510      	bpl.n	8004912 <_scanf_float+0x31e>
 80048f0:	455e      	cmp	r6, fp
 80048f2:	f67f aebf 	bls.w	8004674 <_scanf_float+0x80>
 80048f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80048fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80048fe:	463a      	mov	r2, r7
 8004900:	4640      	mov	r0, r8
 8004902:	4798      	blx	r3
 8004904:	6923      	ldr	r3, [r4, #16]
 8004906:	3b01      	subs	r3, #1
 8004908:	6123      	str	r3, [r4, #16]
 800490a:	e7f1      	b.n	80048f0 <_scanf_float+0x2fc>
 800490c:	46aa      	mov	sl, r5
 800490e:	9602      	str	r6, [sp, #8]
 8004910:	e7df      	b.n	80048d2 <_scanf_float+0x2de>
 8004912:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004916:	6923      	ldr	r3, [r4, #16]
 8004918:	2965      	cmp	r1, #101	; 0x65
 800491a:	f103 33ff 	add.w	r3, r3, #4294967295
 800491e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004922:	6123      	str	r3, [r4, #16]
 8004924:	d00c      	beq.n	8004940 <_scanf_float+0x34c>
 8004926:	2945      	cmp	r1, #69	; 0x45
 8004928:	d00a      	beq.n	8004940 <_scanf_float+0x34c>
 800492a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800492e:	463a      	mov	r2, r7
 8004930:	4640      	mov	r0, r8
 8004932:	4798      	blx	r3
 8004934:	6923      	ldr	r3, [r4, #16]
 8004936:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800493a:	3b01      	subs	r3, #1
 800493c:	1eb5      	subs	r5, r6, #2
 800493e:	6123      	str	r3, [r4, #16]
 8004940:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004944:	463a      	mov	r2, r7
 8004946:	4640      	mov	r0, r8
 8004948:	4798      	blx	r3
 800494a:	462e      	mov	r6, r5
 800494c:	6825      	ldr	r5, [r4, #0]
 800494e:	f015 0510 	ands.w	r5, r5, #16
 8004952:	d14d      	bne.n	80049f0 <_scanf_float+0x3fc>
 8004954:	7035      	strb	r5, [r6, #0]
 8004956:	6823      	ldr	r3, [r4, #0]
 8004958:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800495c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004960:	d11a      	bne.n	8004998 <_scanf_float+0x3a4>
 8004962:	9b01      	ldr	r3, [sp, #4]
 8004964:	454b      	cmp	r3, r9
 8004966:	eba3 0209 	sub.w	r2, r3, r9
 800496a:	d122      	bne.n	80049b2 <_scanf_float+0x3be>
 800496c:	2200      	movs	r2, #0
 800496e:	4659      	mov	r1, fp
 8004970:	4640      	mov	r0, r8
 8004972:	f000 fe73 	bl	800565c <_strtod_r>
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	6821      	ldr	r1, [r4, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f011 0f02 	tst.w	r1, #2
 8004980:	f103 0204 	add.w	r2, r3, #4
 8004984:	d020      	beq.n	80049c8 <_scanf_float+0x3d4>
 8004986:	9903      	ldr	r1, [sp, #12]
 8004988:	600a      	str	r2, [r1, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	ed83 0b00 	vstr	d0, [r3]
 8004990:	68e3      	ldr	r3, [r4, #12]
 8004992:	3301      	adds	r3, #1
 8004994:	60e3      	str	r3, [r4, #12]
 8004996:	e66e      	b.n	8004676 <_scanf_float+0x82>
 8004998:	9b04      	ldr	r3, [sp, #16]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0e6      	beq.n	800496c <_scanf_float+0x378>
 800499e:	9905      	ldr	r1, [sp, #20]
 80049a0:	230a      	movs	r3, #10
 80049a2:	462a      	mov	r2, r5
 80049a4:	3101      	adds	r1, #1
 80049a6:	4640      	mov	r0, r8
 80049a8:	f000 fee2 	bl	8005770 <_strtol_r>
 80049ac:	9b04      	ldr	r3, [sp, #16]
 80049ae:	9e05      	ldr	r6, [sp, #20]
 80049b0:	1ac2      	subs	r2, r0, r3
 80049b2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80049b6:	429e      	cmp	r6, r3
 80049b8:	bf28      	it	cs
 80049ba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80049be:	490d      	ldr	r1, [pc, #52]	; (80049f4 <_scanf_float+0x400>)
 80049c0:	4630      	mov	r0, r6
 80049c2:	f000 f839 	bl	8004a38 <siprintf>
 80049c6:	e7d1      	b.n	800496c <_scanf_float+0x378>
 80049c8:	f011 0f04 	tst.w	r1, #4
 80049cc:	9903      	ldr	r1, [sp, #12]
 80049ce:	600a      	str	r2, [r1, #0]
 80049d0:	d1db      	bne.n	800498a <_scanf_float+0x396>
 80049d2:	eeb4 0b40 	vcmp.f64	d0, d0
 80049d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049da:	681e      	ldr	r6, [r3, #0]
 80049dc:	d705      	bvc.n	80049ea <_scanf_float+0x3f6>
 80049de:	4806      	ldr	r0, [pc, #24]	; (80049f8 <_scanf_float+0x404>)
 80049e0:	f000 f824 	bl	8004a2c <nanf>
 80049e4:	ed86 0a00 	vstr	s0, [r6]
 80049e8:	e7d2      	b.n	8004990 <_scanf_float+0x39c>
 80049ea:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80049ee:	e7f9      	b.n	80049e4 <_scanf_float+0x3f0>
 80049f0:	2500      	movs	r5, #0
 80049f2:	e640      	b.n	8004676 <_scanf_float+0x82>
 80049f4:	080084cc 	.word	0x080084cc
 80049f8:	08008948 	.word	0x08008948

080049fc <iprintf>:
 80049fc:	b40f      	push	{r0, r1, r2, r3}
 80049fe:	4b0a      	ldr	r3, [pc, #40]	; (8004a28 <iprintf+0x2c>)
 8004a00:	b513      	push	{r0, r1, r4, lr}
 8004a02:	681c      	ldr	r4, [r3, #0]
 8004a04:	b124      	cbz	r4, 8004a10 <iprintf+0x14>
 8004a06:	69a3      	ldr	r3, [r4, #24]
 8004a08:	b913      	cbnz	r3, 8004a10 <iprintf+0x14>
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	f001 fd1a 	bl	8006444 <__sinit>
 8004a10:	ab05      	add	r3, sp, #20
 8004a12:	9a04      	ldr	r2, [sp, #16]
 8004a14:	68a1      	ldr	r1, [r4, #8]
 8004a16:	9301      	str	r3, [sp, #4]
 8004a18:	4620      	mov	r0, r4
 8004a1a:	f003 f84b 	bl	8007ab4 <_vfiprintf_r>
 8004a1e:	b002      	add	sp, #8
 8004a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a24:	b004      	add	sp, #16
 8004a26:	4770      	bx	lr
 8004a28:	20000010 	.word	0x20000010

08004a2c <nanf>:
 8004a2c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004a34 <nanf+0x8>
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	7fc00000 	.word	0x7fc00000

08004a38 <siprintf>:
 8004a38:	b40e      	push	{r1, r2, r3}
 8004a3a:	b500      	push	{lr}
 8004a3c:	b09c      	sub	sp, #112	; 0x70
 8004a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a40:	9002      	str	r0, [sp, #8]
 8004a42:	9006      	str	r0, [sp, #24]
 8004a44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a48:	4809      	ldr	r0, [pc, #36]	; (8004a70 <siprintf+0x38>)
 8004a4a:	9107      	str	r1, [sp, #28]
 8004a4c:	9104      	str	r1, [sp, #16]
 8004a4e:	4909      	ldr	r1, [pc, #36]	; (8004a74 <siprintf+0x3c>)
 8004a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a54:	9105      	str	r1, [sp, #20]
 8004a56:	6800      	ldr	r0, [r0, #0]
 8004a58:	9301      	str	r3, [sp, #4]
 8004a5a:	a902      	add	r1, sp, #8
 8004a5c:	f002 ff00 	bl	8007860 <_svfiprintf_r>
 8004a60:	9b02      	ldr	r3, [sp, #8]
 8004a62:	2200      	movs	r2, #0
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	b01c      	add	sp, #112	; 0x70
 8004a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a6c:	b003      	add	sp, #12
 8004a6e:	4770      	bx	lr
 8004a70:	20000010 	.word	0x20000010
 8004a74:	ffff0208 	.word	0xffff0208

08004a78 <sulp>:
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	460d      	mov	r5, r1
 8004a7e:	4616      	mov	r6, r2
 8004a80:	ec45 4b10 	vmov	d0, r4, r5
 8004a84:	f002 fc86 	bl	8007394 <__ulp>
 8004a88:	b17e      	cbz	r6, 8004aaa <sulp+0x32>
 8004a8a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004a8e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	dd09      	ble.n	8004aaa <sulp+0x32>
 8004a96:	051b      	lsls	r3, r3, #20
 8004a98:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8004aa2:	ec41 0b17 	vmov	d7, r0, r1
 8004aa6:	ee20 0b07 	vmul.f64	d0, d0, d7
 8004aaa:	bd70      	pop	{r4, r5, r6, pc}
 8004aac:	0000      	movs	r0, r0
	...

08004ab0 <_strtod_l>:
 8004ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab4:	ed2d 8b0c 	vpush	{d8-d13}
 8004ab8:	b09d      	sub	sp, #116	; 0x74
 8004aba:	461f      	mov	r7, r3
 8004abc:	2300      	movs	r3, #0
 8004abe:	9318      	str	r3, [sp, #96]	; 0x60
 8004ac0:	4ba6      	ldr	r3, [pc, #664]	; (8004d5c <_strtod_l+0x2ac>)
 8004ac2:	9213      	str	r2, [sp, #76]	; 0x4c
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	9308      	str	r3, [sp, #32]
 8004ac8:	4604      	mov	r4, r0
 8004aca:	4618      	mov	r0, r3
 8004acc:	468a      	mov	sl, r1
 8004ace:	f7fb fbb7 	bl	8000240 <strlen>
 8004ad2:	f04f 0800 	mov.w	r8, #0
 8004ad6:	4605      	mov	r5, r0
 8004ad8:	f04f 0900 	mov.w	r9, #0
 8004adc:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8004ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ae2:	781a      	ldrb	r2, [r3, #0]
 8004ae4:	2a2b      	cmp	r2, #43	; 0x2b
 8004ae6:	d04d      	beq.n	8004b84 <_strtod_l+0xd4>
 8004ae8:	d83a      	bhi.n	8004b60 <_strtod_l+0xb0>
 8004aea:	2a0d      	cmp	r2, #13
 8004aec:	d833      	bhi.n	8004b56 <_strtod_l+0xa6>
 8004aee:	2a08      	cmp	r2, #8
 8004af0:	d833      	bhi.n	8004b5a <_strtod_l+0xaa>
 8004af2:	2a00      	cmp	r2, #0
 8004af4:	d03d      	beq.n	8004b72 <_strtod_l+0xc2>
 8004af6:	2300      	movs	r3, #0
 8004af8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004afa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8004afc:	7833      	ldrb	r3, [r6, #0]
 8004afe:	2b30      	cmp	r3, #48	; 0x30
 8004b00:	f040 80b6 	bne.w	8004c70 <_strtod_l+0x1c0>
 8004b04:	7873      	ldrb	r3, [r6, #1]
 8004b06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004b0a:	2b58      	cmp	r3, #88	; 0x58
 8004b0c:	d16d      	bne.n	8004bea <_strtod_l+0x13a>
 8004b0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b10:	9301      	str	r3, [sp, #4]
 8004b12:	ab18      	add	r3, sp, #96	; 0x60
 8004b14:	9702      	str	r7, [sp, #8]
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	4a91      	ldr	r2, [pc, #580]	; (8004d60 <_strtod_l+0x2b0>)
 8004b1a:	ab19      	add	r3, sp, #100	; 0x64
 8004b1c:	a917      	add	r1, sp, #92	; 0x5c
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f001 fd94 	bl	800664c <__gethex>
 8004b24:	f010 0507 	ands.w	r5, r0, #7
 8004b28:	4607      	mov	r7, r0
 8004b2a:	d005      	beq.n	8004b38 <_strtod_l+0x88>
 8004b2c:	2d06      	cmp	r5, #6
 8004b2e:	d12b      	bne.n	8004b88 <_strtod_l+0xd8>
 8004b30:	3601      	adds	r6, #1
 8004b32:	2300      	movs	r3, #0
 8004b34:	9617      	str	r6, [sp, #92]	; 0x5c
 8004b36:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f040 856e 	bne.w	800561c <_strtod_l+0xb6c>
 8004b40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b42:	b1e3      	cbz	r3, 8004b7e <_strtod_l+0xce>
 8004b44:	ec49 8b17 	vmov	d7, r8, r9
 8004b48:	eeb1 0b47 	vneg.f64	d0, d7
 8004b4c:	b01d      	add	sp, #116	; 0x74
 8004b4e:	ecbd 8b0c 	vpop	{d8-d13}
 8004b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b56:	2a20      	cmp	r2, #32
 8004b58:	d1cd      	bne.n	8004af6 <_strtod_l+0x46>
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004b5e:	e7bf      	b.n	8004ae0 <_strtod_l+0x30>
 8004b60:	2a2d      	cmp	r2, #45	; 0x2d
 8004b62:	d1c8      	bne.n	8004af6 <_strtod_l+0x46>
 8004b64:	2201      	movs	r2, #1
 8004b66:	920b      	str	r2, [sp, #44]	; 0x2c
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	9217      	str	r2, [sp, #92]	; 0x5c
 8004b6c:	785b      	ldrb	r3, [r3, #1]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1c3      	bne.n	8004afa <_strtod_l+0x4a>
 8004b72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b74:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f040 854d 	bne.w	8005618 <_strtod_l+0xb68>
 8004b7e:	ec49 8b10 	vmov	d0, r8, r9
 8004b82:	e7e3      	b.n	8004b4c <_strtod_l+0x9c>
 8004b84:	2200      	movs	r2, #0
 8004b86:	e7ee      	b.n	8004b66 <_strtod_l+0xb6>
 8004b88:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004b8a:	b13a      	cbz	r2, 8004b9c <_strtod_l+0xec>
 8004b8c:	2135      	movs	r1, #53	; 0x35
 8004b8e:	a81a      	add	r0, sp, #104	; 0x68
 8004b90:	f002 fd0c 	bl	80075ac <__copybits>
 8004b94:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004b96:	4620      	mov	r0, r4
 8004b98:	f002 f8d0 	bl	8006d3c <_Bfree>
 8004b9c:	3d01      	subs	r5, #1
 8004b9e:	2d05      	cmp	r5, #5
 8004ba0:	d807      	bhi.n	8004bb2 <_strtod_l+0x102>
 8004ba2:	e8df f005 	tbb	[pc, r5]
 8004ba6:	0b0e      	.short	0x0b0e
 8004ba8:	030e1d18 	.word	0x030e1d18
 8004bac:	f04f 0900 	mov.w	r9, #0
 8004bb0:	46c8      	mov	r8, r9
 8004bb2:	073b      	lsls	r3, r7, #28
 8004bb4:	d5c0      	bpl.n	8004b38 <_strtod_l+0x88>
 8004bb6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004bba:	e7bd      	b.n	8004b38 <_strtod_l+0x88>
 8004bbc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8004bc0:	e7f7      	b.n	8004bb2 <_strtod_l+0x102>
 8004bc2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8004bc6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004bc8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004bcc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004bd0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004bd4:	e7ed      	b.n	8004bb2 <_strtod_l+0x102>
 8004bd6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8004d64 <_strtod_l+0x2b4>
 8004bda:	f04f 0800 	mov.w	r8, #0
 8004bde:	e7e8      	b.n	8004bb2 <_strtod_l+0x102>
 8004be0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004be4:	f04f 38ff 	mov.w	r8, #4294967295
 8004be8:	e7e3      	b.n	8004bb2 <_strtod_l+0x102>
 8004bea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	9217      	str	r2, [sp, #92]	; 0x5c
 8004bf0:	785b      	ldrb	r3, [r3, #1]
 8004bf2:	2b30      	cmp	r3, #48	; 0x30
 8004bf4:	d0f9      	beq.n	8004bea <_strtod_l+0x13a>
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d09e      	beq.n	8004b38 <_strtod_l+0x88>
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	9306      	str	r3, [sp, #24]
 8004bfe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c00:	930c      	str	r3, [sp, #48]	; 0x30
 8004c02:	2300      	movs	r3, #0
 8004c04:	9304      	str	r3, [sp, #16]
 8004c06:	930a      	str	r3, [sp, #40]	; 0x28
 8004c08:	461e      	mov	r6, r3
 8004c0a:	220a      	movs	r2, #10
 8004c0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004c0e:	f890 b000 	ldrb.w	fp, [r0]
 8004c12:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8004c16:	b2d9      	uxtb	r1, r3
 8004c18:	2909      	cmp	r1, #9
 8004c1a:	d92b      	bls.n	8004c74 <_strtod_l+0x1c4>
 8004c1c:	9908      	ldr	r1, [sp, #32]
 8004c1e:	462a      	mov	r2, r5
 8004c20:	f003 f8d5 	bl	8007dce <strncmp>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	d035      	beq.n	8004c94 <_strtod_l+0x1e4>
 8004c28:	2000      	movs	r0, #0
 8004c2a:	465a      	mov	r2, fp
 8004c2c:	4633      	mov	r3, r6
 8004c2e:	4683      	mov	fp, r0
 8004c30:	4601      	mov	r1, r0
 8004c32:	2a65      	cmp	r2, #101	; 0x65
 8004c34:	d001      	beq.n	8004c3a <_strtod_l+0x18a>
 8004c36:	2a45      	cmp	r2, #69	; 0x45
 8004c38:	d118      	bne.n	8004c6c <_strtod_l+0x1bc>
 8004c3a:	b91b      	cbnz	r3, 8004c44 <_strtod_l+0x194>
 8004c3c:	9b06      	ldr	r3, [sp, #24]
 8004c3e:	4303      	orrs	r3, r0
 8004c40:	d097      	beq.n	8004b72 <_strtod_l+0xc2>
 8004c42:	2300      	movs	r3, #0
 8004c44:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8004c48:	f10a 0201 	add.w	r2, sl, #1
 8004c4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c4e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8004c52:	2a2b      	cmp	r2, #43	; 0x2b
 8004c54:	d077      	beq.n	8004d46 <_strtod_l+0x296>
 8004c56:	2a2d      	cmp	r2, #45	; 0x2d
 8004c58:	d07d      	beq.n	8004d56 <_strtod_l+0x2a6>
 8004c5a:	f04f 0e00 	mov.w	lr, #0
 8004c5e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004c62:	2d09      	cmp	r5, #9
 8004c64:	f240 8084 	bls.w	8004d70 <_strtod_l+0x2c0>
 8004c68:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8004c6c:	2500      	movs	r5, #0
 8004c6e:	e09f      	b.n	8004db0 <_strtod_l+0x300>
 8004c70:	2300      	movs	r3, #0
 8004c72:	e7c3      	b.n	8004bfc <_strtod_l+0x14c>
 8004c74:	2e08      	cmp	r6, #8
 8004c76:	bfd5      	itete	le
 8004c78:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8004c7a:	9904      	ldrgt	r1, [sp, #16]
 8004c7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8004c80:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004c84:	f100 0001 	add.w	r0, r0, #1
 8004c88:	bfd4      	ite	le
 8004c8a:	930a      	strle	r3, [sp, #40]	; 0x28
 8004c8c:	9304      	strgt	r3, [sp, #16]
 8004c8e:	3601      	adds	r6, #1
 8004c90:	9017      	str	r0, [sp, #92]	; 0x5c
 8004c92:	e7bb      	b.n	8004c0c <_strtod_l+0x15c>
 8004c94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c96:	195a      	adds	r2, r3, r5
 8004c98:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c9a:	5d5a      	ldrb	r2, [r3, r5]
 8004c9c:	b3ae      	cbz	r6, 8004d0a <_strtod_l+0x25a>
 8004c9e:	4683      	mov	fp, r0
 8004ca0:	4633      	mov	r3, r6
 8004ca2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004ca6:	2909      	cmp	r1, #9
 8004ca8:	d912      	bls.n	8004cd0 <_strtod_l+0x220>
 8004caa:	2101      	movs	r1, #1
 8004cac:	e7c1      	b.n	8004c32 <_strtod_l+0x182>
 8004cae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	9217      	str	r2, [sp, #92]	; 0x5c
 8004cb4:	785a      	ldrb	r2, [r3, #1]
 8004cb6:	3001      	adds	r0, #1
 8004cb8:	2a30      	cmp	r2, #48	; 0x30
 8004cba:	d0f8      	beq.n	8004cae <_strtod_l+0x1fe>
 8004cbc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	f200 84b0 	bhi.w	8005626 <_strtod_l+0xb76>
 8004cc6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cc8:	930c      	str	r3, [sp, #48]	; 0x30
 8004cca:	4683      	mov	fp, r0
 8004ccc:	2000      	movs	r0, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	3a30      	subs	r2, #48	; 0x30
 8004cd2:	f100 0101 	add.w	r1, r0, #1
 8004cd6:	d012      	beq.n	8004cfe <_strtod_l+0x24e>
 8004cd8:	448b      	add	fp, r1
 8004cda:	eb00 0c03 	add.w	ip, r0, r3
 8004cde:	4619      	mov	r1, r3
 8004ce0:	250a      	movs	r5, #10
 8004ce2:	4561      	cmp	r1, ip
 8004ce4:	d113      	bne.n	8004d0e <_strtod_l+0x25e>
 8004ce6:	1819      	adds	r1, r3, r0
 8004ce8:	2908      	cmp	r1, #8
 8004cea:	f103 0301 	add.w	r3, r3, #1
 8004cee:	4403      	add	r3, r0
 8004cf0:	dc1d      	bgt.n	8004d2e <_strtod_l+0x27e>
 8004cf2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004cf4:	210a      	movs	r1, #10
 8004cf6:	fb01 2200 	mla	r2, r1, r0, r2
 8004cfa:	920a      	str	r2, [sp, #40]	; 0x28
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d00:	1c50      	adds	r0, r2, #1
 8004d02:	9017      	str	r0, [sp, #92]	; 0x5c
 8004d04:	7852      	ldrb	r2, [r2, #1]
 8004d06:	4608      	mov	r0, r1
 8004d08:	e7cb      	b.n	8004ca2 <_strtod_l+0x1f2>
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	e7d4      	b.n	8004cb8 <_strtod_l+0x208>
 8004d0e:	2908      	cmp	r1, #8
 8004d10:	dc04      	bgt.n	8004d1c <_strtod_l+0x26c>
 8004d12:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004d14:	436f      	muls	r7, r5
 8004d16:	970a      	str	r7, [sp, #40]	; 0x28
 8004d18:	3101      	adds	r1, #1
 8004d1a:	e7e2      	b.n	8004ce2 <_strtod_l+0x232>
 8004d1c:	f101 0e01 	add.w	lr, r1, #1
 8004d20:	f1be 0f10 	cmp.w	lr, #16
 8004d24:	bfde      	ittt	le
 8004d26:	9f04      	ldrle	r7, [sp, #16]
 8004d28:	436f      	mulle	r7, r5
 8004d2a:	9704      	strle	r7, [sp, #16]
 8004d2c:	e7f4      	b.n	8004d18 <_strtod_l+0x268>
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	bfdf      	itttt	le
 8004d32:	9804      	ldrle	r0, [sp, #16]
 8004d34:	210a      	movle	r1, #10
 8004d36:	fb01 2200 	mlale	r2, r1, r0, r2
 8004d3a:	9204      	strle	r2, [sp, #16]
 8004d3c:	e7de      	b.n	8004cfc <_strtod_l+0x24c>
 8004d3e:	f04f 0b00 	mov.w	fp, #0
 8004d42:	2101      	movs	r1, #1
 8004d44:	e77a      	b.n	8004c3c <_strtod_l+0x18c>
 8004d46:	f04f 0e00 	mov.w	lr, #0
 8004d4a:	f10a 0202 	add.w	r2, sl, #2
 8004d4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8004d50:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8004d54:	e783      	b.n	8004c5e <_strtod_l+0x1ae>
 8004d56:	f04f 0e01 	mov.w	lr, #1
 8004d5a:	e7f6      	b.n	8004d4a <_strtod_l+0x29a>
 8004d5c:	0800878c 	.word	0x0800878c
 8004d60:	080084d4 	.word	0x080084d4
 8004d64:	7ff00000 	.word	0x7ff00000
 8004d68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d6a:	1c55      	adds	r5, r2, #1
 8004d6c:	9517      	str	r5, [sp, #92]	; 0x5c
 8004d6e:	7852      	ldrb	r2, [r2, #1]
 8004d70:	2a30      	cmp	r2, #48	; 0x30
 8004d72:	d0f9      	beq.n	8004d68 <_strtod_l+0x2b8>
 8004d74:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8004d78:	2d08      	cmp	r5, #8
 8004d7a:	f63f af77 	bhi.w	8004c6c <_strtod_l+0x1bc>
 8004d7e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004d82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d84:	9208      	str	r2, [sp, #32]
 8004d86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d88:	1c55      	adds	r5, r2, #1
 8004d8a:	9517      	str	r5, [sp, #92]	; 0x5c
 8004d8c:	7852      	ldrb	r2, [r2, #1]
 8004d8e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8004d92:	2f09      	cmp	r7, #9
 8004d94:	d937      	bls.n	8004e06 <_strtod_l+0x356>
 8004d96:	9f08      	ldr	r7, [sp, #32]
 8004d98:	1bed      	subs	r5, r5, r7
 8004d9a:	2d08      	cmp	r5, #8
 8004d9c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004da0:	dc02      	bgt.n	8004da8 <_strtod_l+0x2f8>
 8004da2:	4565      	cmp	r5, ip
 8004da4:	bfa8      	it	ge
 8004da6:	4665      	movge	r5, ip
 8004da8:	f1be 0f00 	cmp.w	lr, #0
 8004dac:	d000      	beq.n	8004db0 <_strtod_l+0x300>
 8004dae:	426d      	negs	r5, r5
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d14f      	bne.n	8004e54 <_strtod_l+0x3a4>
 8004db4:	9b06      	ldr	r3, [sp, #24]
 8004db6:	4303      	orrs	r3, r0
 8004db8:	f47f aebe 	bne.w	8004b38 <_strtod_l+0x88>
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	f47f aed8 	bne.w	8004b72 <_strtod_l+0xc2>
 8004dc2:	2a69      	cmp	r2, #105	; 0x69
 8004dc4:	d027      	beq.n	8004e16 <_strtod_l+0x366>
 8004dc6:	dc24      	bgt.n	8004e12 <_strtod_l+0x362>
 8004dc8:	2a49      	cmp	r2, #73	; 0x49
 8004dca:	d024      	beq.n	8004e16 <_strtod_l+0x366>
 8004dcc:	2a4e      	cmp	r2, #78	; 0x4e
 8004dce:	f47f aed0 	bne.w	8004b72 <_strtod_l+0xc2>
 8004dd2:	499b      	ldr	r1, [pc, #620]	; (8005040 <_strtod_l+0x590>)
 8004dd4:	a817      	add	r0, sp, #92	; 0x5c
 8004dd6:	f001 fe91 	bl	8006afc <__match>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	f43f aec9 	beq.w	8004b72 <_strtod_l+0xc2>
 8004de0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	2b28      	cmp	r3, #40	; 0x28
 8004de6:	d12d      	bne.n	8004e44 <_strtod_l+0x394>
 8004de8:	4996      	ldr	r1, [pc, #600]	; (8005044 <_strtod_l+0x594>)
 8004dea:	aa1a      	add	r2, sp, #104	; 0x68
 8004dec:	a817      	add	r0, sp, #92	; 0x5c
 8004dee:	f001 fe99 	bl	8006b24 <__hexnan>
 8004df2:	2805      	cmp	r0, #5
 8004df4:	d126      	bne.n	8004e44 <_strtod_l+0x394>
 8004df6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004df8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004dfc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004e00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004e04:	e698      	b.n	8004b38 <_strtod_l+0x88>
 8004e06:	250a      	movs	r5, #10
 8004e08:	fb05 250c 	mla	r5, r5, ip, r2
 8004e0c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8004e10:	e7b9      	b.n	8004d86 <_strtod_l+0x2d6>
 8004e12:	2a6e      	cmp	r2, #110	; 0x6e
 8004e14:	e7db      	b.n	8004dce <_strtod_l+0x31e>
 8004e16:	498c      	ldr	r1, [pc, #560]	; (8005048 <_strtod_l+0x598>)
 8004e18:	a817      	add	r0, sp, #92	; 0x5c
 8004e1a:	f001 fe6f 	bl	8006afc <__match>
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	f43f aea7 	beq.w	8004b72 <_strtod_l+0xc2>
 8004e24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e26:	4989      	ldr	r1, [pc, #548]	; (800504c <_strtod_l+0x59c>)
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	a817      	add	r0, sp, #92	; 0x5c
 8004e2c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e2e:	f001 fe65 	bl	8006afc <__match>
 8004e32:	b910      	cbnz	r0, 8004e3a <_strtod_l+0x38a>
 8004e34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e36:	3301      	adds	r3, #1
 8004e38:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e3a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8005060 <_strtod_l+0x5b0>
 8004e3e:	f04f 0800 	mov.w	r8, #0
 8004e42:	e679      	b.n	8004b38 <_strtod_l+0x88>
 8004e44:	4882      	ldr	r0, [pc, #520]	; (8005050 <_strtod_l+0x5a0>)
 8004e46:	f002 ff67 	bl	8007d18 <nan>
 8004e4a:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004e4e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004e52:	e671      	b.n	8004b38 <_strtod_l+0x88>
 8004e54:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8004e58:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004e5c:	eba5 020b 	sub.w	r2, r5, fp
 8004e60:	2e00      	cmp	r6, #0
 8004e62:	bf08      	it	eq
 8004e64:	461e      	moveq	r6, r3
 8004e66:	2b10      	cmp	r3, #16
 8004e68:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004e6c:	9206      	str	r2, [sp, #24]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	bfa8      	it	ge
 8004e72:	2210      	movge	r2, #16
 8004e74:	2b09      	cmp	r3, #9
 8004e76:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8004e7a:	dd0e      	ble.n	8004e9a <_strtod_l+0x3ea>
 8004e7c:	4975      	ldr	r1, [pc, #468]	; (8005054 <_strtod_l+0x5a4>)
 8004e7e:	eddd 7a04 	vldr	s15, [sp, #16]
 8004e82:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004e86:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8004e8a:	ed9d 5b08 	vldr	d5, [sp, #32]
 8004e8e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004e92:	eea5 7b06 	vfma.f64	d7, d5, d6
 8004e96:	ec59 8b17 	vmov	r8, r9, d7
 8004e9a:	2b0f      	cmp	r3, #15
 8004e9c:	dc37      	bgt.n	8004f0e <_strtod_l+0x45e>
 8004e9e:	9906      	ldr	r1, [sp, #24]
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	f43f ae49 	beq.w	8004b38 <_strtod_l+0x88>
 8004ea6:	dd23      	ble.n	8004ef0 <_strtod_l+0x440>
 8004ea8:	2916      	cmp	r1, #22
 8004eaa:	dc0b      	bgt.n	8004ec4 <_strtod_l+0x414>
 8004eac:	4b69      	ldr	r3, [pc, #420]	; (8005054 <_strtod_l+0x5a4>)
 8004eae:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004eb2:	ed93 7b00 	vldr	d7, [r3]
 8004eb6:	ec49 8b16 	vmov	d6, r8, r9
 8004eba:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004ebe:	ec59 8b17 	vmov	r8, r9, d7
 8004ec2:	e639      	b.n	8004b38 <_strtod_l+0x88>
 8004ec4:	9806      	ldr	r0, [sp, #24]
 8004ec6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8004eca:	4281      	cmp	r1, r0
 8004ecc:	db1f      	blt.n	8004f0e <_strtod_l+0x45e>
 8004ece:	4a61      	ldr	r2, [pc, #388]	; (8005054 <_strtod_l+0x5a4>)
 8004ed0:	f1c3 030f 	rsb	r3, r3, #15
 8004ed4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8004ed8:	ed91 7b00 	vldr	d7, [r1]
 8004edc:	ec49 8b16 	vmov	d6, r8, r9
 8004ee0:	1ac3      	subs	r3, r0, r3
 8004ee2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8004ee6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004eea:	ed92 6b00 	vldr	d6, [r2]
 8004eee:	e7e4      	b.n	8004eba <_strtod_l+0x40a>
 8004ef0:	9906      	ldr	r1, [sp, #24]
 8004ef2:	3116      	adds	r1, #22
 8004ef4:	db0b      	blt.n	8004f0e <_strtod_l+0x45e>
 8004ef6:	4b57      	ldr	r3, [pc, #348]	; (8005054 <_strtod_l+0x5a4>)
 8004ef8:	ebab 0505 	sub.w	r5, fp, r5
 8004efc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004f00:	ed95 7b00 	vldr	d7, [r5]
 8004f04:	ec49 8b16 	vmov	d6, r8, r9
 8004f08:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004f0c:	e7d7      	b.n	8004ebe <_strtod_l+0x40e>
 8004f0e:	9906      	ldr	r1, [sp, #24]
 8004f10:	1a9a      	subs	r2, r3, r2
 8004f12:	440a      	add	r2, r1
 8004f14:	2a00      	cmp	r2, #0
 8004f16:	dd74      	ble.n	8005002 <_strtod_l+0x552>
 8004f18:	f012 000f 	ands.w	r0, r2, #15
 8004f1c:	d00a      	beq.n	8004f34 <_strtod_l+0x484>
 8004f1e:	494d      	ldr	r1, [pc, #308]	; (8005054 <_strtod_l+0x5a4>)
 8004f20:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8004f24:	ed91 7b00 	vldr	d7, [r1]
 8004f28:	ec49 8b16 	vmov	d6, r8, r9
 8004f2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004f30:	ec59 8b17 	vmov	r8, r9, d7
 8004f34:	f032 020f 	bics.w	r2, r2, #15
 8004f38:	d04f      	beq.n	8004fda <_strtod_l+0x52a>
 8004f3a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8004f3e:	dd22      	ble.n	8004f86 <_strtod_l+0x4d6>
 8004f40:	2500      	movs	r5, #0
 8004f42:	462e      	mov	r6, r5
 8004f44:	950a      	str	r5, [sp, #40]	; 0x28
 8004f46:	462f      	mov	r7, r5
 8004f48:	2322      	movs	r3, #34	; 0x22
 8004f4a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8005060 <_strtod_l+0x5b0>
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	f04f 0800 	mov.w	r8, #0
 8004f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f43f adee 	beq.w	8004b38 <_strtod_l+0x88>
 8004f5c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004f5e:	4620      	mov	r0, r4
 8004f60:	f001 feec 	bl	8006d3c <_Bfree>
 8004f64:	4639      	mov	r1, r7
 8004f66:	4620      	mov	r0, r4
 8004f68:	f001 fee8 	bl	8006d3c <_Bfree>
 8004f6c:	4631      	mov	r1, r6
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f001 fee4 	bl	8006d3c <_Bfree>
 8004f74:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f76:	4620      	mov	r0, r4
 8004f78:	f001 fee0 	bl	8006d3c <_Bfree>
 8004f7c:	4629      	mov	r1, r5
 8004f7e:	4620      	mov	r0, r4
 8004f80:	f001 fedc 	bl	8006d3c <_Bfree>
 8004f84:	e5d8      	b.n	8004b38 <_strtod_l+0x88>
 8004f86:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	4f32      	ldr	r7, [pc, #200]	; (8005058 <_strtod_l+0x5a8>)
 8004f8e:	1112      	asrs	r2, r2, #4
 8004f90:	4601      	mov	r1, r0
 8004f92:	2a01      	cmp	r2, #1
 8004f94:	dc24      	bgt.n	8004fe0 <_strtod_l+0x530>
 8004f96:	b108      	cbz	r0, 8004f9c <_strtod_l+0x4ec>
 8004f98:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004f9c:	4a2e      	ldr	r2, [pc, #184]	; (8005058 <_strtod_l+0x5a8>)
 8004f9e:	482f      	ldr	r0, [pc, #188]	; (800505c <_strtod_l+0x5ac>)
 8004fa0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8004fa4:	ed91 7b00 	vldr	d7, [r1]
 8004fa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004fac:	ec49 8b16 	vmov	d6, r8, r9
 8004fb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fb4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004fb8:	9905      	ldr	r1, [sp, #20]
 8004fba:	4a29      	ldr	r2, [pc, #164]	; (8005060 <_strtod_l+0x5b0>)
 8004fbc:	400a      	ands	r2, r1
 8004fbe:	4282      	cmp	r2, r0
 8004fc0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004fc4:	d8bc      	bhi.n	8004f40 <_strtod_l+0x490>
 8004fc6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8004fca:	4282      	cmp	r2, r0
 8004fcc:	bf86      	itte	hi
 8004fce:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8005064 <_strtod_l+0x5b4>
 8004fd2:	f04f 38ff 	movhi.w	r8, #4294967295
 8004fd6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8004fda:	2200      	movs	r2, #0
 8004fdc:	9204      	str	r2, [sp, #16]
 8004fde:	e07f      	b.n	80050e0 <_strtod_l+0x630>
 8004fe0:	f012 0f01 	tst.w	r2, #1
 8004fe4:	d00a      	beq.n	8004ffc <_strtod_l+0x54c>
 8004fe6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8004fea:	ed90 7b00 	vldr	d7, [r0]
 8004fee:	ed9d 6b04 	vldr	d6, [sp, #16]
 8004ff2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004ff6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004ffa:	2001      	movs	r0, #1
 8004ffc:	3101      	adds	r1, #1
 8004ffe:	1052      	asrs	r2, r2, #1
 8005000:	e7c7      	b.n	8004f92 <_strtod_l+0x4e2>
 8005002:	d0ea      	beq.n	8004fda <_strtod_l+0x52a>
 8005004:	4252      	negs	r2, r2
 8005006:	f012 000f 	ands.w	r0, r2, #15
 800500a:	d00a      	beq.n	8005022 <_strtod_l+0x572>
 800500c:	4911      	ldr	r1, [pc, #68]	; (8005054 <_strtod_l+0x5a4>)
 800500e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005012:	ed91 7b00 	vldr	d7, [r1]
 8005016:	ec49 8b16 	vmov	d6, r8, r9
 800501a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800501e:	ec59 8b17 	vmov	r8, r9, d7
 8005022:	1112      	asrs	r2, r2, #4
 8005024:	d0d9      	beq.n	8004fda <_strtod_l+0x52a>
 8005026:	2a1f      	cmp	r2, #31
 8005028:	dd1e      	ble.n	8005068 <_strtod_l+0x5b8>
 800502a:	2500      	movs	r5, #0
 800502c:	462e      	mov	r6, r5
 800502e:	950a      	str	r5, [sp, #40]	; 0x28
 8005030:	462f      	mov	r7, r5
 8005032:	2322      	movs	r3, #34	; 0x22
 8005034:	f04f 0800 	mov.w	r8, #0
 8005038:	f04f 0900 	mov.w	r9, #0
 800503c:	6023      	str	r3, [r4, #0]
 800503e:	e789      	b.n	8004f54 <_strtod_l+0x4a4>
 8005040:	080084a5 	.word	0x080084a5
 8005044:	080084e8 	.word	0x080084e8
 8005048:	0800849d 	.word	0x0800849d
 800504c:	0800862c 	.word	0x0800862c
 8005050:	08008948 	.word	0x08008948
 8005054:	08008828 	.word	0x08008828
 8005058:	08008800 	.word	0x08008800
 800505c:	7ca00000 	.word	0x7ca00000
 8005060:	7ff00000 	.word	0x7ff00000
 8005064:	7fefffff 	.word	0x7fefffff
 8005068:	f012 0110 	ands.w	r1, r2, #16
 800506c:	bf18      	it	ne
 800506e:	216a      	movne	r1, #106	; 0x6a
 8005070:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8005074:	9104      	str	r1, [sp, #16]
 8005076:	49c0      	ldr	r1, [pc, #768]	; (8005378 <_strtod_l+0x8c8>)
 8005078:	2000      	movs	r0, #0
 800507a:	07d7      	lsls	r7, r2, #31
 800507c:	d508      	bpl.n	8005090 <_strtod_l+0x5e0>
 800507e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8005082:	ed91 7b00 	vldr	d7, [r1]
 8005086:	ee26 7b07 	vmul.f64	d7, d6, d7
 800508a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800508e:	2001      	movs	r0, #1
 8005090:	1052      	asrs	r2, r2, #1
 8005092:	f101 0108 	add.w	r1, r1, #8
 8005096:	d1f0      	bne.n	800507a <_strtod_l+0x5ca>
 8005098:	b108      	cbz	r0, 800509e <_strtod_l+0x5ee>
 800509a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800509e:	9a04      	ldr	r2, [sp, #16]
 80050a0:	b1ba      	cbz	r2, 80050d2 <_strtod_l+0x622>
 80050a2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80050a6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80050aa:	2a00      	cmp	r2, #0
 80050ac:	4649      	mov	r1, r9
 80050ae:	dd10      	ble.n	80050d2 <_strtod_l+0x622>
 80050b0:	2a1f      	cmp	r2, #31
 80050b2:	f340 8132 	ble.w	800531a <_strtod_l+0x86a>
 80050b6:	2a34      	cmp	r2, #52	; 0x34
 80050b8:	bfde      	ittt	le
 80050ba:	3a20      	suble	r2, #32
 80050bc:	f04f 30ff 	movle.w	r0, #4294967295
 80050c0:	fa00 f202 	lslle.w	r2, r0, r2
 80050c4:	f04f 0800 	mov.w	r8, #0
 80050c8:	bfcc      	ite	gt
 80050ca:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80050ce:	ea02 0901 	andle.w	r9, r2, r1
 80050d2:	ec49 8b17 	vmov	d7, r8, r9
 80050d6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80050da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050de:	d0a4      	beq.n	800502a <_strtod_l+0x57a>
 80050e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050e2:	9200      	str	r2, [sp, #0]
 80050e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80050e6:	4632      	mov	r2, r6
 80050e8:	4620      	mov	r0, r4
 80050ea:	f001 fe93 	bl	8006e14 <__s2b>
 80050ee:	900a      	str	r0, [sp, #40]	; 0x28
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f43f af25 	beq.w	8004f40 <_strtod_l+0x490>
 80050f6:	9b06      	ldr	r3, [sp, #24]
 80050f8:	ebab 0505 	sub.w	r5, fp, r5
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	bfb4      	ite	lt
 8005100:	462b      	movlt	r3, r5
 8005102:	2300      	movge	r3, #0
 8005104:	930c      	str	r3, [sp, #48]	; 0x30
 8005106:	9b06      	ldr	r3, [sp, #24]
 8005108:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8005360 <_strtod_l+0x8b0>
 800510c:	ed9f ab96 	vldr	d10, [pc, #600]	; 8005368 <_strtod_l+0x8b8>
 8005110:	ed9f bb97 	vldr	d11, [pc, #604]	; 8005370 <_strtod_l+0x8c0>
 8005114:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005118:	2500      	movs	r5, #0
 800511a:	9312      	str	r3, [sp, #72]	; 0x48
 800511c:	462e      	mov	r6, r5
 800511e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005120:	4620      	mov	r0, r4
 8005122:	6859      	ldr	r1, [r3, #4]
 8005124:	f001 fdca 	bl	8006cbc <_Balloc>
 8005128:	4607      	mov	r7, r0
 800512a:	2800      	cmp	r0, #0
 800512c:	f43f af0c 	beq.w	8004f48 <_strtod_l+0x498>
 8005130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	3202      	adds	r2, #2
 8005136:	f103 010c 	add.w	r1, r3, #12
 800513a:	0092      	lsls	r2, r2, #2
 800513c:	300c      	adds	r0, #12
 800513e:	f001 fdaf 	bl	8006ca0 <memcpy>
 8005142:	ec49 8b10 	vmov	d0, r8, r9
 8005146:	aa1a      	add	r2, sp, #104	; 0x68
 8005148:	a919      	add	r1, sp, #100	; 0x64
 800514a:	4620      	mov	r0, r4
 800514c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8005150:	f002 f99c 	bl	800748c <__d2b>
 8005154:	9018      	str	r0, [sp, #96]	; 0x60
 8005156:	2800      	cmp	r0, #0
 8005158:	f43f aef6 	beq.w	8004f48 <_strtod_l+0x498>
 800515c:	2101      	movs	r1, #1
 800515e:	4620      	mov	r0, r4
 8005160:	f001 fef2 	bl	8006f48 <__i2b>
 8005164:	4606      	mov	r6, r0
 8005166:	2800      	cmp	r0, #0
 8005168:	f43f aeee 	beq.w	8004f48 <_strtod_l+0x498>
 800516c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800516e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005170:	2b00      	cmp	r3, #0
 8005172:	bfab      	itete	ge
 8005174:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005176:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005178:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800517c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8005180:	bfac      	ite	ge
 8005182:	eb03 0b02 	addge.w	fp, r3, r2
 8005186:	eba2 0a03 	sublt.w	sl, r2, r3
 800518a:	9a04      	ldr	r2, [sp, #16]
 800518c:	1a9b      	subs	r3, r3, r2
 800518e:	440b      	add	r3, r1
 8005190:	4a7a      	ldr	r2, [pc, #488]	; (800537c <_strtod_l+0x8cc>)
 8005192:	3b01      	subs	r3, #1
 8005194:	4293      	cmp	r3, r2
 8005196:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800519a:	f280 80d1 	bge.w	8005340 <_strtod_l+0x890>
 800519e:	1ad2      	subs	r2, r2, r3
 80051a0:	2a1f      	cmp	r2, #31
 80051a2:	eba1 0102 	sub.w	r1, r1, r2
 80051a6:	f04f 0001 	mov.w	r0, #1
 80051aa:	f300 80bd 	bgt.w	8005328 <_strtod_l+0x878>
 80051ae:	fa00 f302 	lsl.w	r3, r0, r2
 80051b2:	930e      	str	r3, [sp, #56]	; 0x38
 80051b4:	2300      	movs	r3, #0
 80051b6:	930d      	str	r3, [sp, #52]	; 0x34
 80051b8:	eb0b 0301 	add.w	r3, fp, r1
 80051bc:	9a04      	ldr	r2, [sp, #16]
 80051be:	459b      	cmp	fp, r3
 80051c0:	448a      	add	sl, r1
 80051c2:	4492      	add	sl, r2
 80051c4:	465a      	mov	r2, fp
 80051c6:	bfa8      	it	ge
 80051c8:	461a      	movge	r2, r3
 80051ca:	4552      	cmp	r2, sl
 80051cc:	bfa8      	it	ge
 80051ce:	4652      	movge	r2, sl
 80051d0:	2a00      	cmp	r2, #0
 80051d2:	bfc2      	ittt	gt
 80051d4:	1a9b      	subgt	r3, r3, r2
 80051d6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80051da:	ebab 0b02 	subgt.w	fp, fp, r2
 80051de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80051e0:	2a00      	cmp	r2, #0
 80051e2:	dd18      	ble.n	8005216 <_strtod_l+0x766>
 80051e4:	4631      	mov	r1, r6
 80051e6:	4620      	mov	r0, r4
 80051e8:	9315      	str	r3, [sp, #84]	; 0x54
 80051ea:	f001 ff69 	bl	80070c0 <__pow5mult>
 80051ee:	4606      	mov	r6, r0
 80051f0:	2800      	cmp	r0, #0
 80051f2:	f43f aea9 	beq.w	8004f48 <_strtod_l+0x498>
 80051f6:	4601      	mov	r1, r0
 80051f8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80051fa:	4620      	mov	r0, r4
 80051fc:	f001 feba 	bl	8006f74 <__multiply>
 8005200:	9014      	str	r0, [sp, #80]	; 0x50
 8005202:	2800      	cmp	r0, #0
 8005204:	f43f aea0 	beq.w	8004f48 <_strtod_l+0x498>
 8005208:	9918      	ldr	r1, [sp, #96]	; 0x60
 800520a:	4620      	mov	r0, r4
 800520c:	f001 fd96 	bl	8006d3c <_Bfree>
 8005210:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005212:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005214:	9218      	str	r2, [sp, #96]	; 0x60
 8005216:	2b00      	cmp	r3, #0
 8005218:	f300 8097 	bgt.w	800534a <_strtod_l+0x89a>
 800521c:	9b06      	ldr	r3, [sp, #24]
 800521e:	2b00      	cmp	r3, #0
 8005220:	dd08      	ble.n	8005234 <_strtod_l+0x784>
 8005222:	4639      	mov	r1, r7
 8005224:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005226:	4620      	mov	r0, r4
 8005228:	f001 ff4a 	bl	80070c0 <__pow5mult>
 800522c:	4607      	mov	r7, r0
 800522e:	2800      	cmp	r0, #0
 8005230:	f43f ae8a 	beq.w	8004f48 <_strtod_l+0x498>
 8005234:	f1ba 0f00 	cmp.w	sl, #0
 8005238:	dd08      	ble.n	800524c <_strtod_l+0x79c>
 800523a:	4639      	mov	r1, r7
 800523c:	4652      	mov	r2, sl
 800523e:	4620      	mov	r0, r4
 8005240:	f001 ff98 	bl	8007174 <__lshift>
 8005244:	4607      	mov	r7, r0
 8005246:	2800      	cmp	r0, #0
 8005248:	f43f ae7e 	beq.w	8004f48 <_strtod_l+0x498>
 800524c:	f1bb 0f00 	cmp.w	fp, #0
 8005250:	dd08      	ble.n	8005264 <_strtod_l+0x7b4>
 8005252:	4631      	mov	r1, r6
 8005254:	465a      	mov	r2, fp
 8005256:	4620      	mov	r0, r4
 8005258:	f001 ff8c 	bl	8007174 <__lshift>
 800525c:	4606      	mov	r6, r0
 800525e:	2800      	cmp	r0, #0
 8005260:	f43f ae72 	beq.w	8004f48 <_strtod_l+0x498>
 8005264:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005266:	463a      	mov	r2, r7
 8005268:	4620      	mov	r0, r4
 800526a:	f002 f80b 	bl	8007284 <__mdiff>
 800526e:	4605      	mov	r5, r0
 8005270:	2800      	cmp	r0, #0
 8005272:	f43f ae69 	beq.w	8004f48 <_strtod_l+0x498>
 8005276:	2300      	movs	r3, #0
 8005278:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800527c:	60c3      	str	r3, [r0, #12]
 800527e:	4631      	mov	r1, r6
 8005280:	f001 ffe4 	bl	800724c <__mcmp>
 8005284:	2800      	cmp	r0, #0
 8005286:	da7f      	bge.n	8005388 <_strtod_l+0x8d8>
 8005288:	ea5a 0308 	orrs.w	r3, sl, r8
 800528c:	f040 80a5 	bne.w	80053da <_strtod_l+0x92a>
 8005290:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005294:	2b00      	cmp	r3, #0
 8005296:	f040 80a0 	bne.w	80053da <_strtod_l+0x92a>
 800529a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800529e:	0d1b      	lsrs	r3, r3, #20
 80052a0:	051b      	lsls	r3, r3, #20
 80052a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80052a6:	f240 8098 	bls.w	80053da <_strtod_l+0x92a>
 80052aa:	696b      	ldr	r3, [r5, #20]
 80052ac:	b91b      	cbnz	r3, 80052b6 <_strtod_l+0x806>
 80052ae:	692b      	ldr	r3, [r5, #16]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	f340 8092 	ble.w	80053da <_strtod_l+0x92a>
 80052b6:	4629      	mov	r1, r5
 80052b8:	2201      	movs	r2, #1
 80052ba:	4620      	mov	r0, r4
 80052bc:	f001 ff5a 	bl	8007174 <__lshift>
 80052c0:	4631      	mov	r1, r6
 80052c2:	4605      	mov	r5, r0
 80052c4:	f001 ffc2 	bl	800724c <__mcmp>
 80052c8:	2800      	cmp	r0, #0
 80052ca:	f340 8086 	ble.w	80053da <_strtod_l+0x92a>
 80052ce:	9904      	ldr	r1, [sp, #16]
 80052d0:	4a2b      	ldr	r2, [pc, #172]	; (8005380 <_strtod_l+0x8d0>)
 80052d2:	464b      	mov	r3, r9
 80052d4:	2900      	cmp	r1, #0
 80052d6:	f000 80a1 	beq.w	800541c <_strtod_l+0x96c>
 80052da:	ea02 0109 	and.w	r1, r2, r9
 80052de:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80052e2:	f300 809b 	bgt.w	800541c <_strtod_l+0x96c>
 80052e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80052ea:	f77f aea2 	ble.w	8005032 <_strtod_l+0x582>
 80052ee:	4a25      	ldr	r2, [pc, #148]	; (8005384 <_strtod_l+0x8d4>)
 80052f0:	2300      	movs	r3, #0
 80052f2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 80052f6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 80052fa:	ec49 8b17 	vmov	d7, r8, r9
 80052fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005302:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005306:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800530a:	4313      	orrs	r3, r2
 800530c:	bf08      	it	eq
 800530e:	2322      	moveq	r3, #34	; 0x22
 8005310:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005314:	bf08      	it	eq
 8005316:	6023      	streq	r3, [r4, #0]
 8005318:	e620      	b.n	8004f5c <_strtod_l+0x4ac>
 800531a:	f04f 31ff 	mov.w	r1, #4294967295
 800531e:	fa01 f202 	lsl.w	r2, r1, r2
 8005322:	ea02 0808 	and.w	r8, r2, r8
 8005326:	e6d4      	b.n	80050d2 <_strtod_l+0x622>
 8005328:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800532c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8005330:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8005334:	33e2      	adds	r3, #226	; 0xe2
 8005336:	fa00 f303 	lsl.w	r3, r0, r3
 800533a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800533e:	e73b      	b.n	80051b8 <_strtod_l+0x708>
 8005340:	2000      	movs	r0, #0
 8005342:	2301      	movs	r3, #1
 8005344:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8005348:	e736      	b.n	80051b8 <_strtod_l+0x708>
 800534a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800534c:	461a      	mov	r2, r3
 800534e:	4620      	mov	r0, r4
 8005350:	f001 ff10 	bl	8007174 <__lshift>
 8005354:	9018      	str	r0, [sp, #96]	; 0x60
 8005356:	2800      	cmp	r0, #0
 8005358:	f47f af60 	bne.w	800521c <_strtod_l+0x76c>
 800535c:	e5f4      	b.n	8004f48 <_strtod_l+0x498>
 800535e:	bf00      	nop
 8005360:	94a03595 	.word	0x94a03595
 8005364:	3fcfffff 	.word	0x3fcfffff
 8005368:	94a03595 	.word	0x94a03595
 800536c:	3fdfffff 	.word	0x3fdfffff
 8005370:	35afe535 	.word	0x35afe535
 8005374:	3fe00000 	.word	0x3fe00000
 8005378:	08008500 	.word	0x08008500
 800537c:	fffffc02 	.word	0xfffffc02
 8005380:	7ff00000 	.word	0x7ff00000
 8005384:	39500000 	.word	0x39500000
 8005388:	46cb      	mov	fp, r9
 800538a:	d165      	bne.n	8005458 <_strtod_l+0x9a8>
 800538c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005390:	f1ba 0f00 	cmp.w	sl, #0
 8005394:	d02a      	beq.n	80053ec <_strtod_l+0x93c>
 8005396:	4aaa      	ldr	r2, [pc, #680]	; (8005640 <_strtod_l+0xb90>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d12b      	bne.n	80053f4 <_strtod_l+0x944>
 800539c:	9b04      	ldr	r3, [sp, #16]
 800539e:	4641      	mov	r1, r8
 80053a0:	b1fb      	cbz	r3, 80053e2 <_strtod_l+0x932>
 80053a2:	4aa8      	ldr	r2, [pc, #672]	; (8005644 <_strtod_l+0xb94>)
 80053a4:	ea09 0202 	and.w	r2, r9, r2
 80053a8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80053ac:	f04f 30ff 	mov.w	r0, #4294967295
 80053b0:	d81a      	bhi.n	80053e8 <_strtod_l+0x938>
 80053b2:	0d12      	lsrs	r2, r2, #20
 80053b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80053b8:	fa00 f303 	lsl.w	r3, r0, r3
 80053bc:	4299      	cmp	r1, r3
 80053be:	d119      	bne.n	80053f4 <_strtod_l+0x944>
 80053c0:	4ba1      	ldr	r3, [pc, #644]	; (8005648 <_strtod_l+0xb98>)
 80053c2:	459b      	cmp	fp, r3
 80053c4:	d102      	bne.n	80053cc <_strtod_l+0x91c>
 80053c6:	3101      	adds	r1, #1
 80053c8:	f43f adbe 	beq.w	8004f48 <_strtod_l+0x498>
 80053cc:	4b9d      	ldr	r3, [pc, #628]	; (8005644 <_strtod_l+0xb94>)
 80053ce:	ea0b 0303 	and.w	r3, fp, r3
 80053d2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80053d6:	f04f 0800 	mov.w	r8, #0
 80053da:	9b04      	ldr	r3, [sp, #16]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d186      	bne.n	80052ee <_strtod_l+0x83e>
 80053e0:	e5bc      	b.n	8004f5c <_strtod_l+0x4ac>
 80053e2:	f04f 33ff 	mov.w	r3, #4294967295
 80053e6:	e7e9      	b.n	80053bc <_strtod_l+0x90c>
 80053e8:	4603      	mov	r3, r0
 80053ea:	e7e7      	b.n	80053bc <_strtod_l+0x90c>
 80053ec:	ea53 0308 	orrs.w	r3, r3, r8
 80053f0:	f43f af6d 	beq.w	80052ce <_strtod_l+0x81e>
 80053f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053f6:	b1db      	cbz	r3, 8005430 <_strtod_l+0x980>
 80053f8:	ea13 0f0b 	tst.w	r3, fp
 80053fc:	d0ed      	beq.n	80053da <_strtod_l+0x92a>
 80053fe:	9a04      	ldr	r2, [sp, #16]
 8005400:	4640      	mov	r0, r8
 8005402:	4649      	mov	r1, r9
 8005404:	f1ba 0f00 	cmp.w	sl, #0
 8005408:	d016      	beq.n	8005438 <_strtod_l+0x988>
 800540a:	f7ff fb35 	bl	8004a78 <sulp>
 800540e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005412:	ee37 7b00 	vadd.f64	d7, d7, d0
 8005416:	ec59 8b17 	vmov	r8, r9, d7
 800541a:	e7de      	b.n	80053da <_strtod_l+0x92a>
 800541c:	4013      	ands	r3, r2
 800541e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005422:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005426:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800542a:	f04f 38ff 	mov.w	r8, #4294967295
 800542e:	e7d4      	b.n	80053da <_strtod_l+0x92a>
 8005430:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005432:	ea13 0f08 	tst.w	r3, r8
 8005436:	e7e1      	b.n	80053fc <_strtod_l+0x94c>
 8005438:	f7ff fb1e 	bl	8004a78 <sulp>
 800543c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005440:	ee37 7b40 	vsub.f64	d7, d7, d0
 8005444:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005448:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800544c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005450:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8005454:	d1c1      	bne.n	80053da <_strtod_l+0x92a>
 8005456:	e5ec      	b.n	8005032 <_strtod_l+0x582>
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	f002 f872 	bl	8007544 <__ratio>
 8005460:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8005464:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800546c:	d867      	bhi.n	800553e <_strtod_l+0xa8e>
 800546e:	f1ba 0f00 	cmp.w	sl, #0
 8005472:	d044      	beq.n	80054fe <_strtod_l+0xa4e>
 8005474:	4b75      	ldr	r3, [pc, #468]	; (800564c <_strtod_l+0xb9c>)
 8005476:	2200      	movs	r2, #0
 8005478:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800547c:	4971      	ldr	r1, [pc, #452]	; (8005644 <_strtod_l+0xb94>)
 800547e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8005658 <_strtod_l+0xba8>
 8005482:	ea0b 0001 	and.w	r0, fp, r1
 8005486:	4560      	cmp	r0, ip
 8005488:	900d      	str	r0, [sp, #52]	; 0x34
 800548a:	f040 808b 	bne.w	80055a4 <_strtod_l+0xaf4>
 800548e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005492:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8005496:	ec49 8b10 	vmov	d0, r8, r9
 800549a:	ec43 2b1c 	vmov	d12, r2, r3
 800549e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054a2:	f001 ff77 	bl	8007394 <__ulp>
 80054a6:	ec49 8b1d 	vmov	d13, r8, r9
 80054aa:	eeac db00 	vfma.f64	d13, d12, d0
 80054ae:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 80054b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054b4:	4963      	ldr	r1, [pc, #396]	; (8005644 <_strtod_l+0xb94>)
 80054b6:	4a66      	ldr	r2, [pc, #408]	; (8005650 <_strtod_l+0xba0>)
 80054b8:	4019      	ands	r1, r3
 80054ba:	4291      	cmp	r1, r2
 80054bc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 80054c0:	d947      	bls.n	8005552 <_strtod_l+0xaa2>
 80054c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d103      	bne.n	80054d4 <_strtod_l+0xa24>
 80054cc:	9b08      	ldr	r3, [sp, #32]
 80054ce:	3301      	adds	r3, #1
 80054d0:	f43f ad3a 	beq.w	8004f48 <_strtod_l+0x498>
 80054d4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8005648 <_strtod_l+0xb98>
 80054d8:	f04f 38ff 	mov.w	r8, #4294967295
 80054dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80054de:	4620      	mov	r0, r4
 80054e0:	f001 fc2c 	bl	8006d3c <_Bfree>
 80054e4:	4639      	mov	r1, r7
 80054e6:	4620      	mov	r0, r4
 80054e8:	f001 fc28 	bl	8006d3c <_Bfree>
 80054ec:	4631      	mov	r1, r6
 80054ee:	4620      	mov	r0, r4
 80054f0:	f001 fc24 	bl	8006d3c <_Bfree>
 80054f4:	4629      	mov	r1, r5
 80054f6:	4620      	mov	r0, r4
 80054f8:	f001 fc20 	bl	8006d3c <_Bfree>
 80054fc:	e60f      	b.n	800511e <_strtod_l+0x66e>
 80054fe:	f1b8 0f00 	cmp.w	r8, #0
 8005502:	d112      	bne.n	800552a <_strtod_l+0xa7a>
 8005504:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005508:	b9b3      	cbnz	r3, 8005538 <_strtod_l+0xa88>
 800550a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800550e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005516:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800551a:	d401      	bmi.n	8005520 <_strtod_l+0xa70>
 800551c:	ee20 8b08 	vmul.f64	d8, d0, d8
 8005520:	eeb1 7b48 	vneg.f64	d7, d8
 8005524:	ec53 2b17 	vmov	r2, r3, d7
 8005528:	e7a8      	b.n	800547c <_strtod_l+0x9cc>
 800552a:	f1b8 0f01 	cmp.w	r8, #1
 800552e:	d103      	bne.n	8005538 <_strtod_l+0xa88>
 8005530:	f1b9 0f00 	cmp.w	r9, #0
 8005534:	f43f ad7d 	beq.w	8005032 <_strtod_l+0x582>
 8005538:	4b46      	ldr	r3, [pc, #280]	; (8005654 <_strtod_l+0xba4>)
 800553a:	2200      	movs	r2, #0
 800553c:	e79c      	b.n	8005478 <_strtod_l+0x9c8>
 800553e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8005542:	ee20 8b08 	vmul.f64	d8, d0, d8
 8005546:	f1ba 0f00 	cmp.w	sl, #0
 800554a:	d0e9      	beq.n	8005520 <_strtod_l+0xa70>
 800554c:	ec53 2b18 	vmov	r2, r3, d8
 8005550:	e794      	b.n	800547c <_strtod_l+0x9cc>
 8005552:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005556:	9b04      	ldr	r3, [sp, #16]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1bf      	bne.n	80054dc <_strtod_l+0xa2c>
 800555c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005560:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005562:	0d1b      	lsrs	r3, r3, #20
 8005564:	051b      	lsls	r3, r3, #20
 8005566:	429a      	cmp	r2, r3
 8005568:	d1b8      	bne.n	80054dc <_strtod_l+0xa2c>
 800556a:	ec51 0b18 	vmov	r0, r1, d8
 800556e:	f7fb f893 	bl	8000698 <__aeabi_d2lz>
 8005572:	f7fb f84b 	bl	800060c <__aeabi_l2d>
 8005576:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800557a:	ec41 0b17 	vmov	d7, r0, r1
 800557e:	ea43 0308 	orr.w	r3, r3, r8
 8005582:	ea53 030a 	orrs.w	r3, r3, sl
 8005586:	ee38 8b47 	vsub.f64	d8, d8, d7
 800558a:	d03e      	beq.n	800560a <_strtod_l+0xb5a>
 800558c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8005590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005594:	f53f ace2 	bmi.w	8004f5c <_strtod_l+0x4ac>
 8005598:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800559c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a0:	dd9c      	ble.n	80054dc <_strtod_l+0xa2c>
 80055a2:	e4db      	b.n	8004f5c <_strtod_l+0x4ac>
 80055a4:	9904      	ldr	r1, [sp, #16]
 80055a6:	b301      	cbz	r1, 80055ea <_strtod_l+0xb3a>
 80055a8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80055aa:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80055ae:	d81c      	bhi.n	80055ea <_strtod_l+0xb3a>
 80055b0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005638 <_strtod_l+0xb88>
 80055b4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80055b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055bc:	d811      	bhi.n	80055e2 <_strtod_l+0xb32>
 80055be:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80055c2:	ee18 3a10 	vmov	r3, s16
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	bf38      	it	cc
 80055ca:	2301      	movcc	r3, #1
 80055cc:	ee08 3a10 	vmov	s16, r3
 80055d0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80055d4:	f1ba 0f00 	cmp.w	sl, #0
 80055d8:	d114      	bne.n	8005604 <_strtod_l+0xb54>
 80055da:	eeb1 7b48 	vneg.f64	d7, d8
 80055de:	ec53 2b17 	vmov	r2, r3, d7
 80055e2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80055e4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 80055e8:	1a0b      	subs	r3, r1, r0
 80055ea:	ed9d 0b08 	vldr	d0, [sp, #32]
 80055ee:	ec43 2b1c 	vmov	d12, r2, r3
 80055f2:	f001 fecf 	bl	8007394 <__ulp>
 80055f6:	ed9d 7b08 	vldr	d7, [sp, #32]
 80055fa:	eeac 7b00 	vfma.f64	d7, d12, d0
 80055fe:	ec59 8b17 	vmov	r8, r9, d7
 8005602:	e7a8      	b.n	8005556 <_strtod_l+0xaa6>
 8005604:	ec53 2b18 	vmov	r2, r3, d8
 8005608:	e7eb      	b.n	80055e2 <_strtod_l+0xb32>
 800560a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800560e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005612:	f57f af63 	bpl.w	80054dc <_strtod_l+0xa2c>
 8005616:	e4a1      	b.n	8004f5c <_strtod_l+0x4ac>
 8005618:	2300      	movs	r3, #0
 800561a:	930b      	str	r3, [sp, #44]	; 0x2c
 800561c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800561e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	f7ff ba8d 	b.w	8004b40 <_strtod_l+0x90>
 8005626:	2a65      	cmp	r2, #101	; 0x65
 8005628:	f43f ab89 	beq.w	8004d3e <_strtod_l+0x28e>
 800562c:	2a45      	cmp	r2, #69	; 0x45
 800562e:	f43f ab86 	beq.w	8004d3e <_strtod_l+0x28e>
 8005632:	2101      	movs	r1, #1
 8005634:	f7ff bbbe 	b.w	8004db4 <_strtod_l+0x304>
 8005638:	ffc00000 	.word	0xffc00000
 800563c:	41dfffff 	.word	0x41dfffff
 8005640:	000fffff 	.word	0x000fffff
 8005644:	7ff00000 	.word	0x7ff00000
 8005648:	7fefffff 	.word	0x7fefffff
 800564c:	3ff00000 	.word	0x3ff00000
 8005650:	7c9fffff 	.word	0x7c9fffff
 8005654:	bff00000 	.word	0xbff00000
 8005658:	7fe00000 	.word	0x7fe00000

0800565c <_strtod_r>:
 800565c:	4b01      	ldr	r3, [pc, #4]	; (8005664 <_strtod_r+0x8>)
 800565e:	f7ff ba27 	b.w	8004ab0 <_strtod_l>
 8005662:	bf00      	nop
 8005664:	20000078 	.word	0x20000078

08005668 <_strtol_l.isra.0>:
 8005668:	2b01      	cmp	r3, #1
 800566a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566e:	d001      	beq.n	8005674 <_strtol_l.isra.0+0xc>
 8005670:	2b24      	cmp	r3, #36	; 0x24
 8005672:	d906      	bls.n	8005682 <_strtol_l.isra.0+0x1a>
 8005674:	f7fe fb48 	bl	8003d08 <__errno>
 8005678:	2316      	movs	r3, #22
 800567a:	6003      	str	r3, [r0, #0]
 800567c:	2000      	movs	r0, #0
 800567e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005682:	4f3a      	ldr	r7, [pc, #232]	; (800576c <_strtol_l.isra.0+0x104>)
 8005684:	468e      	mov	lr, r1
 8005686:	4676      	mov	r6, lr
 8005688:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800568c:	5de5      	ldrb	r5, [r4, r7]
 800568e:	f015 0508 	ands.w	r5, r5, #8
 8005692:	d1f8      	bne.n	8005686 <_strtol_l.isra.0+0x1e>
 8005694:	2c2d      	cmp	r4, #45	; 0x2d
 8005696:	d134      	bne.n	8005702 <_strtol_l.isra.0+0x9a>
 8005698:	f89e 4000 	ldrb.w	r4, [lr]
 800569c:	f04f 0801 	mov.w	r8, #1
 80056a0:	f106 0e02 	add.w	lr, r6, #2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d05c      	beq.n	8005762 <_strtol_l.isra.0+0xfa>
 80056a8:	2b10      	cmp	r3, #16
 80056aa:	d10c      	bne.n	80056c6 <_strtol_l.isra.0+0x5e>
 80056ac:	2c30      	cmp	r4, #48	; 0x30
 80056ae:	d10a      	bne.n	80056c6 <_strtol_l.isra.0+0x5e>
 80056b0:	f89e 4000 	ldrb.w	r4, [lr]
 80056b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80056b8:	2c58      	cmp	r4, #88	; 0x58
 80056ba:	d14d      	bne.n	8005758 <_strtol_l.isra.0+0xf0>
 80056bc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80056c0:	2310      	movs	r3, #16
 80056c2:	f10e 0e02 	add.w	lr, lr, #2
 80056c6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80056ca:	f10c 3cff 	add.w	ip, ip, #4294967295
 80056ce:	2600      	movs	r6, #0
 80056d0:	fbbc f9f3 	udiv	r9, ip, r3
 80056d4:	4635      	mov	r5, r6
 80056d6:	fb03 ca19 	mls	sl, r3, r9, ip
 80056da:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80056de:	2f09      	cmp	r7, #9
 80056e0:	d818      	bhi.n	8005714 <_strtol_l.isra.0+0xac>
 80056e2:	463c      	mov	r4, r7
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	dd24      	ble.n	8005732 <_strtol_l.isra.0+0xca>
 80056e8:	2e00      	cmp	r6, #0
 80056ea:	db1f      	blt.n	800572c <_strtol_l.isra.0+0xc4>
 80056ec:	45a9      	cmp	r9, r5
 80056ee:	d31d      	bcc.n	800572c <_strtol_l.isra.0+0xc4>
 80056f0:	d101      	bne.n	80056f6 <_strtol_l.isra.0+0x8e>
 80056f2:	45a2      	cmp	sl, r4
 80056f4:	db1a      	blt.n	800572c <_strtol_l.isra.0+0xc4>
 80056f6:	fb05 4503 	mla	r5, r5, r3, r4
 80056fa:	2601      	movs	r6, #1
 80056fc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005700:	e7eb      	b.n	80056da <_strtol_l.isra.0+0x72>
 8005702:	2c2b      	cmp	r4, #43	; 0x2b
 8005704:	bf08      	it	eq
 8005706:	f89e 4000 	ldrbeq.w	r4, [lr]
 800570a:	46a8      	mov	r8, r5
 800570c:	bf08      	it	eq
 800570e:	f106 0e02 	addeq.w	lr, r6, #2
 8005712:	e7c7      	b.n	80056a4 <_strtol_l.isra.0+0x3c>
 8005714:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005718:	2f19      	cmp	r7, #25
 800571a:	d801      	bhi.n	8005720 <_strtol_l.isra.0+0xb8>
 800571c:	3c37      	subs	r4, #55	; 0x37
 800571e:	e7e1      	b.n	80056e4 <_strtol_l.isra.0+0x7c>
 8005720:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005724:	2f19      	cmp	r7, #25
 8005726:	d804      	bhi.n	8005732 <_strtol_l.isra.0+0xca>
 8005728:	3c57      	subs	r4, #87	; 0x57
 800572a:	e7db      	b.n	80056e4 <_strtol_l.isra.0+0x7c>
 800572c:	f04f 36ff 	mov.w	r6, #4294967295
 8005730:	e7e4      	b.n	80056fc <_strtol_l.isra.0+0x94>
 8005732:	2e00      	cmp	r6, #0
 8005734:	da05      	bge.n	8005742 <_strtol_l.isra.0+0xda>
 8005736:	2322      	movs	r3, #34	; 0x22
 8005738:	6003      	str	r3, [r0, #0]
 800573a:	4665      	mov	r5, ip
 800573c:	b942      	cbnz	r2, 8005750 <_strtol_l.isra.0+0xe8>
 800573e:	4628      	mov	r0, r5
 8005740:	e79d      	b.n	800567e <_strtol_l.isra.0+0x16>
 8005742:	f1b8 0f00 	cmp.w	r8, #0
 8005746:	d000      	beq.n	800574a <_strtol_l.isra.0+0xe2>
 8005748:	426d      	negs	r5, r5
 800574a:	2a00      	cmp	r2, #0
 800574c:	d0f7      	beq.n	800573e <_strtol_l.isra.0+0xd6>
 800574e:	b10e      	cbz	r6, 8005754 <_strtol_l.isra.0+0xec>
 8005750:	f10e 31ff 	add.w	r1, lr, #4294967295
 8005754:	6011      	str	r1, [r2, #0]
 8005756:	e7f2      	b.n	800573e <_strtol_l.isra.0+0xd6>
 8005758:	2430      	movs	r4, #48	; 0x30
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1b3      	bne.n	80056c6 <_strtol_l.isra.0+0x5e>
 800575e:	2308      	movs	r3, #8
 8005760:	e7b1      	b.n	80056c6 <_strtol_l.isra.0+0x5e>
 8005762:	2c30      	cmp	r4, #48	; 0x30
 8005764:	d0a4      	beq.n	80056b0 <_strtol_l.isra.0+0x48>
 8005766:	230a      	movs	r3, #10
 8005768:	e7ad      	b.n	80056c6 <_strtol_l.isra.0+0x5e>
 800576a:	bf00      	nop
 800576c:	08008529 	.word	0x08008529

08005770 <_strtol_r>:
 8005770:	f7ff bf7a 	b.w	8005668 <_strtol_l.isra.0>

08005774 <quorem>:
 8005774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005778:	6903      	ldr	r3, [r0, #16]
 800577a:	690c      	ldr	r4, [r1, #16]
 800577c:	42a3      	cmp	r3, r4
 800577e:	4607      	mov	r7, r0
 8005780:	f2c0 8081 	blt.w	8005886 <quorem+0x112>
 8005784:	3c01      	subs	r4, #1
 8005786:	f101 0814 	add.w	r8, r1, #20
 800578a:	f100 0514 	add.w	r5, r0, #20
 800578e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005792:	9301      	str	r3, [sp, #4]
 8005794:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005798:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800579c:	3301      	adds	r3, #1
 800579e:	429a      	cmp	r2, r3
 80057a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80057a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80057a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80057ac:	d331      	bcc.n	8005812 <quorem+0x9e>
 80057ae:	f04f 0e00 	mov.w	lr, #0
 80057b2:	4640      	mov	r0, r8
 80057b4:	46ac      	mov	ip, r5
 80057b6:	46f2      	mov	sl, lr
 80057b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80057bc:	b293      	uxth	r3, r2
 80057be:	fb06 e303 	mla	r3, r6, r3, lr
 80057c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	ebaa 0303 	sub.w	r3, sl, r3
 80057cc:	0c12      	lsrs	r2, r2, #16
 80057ce:	f8dc a000 	ldr.w	sl, [ip]
 80057d2:	fb06 e202 	mla	r2, r6, r2, lr
 80057d6:	fa13 f38a 	uxtah	r3, r3, sl
 80057da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80057de:	fa1f fa82 	uxth.w	sl, r2
 80057e2:	f8dc 2000 	ldr.w	r2, [ip]
 80057e6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80057ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057f4:	4581      	cmp	r9, r0
 80057f6:	f84c 3b04 	str.w	r3, [ip], #4
 80057fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80057fe:	d2db      	bcs.n	80057b8 <quorem+0x44>
 8005800:	f855 300b 	ldr.w	r3, [r5, fp]
 8005804:	b92b      	cbnz	r3, 8005812 <quorem+0x9e>
 8005806:	9b01      	ldr	r3, [sp, #4]
 8005808:	3b04      	subs	r3, #4
 800580a:	429d      	cmp	r5, r3
 800580c:	461a      	mov	r2, r3
 800580e:	d32e      	bcc.n	800586e <quorem+0xfa>
 8005810:	613c      	str	r4, [r7, #16]
 8005812:	4638      	mov	r0, r7
 8005814:	f001 fd1a 	bl	800724c <__mcmp>
 8005818:	2800      	cmp	r0, #0
 800581a:	db24      	blt.n	8005866 <quorem+0xf2>
 800581c:	3601      	adds	r6, #1
 800581e:	4628      	mov	r0, r5
 8005820:	f04f 0c00 	mov.w	ip, #0
 8005824:	f858 2b04 	ldr.w	r2, [r8], #4
 8005828:	f8d0 e000 	ldr.w	lr, [r0]
 800582c:	b293      	uxth	r3, r2
 800582e:	ebac 0303 	sub.w	r3, ip, r3
 8005832:	0c12      	lsrs	r2, r2, #16
 8005834:	fa13 f38e 	uxtah	r3, r3, lr
 8005838:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800583c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005840:	b29b      	uxth	r3, r3
 8005842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005846:	45c1      	cmp	r9, r8
 8005848:	f840 3b04 	str.w	r3, [r0], #4
 800584c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005850:	d2e8      	bcs.n	8005824 <quorem+0xb0>
 8005852:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005856:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800585a:	b922      	cbnz	r2, 8005866 <quorem+0xf2>
 800585c:	3b04      	subs	r3, #4
 800585e:	429d      	cmp	r5, r3
 8005860:	461a      	mov	r2, r3
 8005862:	d30a      	bcc.n	800587a <quorem+0x106>
 8005864:	613c      	str	r4, [r7, #16]
 8005866:	4630      	mov	r0, r6
 8005868:	b003      	add	sp, #12
 800586a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800586e:	6812      	ldr	r2, [r2, #0]
 8005870:	3b04      	subs	r3, #4
 8005872:	2a00      	cmp	r2, #0
 8005874:	d1cc      	bne.n	8005810 <quorem+0x9c>
 8005876:	3c01      	subs	r4, #1
 8005878:	e7c7      	b.n	800580a <quorem+0x96>
 800587a:	6812      	ldr	r2, [r2, #0]
 800587c:	3b04      	subs	r3, #4
 800587e:	2a00      	cmp	r2, #0
 8005880:	d1f0      	bne.n	8005864 <quorem+0xf0>
 8005882:	3c01      	subs	r4, #1
 8005884:	e7eb      	b.n	800585e <quorem+0xea>
 8005886:	2000      	movs	r0, #0
 8005888:	e7ee      	b.n	8005868 <quorem+0xf4>
 800588a:	0000      	movs	r0, r0
 800588c:	0000      	movs	r0, r0
	...

08005890 <_dtoa_r>:
 8005890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005894:	ec59 8b10 	vmov	r8, r9, d0
 8005898:	b095      	sub	sp, #84	; 0x54
 800589a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800589c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800589e:	9107      	str	r1, [sp, #28]
 80058a0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80058a4:	4606      	mov	r6, r0
 80058a6:	9209      	str	r2, [sp, #36]	; 0x24
 80058a8:	9310      	str	r3, [sp, #64]	; 0x40
 80058aa:	b975      	cbnz	r5, 80058ca <_dtoa_r+0x3a>
 80058ac:	2010      	movs	r0, #16
 80058ae:	f001 f9dd 	bl	8006c6c <malloc>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6270      	str	r0, [r6, #36]	; 0x24
 80058b6:	b920      	cbnz	r0, 80058c2 <_dtoa_r+0x32>
 80058b8:	4bab      	ldr	r3, [pc, #684]	; (8005b68 <_dtoa_r+0x2d8>)
 80058ba:	21ea      	movs	r1, #234	; 0xea
 80058bc:	48ab      	ldr	r0, [pc, #684]	; (8005b6c <_dtoa_r+0x2dc>)
 80058be:	f002 fb79 	bl	8007fb4 <__assert_func>
 80058c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058c6:	6005      	str	r5, [r0, #0]
 80058c8:	60c5      	str	r5, [r0, #12]
 80058ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80058cc:	6819      	ldr	r1, [r3, #0]
 80058ce:	b151      	cbz	r1, 80058e6 <_dtoa_r+0x56>
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	604a      	str	r2, [r1, #4]
 80058d4:	2301      	movs	r3, #1
 80058d6:	4093      	lsls	r3, r2
 80058d8:	608b      	str	r3, [r1, #8]
 80058da:	4630      	mov	r0, r6
 80058dc:	f001 fa2e 	bl	8006d3c <_Bfree>
 80058e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80058e2:	2200      	movs	r2, #0
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	f1b9 0300 	subs.w	r3, r9, #0
 80058ea:	bfbb      	ittet	lt
 80058ec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80058f0:	9303      	strlt	r3, [sp, #12]
 80058f2:	2300      	movge	r3, #0
 80058f4:	2201      	movlt	r2, #1
 80058f6:	bfac      	ite	ge
 80058f8:	6023      	strge	r3, [r4, #0]
 80058fa:	6022      	strlt	r2, [r4, #0]
 80058fc:	4b9c      	ldr	r3, [pc, #624]	; (8005b70 <_dtoa_r+0x2e0>)
 80058fe:	9c03      	ldr	r4, [sp, #12]
 8005900:	43a3      	bics	r3, r4
 8005902:	d11a      	bne.n	800593a <_dtoa_r+0xaa>
 8005904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005906:	f242 730f 	movw	r3, #9999	; 0x270f
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005910:	ea53 0308 	orrs.w	r3, r3, r8
 8005914:	f000 8512 	beq.w	800633c <_dtoa_r+0xaac>
 8005918:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800591a:	b953      	cbnz	r3, 8005932 <_dtoa_r+0xa2>
 800591c:	4b95      	ldr	r3, [pc, #596]	; (8005b74 <_dtoa_r+0x2e4>)
 800591e:	e01f      	b.n	8005960 <_dtoa_r+0xd0>
 8005920:	4b95      	ldr	r3, [pc, #596]	; (8005b78 <_dtoa_r+0x2e8>)
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	3308      	adds	r3, #8
 8005926:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	9800      	ldr	r0, [sp, #0]
 800592c:	b015      	add	sp, #84	; 0x54
 800592e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005932:	4b90      	ldr	r3, [pc, #576]	; (8005b74 <_dtoa_r+0x2e4>)
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	3303      	adds	r3, #3
 8005938:	e7f5      	b.n	8005926 <_dtoa_r+0x96>
 800593a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800593e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005946:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800594a:	d10b      	bne.n	8005964 <_dtoa_r+0xd4>
 800594c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800594e:	2301      	movs	r3, #1
 8005950:	6013      	str	r3, [r2, #0]
 8005952:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 84ee 	beq.w	8006336 <_dtoa_r+0xaa6>
 800595a:	4888      	ldr	r0, [pc, #544]	; (8005b7c <_dtoa_r+0x2ec>)
 800595c:	6018      	str	r0, [r3, #0]
 800595e:	1e43      	subs	r3, r0, #1
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	e7e2      	b.n	800592a <_dtoa_r+0x9a>
 8005964:	a913      	add	r1, sp, #76	; 0x4c
 8005966:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800596a:	aa12      	add	r2, sp, #72	; 0x48
 800596c:	4630      	mov	r0, r6
 800596e:	f001 fd8d 	bl	800748c <__d2b>
 8005972:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8005976:	4605      	mov	r5, r0
 8005978:	9812      	ldr	r0, [sp, #72]	; 0x48
 800597a:	2900      	cmp	r1, #0
 800597c:	d047      	beq.n	8005a0e <_dtoa_r+0x17e>
 800597e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005980:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005988:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800598c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005990:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005994:	2400      	movs	r4, #0
 8005996:	ec43 2b16 	vmov	d6, r2, r3
 800599a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800599e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8005b50 <_dtoa_r+0x2c0>
 80059a2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80059a6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8005b58 <_dtoa_r+0x2c8>
 80059aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 80059ae:	eeb0 7b46 	vmov.f64	d7, d6
 80059b2:	ee06 1a90 	vmov	s13, r1
 80059b6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80059ba:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8005b60 <_dtoa_r+0x2d0>
 80059be:	eea5 7b06 	vfma.f64	d7, d5, d6
 80059c2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80059c6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80059ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ce:	ee16 ba90 	vmov	fp, s13
 80059d2:	9411      	str	r4, [sp, #68]	; 0x44
 80059d4:	d508      	bpl.n	80059e8 <_dtoa_r+0x158>
 80059d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80059da:	eeb4 6b47 	vcmp.f64	d6, d7
 80059de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e2:	bf18      	it	ne
 80059e4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80059e8:	f1bb 0f16 	cmp.w	fp, #22
 80059ec:	d832      	bhi.n	8005a54 <_dtoa_r+0x1c4>
 80059ee:	4b64      	ldr	r3, [pc, #400]	; (8005b80 <_dtoa_r+0x2f0>)
 80059f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80059f4:	ed93 7b00 	vldr	d7, [r3]
 80059f8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80059fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a04:	d501      	bpl.n	8005a0a <_dtoa_r+0x17a>
 8005a06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e023      	b.n	8005a56 <_dtoa_r+0x1c6>
 8005a0e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005a10:	4401      	add	r1, r0
 8005a12:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8005a16:	2b20      	cmp	r3, #32
 8005a18:	bfc3      	ittte	gt
 8005a1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005a1e:	fa04 f303 	lslgt.w	r3, r4, r3
 8005a22:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8005a26:	f1c3 0320 	rsble	r3, r3, #32
 8005a2a:	bfc6      	itte	gt
 8005a2c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8005a30:	ea43 0308 	orrgt.w	r3, r3, r8
 8005a34:	fa08 f303 	lslle.w	r3, r8, r3
 8005a38:	ee07 3a90 	vmov	s15, r3
 8005a3c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005a40:	3901      	subs	r1, #1
 8005a42:	ed8d 7b00 	vstr	d7, [sp]
 8005a46:	9c01      	ldr	r4, [sp, #4]
 8005a48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a4c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8005a50:	2401      	movs	r4, #1
 8005a52:	e7a0      	b.n	8005996 <_dtoa_r+0x106>
 8005a54:	2301      	movs	r3, #1
 8005a56:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a58:	1a43      	subs	r3, r0, r1
 8005a5a:	1e5a      	subs	r2, r3, #1
 8005a5c:	bf45      	ittet	mi
 8005a5e:	f1c3 0301 	rsbmi	r3, r3, #1
 8005a62:	9305      	strmi	r3, [sp, #20]
 8005a64:	2300      	movpl	r3, #0
 8005a66:	2300      	movmi	r3, #0
 8005a68:	9206      	str	r2, [sp, #24]
 8005a6a:	bf54      	ite	pl
 8005a6c:	9305      	strpl	r3, [sp, #20]
 8005a6e:	9306      	strmi	r3, [sp, #24]
 8005a70:	f1bb 0f00 	cmp.w	fp, #0
 8005a74:	db18      	blt.n	8005aa8 <_dtoa_r+0x218>
 8005a76:	9b06      	ldr	r3, [sp, #24]
 8005a78:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8005a7c:	445b      	add	r3, fp
 8005a7e:	9306      	str	r3, [sp, #24]
 8005a80:	2300      	movs	r3, #0
 8005a82:	9a07      	ldr	r2, [sp, #28]
 8005a84:	2a09      	cmp	r2, #9
 8005a86:	d849      	bhi.n	8005b1c <_dtoa_r+0x28c>
 8005a88:	2a05      	cmp	r2, #5
 8005a8a:	bfc4      	itt	gt
 8005a8c:	3a04      	subgt	r2, #4
 8005a8e:	9207      	strgt	r2, [sp, #28]
 8005a90:	9a07      	ldr	r2, [sp, #28]
 8005a92:	f1a2 0202 	sub.w	r2, r2, #2
 8005a96:	bfcc      	ite	gt
 8005a98:	2400      	movgt	r4, #0
 8005a9a:	2401      	movle	r4, #1
 8005a9c:	2a03      	cmp	r2, #3
 8005a9e:	d848      	bhi.n	8005b32 <_dtoa_r+0x2a2>
 8005aa0:	e8df f002 	tbb	[pc, r2]
 8005aa4:	3a2c2e0b 	.word	0x3a2c2e0b
 8005aa8:	9b05      	ldr	r3, [sp, #20]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	eba3 030b 	sub.w	r3, r3, fp
 8005ab0:	9305      	str	r3, [sp, #20]
 8005ab2:	920e      	str	r2, [sp, #56]	; 0x38
 8005ab4:	f1cb 0300 	rsb	r3, fp, #0
 8005ab8:	e7e3      	b.n	8005a82 <_dtoa_r+0x1f2>
 8005aba:	2200      	movs	r2, #0
 8005abc:	9208      	str	r2, [sp, #32]
 8005abe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ac0:	2a00      	cmp	r2, #0
 8005ac2:	dc39      	bgt.n	8005b38 <_dtoa_r+0x2a8>
 8005ac4:	f04f 0a01 	mov.w	sl, #1
 8005ac8:	46d1      	mov	r9, sl
 8005aca:	4652      	mov	r2, sl
 8005acc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005ad0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	6079      	str	r1, [r7, #4]
 8005ad6:	2004      	movs	r0, #4
 8005ad8:	f100 0c14 	add.w	ip, r0, #20
 8005adc:	4594      	cmp	ip, r2
 8005ade:	6879      	ldr	r1, [r7, #4]
 8005ae0:	d92f      	bls.n	8005b42 <_dtoa_r+0x2b2>
 8005ae2:	4630      	mov	r0, r6
 8005ae4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ae6:	f001 f8e9 	bl	8006cbc <_Balloc>
 8005aea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005aec:	9000      	str	r0, [sp, #0]
 8005aee:	4602      	mov	r2, r0
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d149      	bne.n	8005b88 <_dtoa_r+0x2f8>
 8005af4:	4b23      	ldr	r3, [pc, #140]	; (8005b84 <_dtoa_r+0x2f4>)
 8005af6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005afa:	e6df      	b.n	80058bc <_dtoa_r+0x2c>
 8005afc:	2201      	movs	r2, #1
 8005afe:	e7dd      	b.n	8005abc <_dtoa_r+0x22c>
 8005b00:	2200      	movs	r2, #0
 8005b02:	9208      	str	r2, [sp, #32]
 8005b04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b06:	eb0b 0a02 	add.w	sl, fp, r2
 8005b0a:	f10a 0901 	add.w	r9, sl, #1
 8005b0e:	464a      	mov	r2, r9
 8005b10:	2a01      	cmp	r2, #1
 8005b12:	bfb8      	it	lt
 8005b14:	2201      	movlt	r2, #1
 8005b16:	e7db      	b.n	8005ad0 <_dtoa_r+0x240>
 8005b18:	2201      	movs	r2, #1
 8005b1a:	e7f2      	b.n	8005b02 <_dtoa_r+0x272>
 8005b1c:	2401      	movs	r4, #1
 8005b1e:	2200      	movs	r2, #0
 8005b20:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005b24:	f04f 3aff 	mov.w	sl, #4294967295
 8005b28:	2100      	movs	r1, #0
 8005b2a:	46d1      	mov	r9, sl
 8005b2c:	2212      	movs	r2, #18
 8005b2e:	9109      	str	r1, [sp, #36]	; 0x24
 8005b30:	e7ce      	b.n	8005ad0 <_dtoa_r+0x240>
 8005b32:	2201      	movs	r2, #1
 8005b34:	9208      	str	r2, [sp, #32]
 8005b36:	e7f5      	b.n	8005b24 <_dtoa_r+0x294>
 8005b38:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005b3c:	46d1      	mov	r9, sl
 8005b3e:	4652      	mov	r2, sl
 8005b40:	e7c6      	b.n	8005ad0 <_dtoa_r+0x240>
 8005b42:	3101      	adds	r1, #1
 8005b44:	6079      	str	r1, [r7, #4]
 8005b46:	0040      	lsls	r0, r0, #1
 8005b48:	e7c6      	b.n	8005ad8 <_dtoa_r+0x248>
 8005b4a:	bf00      	nop
 8005b4c:	f3af 8000 	nop.w
 8005b50:	636f4361 	.word	0x636f4361
 8005b54:	3fd287a7 	.word	0x3fd287a7
 8005b58:	8b60c8b3 	.word	0x8b60c8b3
 8005b5c:	3fc68a28 	.word	0x3fc68a28
 8005b60:	509f79fb 	.word	0x509f79fb
 8005b64:	3fd34413 	.word	0x3fd34413
 8005b68:	08008636 	.word	0x08008636
 8005b6c:	0800864d 	.word	0x0800864d
 8005b70:	7ff00000 	.word	0x7ff00000
 8005b74:	08008632 	.word	0x08008632
 8005b78:	08008629 	.word	0x08008629
 8005b7c:	080084a9 	.word	0x080084a9
 8005b80:	08008828 	.word	0x08008828
 8005b84:	080086ac 	.word	0x080086ac
 8005b88:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005b8a:	9900      	ldr	r1, [sp, #0]
 8005b8c:	6011      	str	r1, [r2, #0]
 8005b8e:	f1b9 0f0e 	cmp.w	r9, #14
 8005b92:	d872      	bhi.n	8005c7a <_dtoa_r+0x3ea>
 8005b94:	2c00      	cmp	r4, #0
 8005b96:	d070      	beq.n	8005c7a <_dtoa_r+0x3ea>
 8005b98:	f1bb 0f00 	cmp.w	fp, #0
 8005b9c:	f340 80a6 	ble.w	8005cec <_dtoa_r+0x45c>
 8005ba0:	49ca      	ldr	r1, [pc, #808]	; (8005ecc <_dtoa_r+0x63c>)
 8005ba2:	f00b 020f 	and.w	r2, fp, #15
 8005ba6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8005baa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005bae:	ed92 7b00 	vldr	d7, [r2]
 8005bb2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8005bb6:	f000 808d 	beq.w	8005cd4 <_dtoa_r+0x444>
 8005bba:	4ac5      	ldr	r2, [pc, #788]	; (8005ed0 <_dtoa_r+0x640>)
 8005bbc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8005bc0:	ed92 6b08 	vldr	d6, [r2, #32]
 8005bc4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8005bc8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005bcc:	f001 010f 	and.w	r1, r1, #15
 8005bd0:	2203      	movs	r2, #3
 8005bd2:	48bf      	ldr	r0, [pc, #764]	; (8005ed0 <_dtoa_r+0x640>)
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	d17f      	bne.n	8005cd8 <_dtoa_r+0x448>
 8005bd8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005bdc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005be0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005be4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005be6:	2900      	cmp	r1, #0
 8005be8:	f000 80b2 	beq.w	8005d50 <_dtoa_r+0x4c0>
 8005bec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005bf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005bf4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bfc:	f140 80a8 	bpl.w	8005d50 <_dtoa_r+0x4c0>
 8005c00:	f1b9 0f00 	cmp.w	r9, #0
 8005c04:	f000 80a4 	beq.w	8005d50 <_dtoa_r+0x4c0>
 8005c08:	f1ba 0f00 	cmp.w	sl, #0
 8005c0c:	dd31      	ble.n	8005c72 <_dtoa_r+0x3e2>
 8005c0e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005c12:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c16:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c1a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005c1e:	3201      	adds	r2, #1
 8005c20:	4650      	mov	r0, sl
 8005c22:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005c26:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005c2a:	ee07 2a90 	vmov	s15, r2
 8005c2e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005c32:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005c36:	ed8d 5b02 	vstr	d5, [sp, #8]
 8005c3a:	9c03      	ldr	r4, [sp, #12]
 8005c3c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c40:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8005c44:	2800      	cmp	r0, #0
 8005c46:	f040 8086 	bne.w	8005d56 <_dtoa_r+0x4c6>
 8005c4a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005c4e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005c52:	ec42 1b17 	vmov	d7, r1, r2
 8005c56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c5e:	f300 8272 	bgt.w	8006146 <_dtoa_r+0x8b6>
 8005c62:	eeb1 7b47 	vneg.f64	d7, d7
 8005c66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6e:	f100 8267 	bmi.w	8006140 <_dtoa_r+0x8b0>
 8005c72:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8005c76:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005c7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c7c:	2a00      	cmp	r2, #0
 8005c7e:	f2c0 8129 	blt.w	8005ed4 <_dtoa_r+0x644>
 8005c82:	f1bb 0f0e 	cmp.w	fp, #14
 8005c86:	f300 8125 	bgt.w	8005ed4 <_dtoa_r+0x644>
 8005c8a:	4b90      	ldr	r3, [pc, #576]	; (8005ecc <_dtoa_r+0x63c>)
 8005c8c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005c90:	ed93 6b00 	vldr	d6, [r3]
 8005c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f280 80c3 	bge.w	8005e22 <_dtoa_r+0x592>
 8005c9c:	f1b9 0f00 	cmp.w	r9, #0
 8005ca0:	f300 80bf 	bgt.w	8005e22 <_dtoa_r+0x592>
 8005ca4:	f040 824c 	bne.w	8006140 <_dtoa_r+0x8b0>
 8005ca8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005cac:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005cb0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005cb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbc:	464c      	mov	r4, r9
 8005cbe:	464f      	mov	r7, r9
 8005cc0:	f280 8222 	bge.w	8006108 <_dtoa_r+0x878>
 8005cc4:	f8dd 8000 	ldr.w	r8, [sp]
 8005cc8:	2331      	movs	r3, #49	; 0x31
 8005cca:	f808 3b01 	strb.w	r3, [r8], #1
 8005cce:	f10b 0b01 	add.w	fp, fp, #1
 8005cd2:	e21e      	b.n	8006112 <_dtoa_r+0x882>
 8005cd4:	2202      	movs	r2, #2
 8005cd6:	e77c      	b.n	8005bd2 <_dtoa_r+0x342>
 8005cd8:	07cc      	lsls	r4, r1, #31
 8005cda:	d504      	bpl.n	8005ce6 <_dtoa_r+0x456>
 8005cdc:	ed90 6b00 	vldr	d6, [r0]
 8005ce0:	3201      	adds	r2, #1
 8005ce2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ce6:	1049      	asrs	r1, r1, #1
 8005ce8:	3008      	adds	r0, #8
 8005cea:	e773      	b.n	8005bd4 <_dtoa_r+0x344>
 8005cec:	d02e      	beq.n	8005d4c <_dtoa_r+0x4bc>
 8005cee:	f1cb 0100 	rsb	r1, fp, #0
 8005cf2:	4a76      	ldr	r2, [pc, #472]	; (8005ecc <_dtoa_r+0x63c>)
 8005cf4:	f001 000f 	and.w	r0, r1, #15
 8005cf8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005cfc:	ed92 7b00 	vldr	d7, [r2]
 8005d00:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8005d04:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005d08:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005d0c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8005d10:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8005d14:	486e      	ldr	r0, [pc, #440]	; (8005ed0 <_dtoa_r+0x640>)
 8005d16:	1109      	asrs	r1, r1, #4
 8005d18:	2400      	movs	r4, #0
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	b939      	cbnz	r1, 8005d2e <_dtoa_r+0x49e>
 8005d1e:	2c00      	cmp	r4, #0
 8005d20:	f43f af60 	beq.w	8005be4 <_dtoa_r+0x354>
 8005d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d2c:	e75a      	b.n	8005be4 <_dtoa_r+0x354>
 8005d2e:	07cf      	lsls	r7, r1, #31
 8005d30:	d509      	bpl.n	8005d46 <_dtoa_r+0x4b6>
 8005d32:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8005d36:	ed90 7b00 	vldr	d7, [r0]
 8005d3a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005d3e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005d42:	3201      	adds	r2, #1
 8005d44:	2401      	movs	r4, #1
 8005d46:	1049      	asrs	r1, r1, #1
 8005d48:	3008      	adds	r0, #8
 8005d4a:	e7e7      	b.n	8005d1c <_dtoa_r+0x48c>
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	e749      	b.n	8005be4 <_dtoa_r+0x354>
 8005d50:	465f      	mov	r7, fp
 8005d52:	4648      	mov	r0, r9
 8005d54:	e765      	b.n	8005c22 <_dtoa_r+0x392>
 8005d56:	ec42 1b17 	vmov	d7, r1, r2
 8005d5a:	4a5c      	ldr	r2, [pc, #368]	; (8005ecc <_dtoa_r+0x63c>)
 8005d5c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005d60:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005d64:	9a00      	ldr	r2, [sp, #0]
 8005d66:	1814      	adds	r4, r2, r0
 8005d68:	9a08      	ldr	r2, [sp, #32]
 8005d6a:	b352      	cbz	r2, 8005dc2 <_dtoa_r+0x532>
 8005d6c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005d70:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005d74:	f8dd 8000 	ldr.w	r8, [sp]
 8005d78:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005d7c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005d80:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005d84:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005d88:	ee14 2a90 	vmov	r2, s9
 8005d8c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005d90:	3230      	adds	r2, #48	; 0x30
 8005d92:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005d96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d9e:	f808 2b01 	strb.w	r2, [r8], #1
 8005da2:	d439      	bmi.n	8005e18 <_dtoa_r+0x588>
 8005da4:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005da8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db0:	d472      	bmi.n	8005e98 <_dtoa_r+0x608>
 8005db2:	45a0      	cmp	r8, r4
 8005db4:	f43f af5d 	beq.w	8005c72 <_dtoa_r+0x3e2>
 8005db8:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005dbc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005dc0:	e7e0      	b.n	8005d84 <_dtoa_r+0x4f4>
 8005dc2:	f8dd 8000 	ldr.w	r8, [sp]
 8005dc6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005dca:	4621      	mov	r1, r4
 8005dcc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005dd0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005dd4:	ee14 2a90 	vmov	r2, s9
 8005dd8:	3230      	adds	r2, #48	; 0x30
 8005dda:	f808 2b01 	strb.w	r2, [r8], #1
 8005dde:	45a0      	cmp	r8, r4
 8005de0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005de4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005de8:	d118      	bne.n	8005e1c <_dtoa_r+0x58c>
 8005dea:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005dee:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005df2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dfa:	dc4d      	bgt.n	8005e98 <_dtoa_r+0x608>
 8005dfc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005e00:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e08:	f57f af33 	bpl.w	8005c72 <_dtoa_r+0x3e2>
 8005e0c:	4688      	mov	r8, r1
 8005e0e:	3901      	subs	r1, #1
 8005e10:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005e14:	2b30      	cmp	r3, #48	; 0x30
 8005e16:	d0f9      	beq.n	8005e0c <_dtoa_r+0x57c>
 8005e18:	46bb      	mov	fp, r7
 8005e1a:	e02a      	b.n	8005e72 <_dtoa_r+0x5e2>
 8005e1c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005e20:	e7d6      	b.n	8005dd0 <_dtoa_r+0x540>
 8005e22:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e26:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005e2a:	f8dd 8000 	ldr.w	r8, [sp]
 8005e2e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005e32:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005e36:	ee15 3a10 	vmov	r3, s10
 8005e3a:	3330      	adds	r3, #48	; 0x30
 8005e3c:	f808 3b01 	strb.w	r3, [r8], #1
 8005e40:	9b00      	ldr	r3, [sp, #0]
 8005e42:	eba8 0303 	sub.w	r3, r8, r3
 8005e46:	4599      	cmp	r9, r3
 8005e48:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005e4c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005e50:	d133      	bne.n	8005eba <_dtoa_r+0x62a>
 8005e52:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005e56:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e5e:	dc1a      	bgt.n	8005e96 <_dtoa_r+0x606>
 8005e60:	eeb4 7b46 	vcmp.f64	d7, d6
 8005e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e68:	d103      	bne.n	8005e72 <_dtoa_r+0x5e2>
 8005e6a:	ee15 3a10 	vmov	r3, s10
 8005e6e:	07d9      	lsls	r1, r3, #31
 8005e70:	d411      	bmi.n	8005e96 <_dtoa_r+0x606>
 8005e72:	4629      	mov	r1, r5
 8005e74:	4630      	mov	r0, r6
 8005e76:	f000 ff61 	bl	8006d3c <_Bfree>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e7e:	f888 3000 	strb.w	r3, [r8]
 8005e82:	f10b 0301 	add.w	r3, fp, #1
 8005e86:	6013      	str	r3, [r2, #0]
 8005e88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f43f ad4d 	beq.w	800592a <_dtoa_r+0x9a>
 8005e90:	f8c3 8000 	str.w	r8, [r3]
 8005e94:	e549      	b.n	800592a <_dtoa_r+0x9a>
 8005e96:	465f      	mov	r7, fp
 8005e98:	4643      	mov	r3, r8
 8005e9a:	4698      	mov	r8, r3
 8005e9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ea0:	2a39      	cmp	r2, #57	; 0x39
 8005ea2:	d106      	bne.n	8005eb2 <_dtoa_r+0x622>
 8005ea4:	9a00      	ldr	r2, [sp, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d1f7      	bne.n	8005e9a <_dtoa_r+0x60a>
 8005eaa:	9900      	ldr	r1, [sp, #0]
 8005eac:	2230      	movs	r2, #48	; 0x30
 8005eae:	3701      	adds	r7, #1
 8005eb0:	700a      	strb	r2, [r1, #0]
 8005eb2:	781a      	ldrb	r2, [r3, #0]
 8005eb4:	3201      	adds	r2, #1
 8005eb6:	701a      	strb	r2, [r3, #0]
 8005eb8:	e7ae      	b.n	8005e18 <_dtoa_r+0x588>
 8005eba:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005ebe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec6:	d1b2      	bne.n	8005e2e <_dtoa_r+0x59e>
 8005ec8:	e7d3      	b.n	8005e72 <_dtoa_r+0x5e2>
 8005eca:	bf00      	nop
 8005ecc:	08008828 	.word	0x08008828
 8005ed0:	08008800 	.word	0x08008800
 8005ed4:	9908      	ldr	r1, [sp, #32]
 8005ed6:	2900      	cmp	r1, #0
 8005ed8:	f000 80d1 	beq.w	800607e <_dtoa_r+0x7ee>
 8005edc:	9907      	ldr	r1, [sp, #28]
 8005ede:	2901      	cmp	r1, #1
 8005ee0:	f300 80b4 	bgt.w	800604c <_dtoa_r+0x7bc>
 8005ee4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005ee6:	2900      	cmp	r1, #0
 8005ee8:	f000 80ac 	beq.w	8006044 <_dtoa_r+0x7b4>
 8005eec:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ef0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8005ef4:	461c      	mov	r4, r3
 8005ef6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ef8:	9b05      	ldr	r3, [sp, #20]
 8005efa:	4413      	add	r3, r2
 8005efc:	9305      	str	r3, [sp, #20]
 8005efe:	9b06      	ldr	r3, [sp, #24]
 8005f00:	2101      	movs	r1, #1
 8005f02:	4413      	add	r3, r2
 8005f04:	4630      	mov	r0, r6
 8005f06:	9306      	str	r3, [sp, #24]
 8005f08:	f001 f81e 	bl	8006f48 <__i2b>
 8005f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f0e:	4607      	mov	r7, r0
 8005f10:	f1b8 0f00 	cmp.w	r8, #0
 8005f14:	dd0d      	ble.n	8005f32 <_dtoa_r+0x6a2>
 8005f16:	9a06      	ldr	r2, [sp, #24]
 8005f18:	2a00      	cmp	r2, #0
 8005f1a:	dd0a      	ble.n	8005f32 <_dtoa_r+0x6a2>
 8005f1c:	4542      	cmp	r2, r8
 8005f1e:	9905      	ldr	r1, [sp, #20]
 8005f20:	bfa8      	it	ge
 8005f22:	4642      	movge	r2, r8
 8005f24:	1a89      	subs	r1, r1, r2
 8005f26:	9105      	str	r1, [sp, #20]
 8005f28:	9906      	ldr	r1, [sp, #24]
 8005f2a:	eba8 0802 	sub.w	r8, r8, r2
 8005f2e:	1a8a      	subs	r2, r1, r2
 8005f30:	9206      	str	r2, [sp, #24]
 8005f32:	b303      	cbz	r3, 8005f76 <_dtoa_r+0x6e6>
 8005f34:	9a08      	ldr	r2, [sp, #32]
 8005f36:	2a00      	cmp	r2, #0
 8005f38:	f000 80a6 	beq.w	8006088 <_dtoa_r+0x7f8>
 8005f3c:	2c00      	cmp	r4, #0
 8005f3e:	dd13      	ble.n	8005f68 <_dtoa_r+0x6d8>
 8005f40:	4639      	mov	r1, r7
 8005f42:	4622      	mov	r2, r4
 8005f44:	4630      	mov	r0, r6
 8005f46:	930c      	str	r3, [sp, #48]	; 0x30
 8005f48:	f001 f8ba 	bl	80070c0 <__pow5mult>
 8005f4c:	462a      	mov	r2, r5
 8005f4e:	4601      	mov	r1, r0
 8005f50:	4607      	mov	r7, r0
 8005f52:	4630      	mov	r0, r6
 8005f54:	f001 f80e 	bl	8006f74 <__multiply>
 8005f58:	4629      	mov	r1, r5
 8005f5a:	900a      	str	r0, [sp, #40]	; 0x28
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	f000 feed 	bl	8006d3c <_Bfree>
 8005f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f66:	4615      	mov	r5, r2
 8005f68:	1b1a      	subs	r2, r3, r4
 8005f6a:	d004      	beq.n	8005f76 <_dtoa_r+0x6e6>
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	4630      	mov	r0, r6
 8005f70:	f001 f8a6 	bl	80070c0 <__pow5mult>
 8005f74:	4605      	mov	r5, r0
 8005f76:	2101      	movs	r1, #1
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f000 ffe5 	bl	8006f48 <__i2b>
 8005f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	4604      	mov	r4, r0
 8005f84:	f340 8082 	ble.w	800608c <_dtoa_r+0x7fc>
 8005f88:	461a      	mov	r2, r3
 8005f8a:	4601      	mov	r1, r0
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	f001 f897 	bl	80070c0 <__pow5mult>
 8005f92:	9b07      	ldr	r3, [sp, #28]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	4604      	mov	r4, r0
 8005f98:	dd7b      	ble.n	8006092 <_dtoa_r+0x802>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	930a      	str	r3, [sp, #40]	; 0x28
 8005f9e:	6922      	ldr	r2, [r4, #16]
 8005fa0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005fa4:	6910      	ldr	r0, [r2, #16]
 8005fa6:	f000 ff7f 	bl	8006ea8 <__hi0bits>
 8005faa:	f1c0 0020 	rsb	r0, r0, #32
 8005fae:	9b06      	ldr	r3, [sp, #24]
 8005fb0:	4418      	add	r0, r3
 8005fb2:	f010 001f 	ands.w	r0, r0, #31
 8005fb6:	f000 808d 	beq.w	80060d4 <_dtoa_r+0x844>
 8005fba:	f1c0 0220 	rsb	r2, r0, #32
 8005fbe:	2a04      	cmp	r2, #4
 8005fc0:	f340 8086 	ble.w	80060d0 <_dtoa_r+0x840>
 8005fc4:	f1c0 001c 	rsb	r0, r0, #28
 8005fc8:	9b05      	ldr	r3, [sp, #20]
 8005fca:	4403      	add	r3, r0
 8005fcc:	9305      	str	r3, [sp, #20]
 8005fce:	9b06      	ldr	r3, [sp, #24]
 8005fd0:	4403      	add	r3, r0
 8005fd2:	4480      	add	r8, r0
 8005fd4:	9306      	str	r3, [sp, #24]
 8005fd6:	9b05      	ldr	r3, [sp, #20]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	dd05      	ble.n	8005fe8 <_dtoa_r+0x758>
 8005fdc:	4629      	mov	r1, r5
 8005fde:	461a      	mov	r2, r3
 8005fe0:	4630      	mov	r0, r6
 8005fe2:	f001 f8c7 	bl	8007174 <__lshift>
 8005fe6:	4605      	mov	r5, r0
 8005fe8:	9b06      	ldr	r3, [sp, #24]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	dd05      	ble.n	8005ffa <_dtoa_r+0x76a>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f001 f8be 	bl	8007174 <__lshift>
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d06b      	beq.n	80060d8 <_dtoa_r+0x848>
 8006000:	4621      	mov	r1, r4
 8006002:	4628      	mov	r0, r5
 8006004:	f001 f922 	bl	800724c <__mcmp>
 8006008:	2800      	cmp	r0, #0
 800600a:	da65      	bge.n	80060d8 <_dtoa_r+0x848>
 800600c:	2300      	movs	r3, #0
 800600e:	4629      	mov	r1, r5
 8006010:	220a      	movs	r2, #10
 8006012:	4630      	mov	r0, r6
 8006014:	f000 feb4 	bl	8006d80 <__multadd>
 8006018:	9b08      	ldr	r3, [sp, #32]
 800601a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800601e:	4605      	mov	r5, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 8192 	beq.w	800634a <_dtoa_r+0xaba>
 8006026:	4639      	mov	r1, r7
 8006028:	2300      	movs	r3, #0
 800602a:	220a      	movs	r2, #10
 800602c:	4630      	mov	r0, r6
 800602e:	f000 fea7 	bl	8006d80 <__multadd>
 8006032:	f1ba 0f00 	cmp.w	sl, #0
 8006036:	4607      	mov	r7, r0
 8006038:	f300 808e 	bgt.w	8006158 <_dtoa_r+0x8c8>
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	2b02      	cmp	r3, #2
 8006040:	dc51      	bgt.n	80060e6 <_dtoa_r+0x856>
 8006042:	e089      	b.n	8006158 <_dtoa_r+0x8c8>
 8006044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006046:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800604a:	e751      	b.n	8005ef0 <_dtoa_r+0x660>
 800604c:	f109 34ff 	add.w	r4, r9, #4294967295
 8006050:	42a3      	cmp	r3, r4
 8006052:	bfbf      	itttt	lt
 8006054:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006056:	1ae3      	sublt	r3, r4, r3
 8006058:	18d2      	addlt	r2, r2, r3
 800605a:	4613      	movlt	r3, r2
 800605c:	bfb7      	itett	lt
 800605e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006060:	1b1c      	subge	r4, r3, r4
 8006062:	4623      	movlt	r3, r4
 8006064:	2400      	movlt	r4, #0
 8006066:	f1b9 0f00 	cmp.w	r9, #0
 800606a:	bfb5      	itete	lt
 800606c:	9a05      	ldrlt	r2, [sp, #20]
 800606e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8006072:	eba2 0809 	sublt.w	r8, r2, r9
 8006076:	464a      	movge	r2, r9
 8006078:	bfb8      	it	lt
 800607a:	2200      	movlt	r2, #0
 800607c:	e73b      	b.n	8005ef6 <_dtoa_r+0x666>
 800607e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006082:	9f08      	ldr	r7, [sp, #32]
 8006084:	461c      	mov	r4, r3
 8006086:	e743      	b.n	8005f10 <_dtoa_r+0x680>
 8006088:	461a      	mov	r2, r3
 800608a:	e76f      	b.n	8005f6c <_dtoa_r+0x6dc>
 800608c:	9b07      	ldr	r3, [sp, #28]
 800608e:	2b01      	cmp	r3, #1
 8006090:	dc18      	bgt.n	80060c4 <_dtoa_r+0x834>
 8006092:	9b02      	ldr	r3, [sp, #8]
 8006094:	b9b3      	cbnz	r3, 80060c4 <_dtoa_r+0x834>
 8006096:	9b03      	ldr	r3, [sp, #12]
 8006098:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800609c:	b9a2      	cbnz	r2, 80060c8 <_dtoa_r+0x838>
 800609e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060a2:	0d12      	lsrs	r2, r2, #20
 80060a4:	0512      	lsls	r2, r2, #20
 80060a6:	b18a      	cbz	r2, 80060cc <_dtoa_r+0x83c>
 80060a8:	9b05      	ldr	r3, [sp, #20]
 80060aa:	3301      	adds	r3, #1
 80060ac:	9305      	str	r3, [sp, #20]
 80060ae:	9b06      	ldr	r3, [sp, #24]
 80060b0:	3301      	adds	r3, #1
 80060b2:	9306      	str	r3, [sp, #24]
 80060b4:	2301      	movs	r3, #1
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f47f af6f 	bne.w	8005f9e <_dtoa_r+0x70e>
 80060c0:	2001      	movs	r0, #1
 80060c2:	e774      	b.n	8005fae <_dtoa_r+0x71e>
 80060c4:	2300      	movs	r3, #0
 80060c6:	e7f6      	b.n	80060b6 <_dtoa_r+0x826>
 80060c8:	9b02      	ldr	r3, [sp, #8]
 80060ca:	e7f4      	b.n	80060b6 <_dtoa_r+0x826>
 80060cc:	920a      	str	r2, [sp, #40]	; 0x28
 80060ce:	e7f3      	b.n	80060b8 <_dtoa_r+0x828>
 80060d0:	d081      	beq.n	8005fd6 <_dtoa_r+0x746>
 80060d2:	4610      	mov	r0, r2
 80060d4:	301c      	adds	r0, #28
 80060d6:	e777      	b.n	8005fc8 <_dtoa_r+0x738>
 80060d8:	f1b9 0f00 	cmp.w	r9, #0
 80060dc:	dc37      	bgt.n	800614e <_dtoa_r+0x8be>
 80060de:	9b07      	ldr	r3, [sp, #28]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	dd34      	ble.n	800614e <_dtoa_r+0x8be>
 80060e4:	46ca      	mov	sl, r9
 80060e6:	f1ba 0f00 	cmp.w	sl, #0
 80060ea:	d10d      	bne.n	8006108 <_dtoa_r+0x878>
 80060ec:	4621      	mov	r1, r4
 80060ee:	4653      	mov	r3, sl
 80060f0:	2205      	movs	r2, #5
 80060f2:	4630      	mov	r0, r6
 80060f4:	f000 fe44 	bl	8006d80 <__multadd>
 80060f8:	4601      	mov	r1, r0
 80060fa:	4604      	mov	r4, r0
 80060fc:	4628      	mov	r0, r5
 80060fe:	f001 f8a5 	bl	800724c <__mcmp>
 8006102:	2800      	cmp	r0, #0
 8006104:	f73f adde 	bgt.w	8005cc4 <_dtoa_r+0x434>
 8006108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800610a:	f8dd 8000 	ldr.w	r8, [sp]
 800610e:	ea6f 0b03 	mvn.w	fp, r3
 8006112:	f04f 0900 	mov.w	r9, #0
 8006116:	4621      	mov	r1, r4
 8006118:	4630      	mov	r0, r6
 800611a:	f000 fe0f 	bl	8006d3c <_Bfree>
 800611e:	2f00      	cmp	r7, #0
 8006120:	f43f aea7 	beq.w	8005e72 <_dtoa_r+0x5e2>
 8006124:	f1b9 0f00 	cmp.w	r9, #0
 8006128:	d005      	beq.n	8006136 <_dtoa_r+0x8a6>
 800612a:	45b9      	cmp	r9, r7
 800612c:	d003      	beq.n	8006136 <_dtoa_r+0x8a6>
 800612e:	4649      	mov	r1, r9
 8006130:	4630      	mov	r0, r6
 8006132:	f000 fe03 	bl	8006d3c <_Bfree>
 8006136:	4639      	mov	r1, r7
 8006138:	4630      	mov	r0, r6
 800613a:	f000 fdff 	bl	8006d3c <_Bfree>
 800613e:	e698      	b.n	8005e72 <_dtoa_r+0x5e2>
 8006140:	2400      	movs	r4, #0
 8006142:	4627      	mov	r7, r4
 8006144:	e7e0      	b.n	8006108 <_dtoa_r+0x878>
 8006146:	46bb      	mov	fp, r7
 8006148:	4604      	mov	r4, r0
 800614a:	4607      	mov	r7, r0
 800614c:	e5ba      	b.n	8005cc4 <_dtoa_r+0x434>
 800614e:	9b08      	ldr	r3, [sp, #32]
 8006150:	46ca      	mov	sl, r9
 8006152:	2b00      	cmp	r3, #0
 8006154:	f000 8100 	beq.w	8006358 <_dtoa_r+0xac8>
 8006158:	f1b8 0f00 	cmp.w	r8, #0
 800615c:	dd05      	ble.n	800616a <_dtoa_r+0x8da>
 800615e:	4639      	mov	r1, r7
 8006160:	4642      	mov	r2, r8
 8006162:	4630      	mov	r0, r6
 8006164:	f001 f806 	bl	8007174 <__lshift>
 8006168:	4607      	mov	r7, r0
 800616a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800616c:	2b00      	cmp	r3, #0
 800616e:	d05d      	beq.n	800622c <_dtoa_r+0x99c>
 8006170:	6879      	ldr	r1, [r7, #4]
 8006172:	4630      	mov	r0, r6
 8006174:	f000 fda2 	bl	8006cbc <_Balloc>
 8006178:	4680      	mov	r8, r0
 800617a:	b928      	cbnz	r0, 8006188 <_dtoa_r+0x8f8>
 800617c:	4b82      	ldr	r3, [pc, #520]	; (8006388 <_dtoa_r+0xaf8>)
 800617e:	4602      	mov	r2, r0
 8006180:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006184:	f7ff bb9a 	b.w	80058bc <_dtoa_r+0x2c>
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	3202      	adds	r2, #2
 800618c:	0092      	lsls	r2, r2, #2
 800618e:	f107 010c 	add.w	r1, r7, #12
 8006192:	300c      	adds	r0, #12
 8006194:	f000 fd84 	bl	8006ca0 <memcpy>
 8006198:	2201      	movs	r2, #1
 800619a:	4641      	mov	r1, r8
 800619c:	4630      	mov	r0, r6
 800619e:	f000 ffe9 	bl	8007174 <__lshift>
 80061a2:	9b00      	ldr	r3, [sp, #0]
 80061a4:	3301      	adds	r3, #1
 80061a6:	9305      	str	r3, [sp, #20]
 80061a8:	9b00      	ldr	r3, [sp, #0]
 80061aa:	4453      	add	r3, sl
 80061ac:	9309      	str	r3, [sp, #36]	; 0x24
 80061ae:	9b02      	ldr	r3, [sp, #8]
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	46b9      	mov	r9, r7
 80061b6:	9308      	str	r3, [sp, #32]
 80061b8:	4607      	mov	r7, r0
 80061ba:	9b05      	ldr	r3, [sp, #20]
 80061bc:	4621      	mov	r1, r4
 80061be:	3b01      	subs	r3, #1
 80061c0:	4628      	mov	r0, r5
 80061c2:	9302      	str	r3, [sp, #8]
 80061c4:	f7ff fad6 	bl	8005774 <quorem>
 80061c8:	4603      	mov	r3, r0
 80061ca:	3330      	adds	r3, #48	; 0x30
 80061cc:	9006      	str	r0, [sp, #24]
 80061ce:	4649      	mov	r1, r9
 80061d0:	4628      	mov	r0, r5
 80061d2:	930a      	str	r3, [sp, #40]	; 0x28
 80061d4:	f001 f83a 	bl	800724c <__mcmp>
 80061d8:	463a      	mov	r2, r7
 80061da:	4682      	mov	sl, r0
 80061dc:	4621      	mov	r1, r4
 80061de:	4630      	mov	r0, r6
 80061e0:	f001 f850 	bl	8007284 <__mdiff>
 80061e4:	68c2      	ldr	r2, [r0, #12]
 80061e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e8:	4680      	mov	r8, r0
 80061ea:	bb0a      	cbnz	r2, 8006230 <_dtoa_r+0x9a0>
 80061ec:	4601      	mov	r1, r0
 80061ee:	4628      	mov	r0, r5
 80061f0:	f001 f82c 	bl	800724c <__mcmp>
 80061f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f6:	4602      	mov	r2, r0
 80061f8:	4641      	mov	r1, r8
 80061fa:	4630      	mov	r0, r6
 80061fc:	920e      	str	r2, [sp, #56]	; 0x38
 80061fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006200:	f000 fd9c 	bl	8006d3c <_Bfree>
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006208:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800620c:	ea43 0102 	orr.w	r1, r3, r2
 8006210:	9b08      	ldr	r3, [sp, #32]
 8006212:	430b      	orrs	r3, r1
 8006214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006216:	d10d      	bne.n	8006234 <_dtoa_r+0x9a4>
 8006218:	2b39      	cmp	r3, #57	; 0x39
 800621a:	d029      	beq.n	8006270 <_dtoa_r+0x9e0>
 800621c:	f1ba 0f00 	cmp.w	sl, #0
 8006220:	dd01      	ble.n	8006226 <_dtoa_r+0x996>
 8006222:	9b06      	ldr	r3, [sp, #24]
 8006224:	3331      	adds	r3, #49	; 0x31
 8006226:	9a02      	ldr	r2, [sp, #8]
 8006228:	7013      	strb	r3, [r2, #0]
 800622a:	e774      	b.n	8006116 <_dtoa_r+0x886>
 800622c:	4638      	mov	r0, r7
 800622e:	e7b8      	b.n	80061a2 <_dtoa_r+0x912>
 8006230:	2201      	movs	r2, #1
 8006232:	e7e1      	b.n	80061f8 <_dtoa_r+0x968>
 8006234:	f1ba 0f00 	cmp.w	sl, #0
 8006238:	db06      	blt.n	8006248 <_dtoa_r+0x9b8>
 800623a:	9907      	ldr	r1, [sp, #28]
 800623c:	ea41 0a0a 	orr.w	sl, r1, sl
 8006240:	9908      	ldr	r1, [sp, #32]
 8006242:	ea5a 0101 	orrs.w	r1, sl, r1
 8006246:	d120      	bne.n	800628a <_dtoa_r+0x9fa>
 8006248:	2a00      	cmp	r2, #0
 800624a:	ddec      	ble.n	8006226 <_dtoa_r+0x996>
 800624c:	4629      	mov	r1, r5
 800624e:	2201      	movs	r2, #1
 8006250:	4630      	mov	r0, r6
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	f000 ff8e 	bl	8007174 <__lshift>
 8006258:	4621      	mov	r1, r4
 800625a:	4605      	mov	r5, r0
 800625c:	f000 fff6 	bl	800724c <__mcmp>
 8006260:	2800      	cmp	r0, #0
 8006262:	9b05      	ldr	r3, [sp, #20]
 8006264:	dc02      	bgt.n	800626c <_dtoa_r+0x9dc>
 8006266:	d1de      	bne.n	8006226 <_dtoa_r+0x996>
 8006268:	07da      	lsls	r2, r3, #31
 800626a:	d5dc      	bpl.n	8006226 <_dtoa_r+0x996>
 800626c:	2b39      	cmp	r3, #57	; 0x39
 800626e:	d1d8      	bne.n	8006222 <_dtoa_r+0x992>
 8006270:	9a02      	ldr	r2, [sp, #8]
 8006272:	2339      	movs	r3, #57	; 0x39
 8006274:	7013      	strb	r3, [r2, #0]
 8006276:	4643      	mov	r3, r8
 8006278:	4698      	mov	r8, r3
 800627a:	3b01      	subs	r3, #1
 800627c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006280:	2a39      	cmp	r2, #57	; 0x39
 8006282:	d051      	beq.n	8006328 <_dtoa_r+0xa98>
 8006284:	3201      	adds	r2, #1
 8006286:	701a      	strb	r2, [r3, #0]
 8006288:	e745      	b.n	8006116 <_dtoa_r+0x886>
 800628a:	2a00      	cmp	r2, #0
 800628c:	dd03      	ble.n	8006296 <_dtoa_r+0xa06>
 800628e:	2b39      	cmp	r3, #57	; 0x39
 8006290:	d0ee      	beq.n	8006270 <_dtoa_r+0x9e0>
 8006292:	3301      	adds	r3, #1
 8006294:	e7c7      	b.n	8006226 <_dtoa_r+0x996>
 8006296:	9a05      	ldr	r2, [sp, #20]
 8006298:	9909      	ldr	r1, [sp, #36]	; 0x24
 800629a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800629e:	428a      	cmp	r2, r1
 80062a0:	d02b      	beq.n	80062fa <_dtoa_r+0xa6a>
 80062a2:	4629      	mov	r1, r5
 80062a4:	2300      	movs	r3, #0
 80062a6:	220a      	movs	r2, #10
 80062a8:	4630      	mov	r0, r6
 80062aa:	f000 fd69 	bl	8006d80 <__multadd>
 80062ae:	45b9      	cmp	r9, r7
 80062b0:	4605      	mov	r5, r0
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	f04f 020a 	mov.w	r2, #10
 80062ba:	4649      	mov	r1, r9
 80062bc:	4630      	mov	r0, r6
 80062be:	d107      	bne.n	80062d0 <_dtoa_r+0xa40>
 80062c0:	f000 fd5e 	bl	8006d80 <__multadd>
 80062c4:	4681      	mov	r9, r0
 80062c6:	4607      	mov	r7, r0
 80062c8:	9b05      	ldr	r3, [sp, #20]
 80062ca:	3301      	adds	r3, #1
 80062cc:	9305      	str	r3, [sp, #20]
 80062ce:	e774      	b.n	80061ba <_dtoa_r+0x92a>
 80062d0:	f000 fd56 	bl	8006d80 <__multadd>
 80062d4:	4639      	mov	r1, r7
 80062d6:	4681      	mov	r9, r0
 80062d8:	2300      	movs	r3, #0
 80062da:	220a      	movs	r2, #10
 80062dc:	4630      	mov	r0, r6
 80062de:	f000 fd4f 	bl	8006d80 <__multadd>
 80062e2:	4607      	mov	r7, r0
 80062e4:	e7f0      	b.n	80062c8 <_dtoa_r+0xa38>
 80062e6:	f1ba 0f00 	cmp.w	sl, #0
 80062ea:	9a00      	ldr	r2, [sp, #0]
 80062ec:	bfcc      	ite	gt
 80062ee:	46d0      	movgt	r8, sl
 80062f0:	f04f 0801 	movle.w	r8, #1
 80062f4:	4490      	add	r8, r2
 80062f6:	f04f 0900 	mov.w	r9, #0
 80062fa:	4629      	mov	r1, r5
 80062fc:	2201      	movs	r2, #1
 80062fe:	4630      	mov	r0, r6
 8006300:	9302      	str	r3, [sp, #8]
 8006302:	f000 ff37 	bl	8007174 <__lshift>
 8006306:	4621      	mov	r1, r4
 8006308:	4605      	mov	r5, r0
 800630a:	f000 ff9f 	bl	800724c <__mcmp>
 800630e:	2800      	cmp	r0, #0
 8006310:	dcb1      	bgt.n	8006276 <_dtoa_r+0x9e6>
 8006312:	d102      	bne.n	800631a <_dtoa_r+0xa8a>
 8006314:	9b02      	ldr	r3, [sp, #8]
 8006316:	07db      	lsls	r3, r3, #31
 8006318:	d4ad      	bmi.n	8006276 <_dtoa_r+0x9e6>
 800631a:	4643      	mov	r3, r8
 800631c:	4698      	mov	r8, r3
 800631e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006322:	2a30      	cmp	r2, #48	; 0x30
 8006324:	d0fa      	beq.n	800631c <_dtoa_r+0xa8c>
 8006326:	e6f6      	b.n	8006116 <_dtoa_r+0x886>
 8006328:	9a00      	ldr	r2, [sp, #0]
 800632a:	429a      	cmp	r2, r3
 800632c:	d1a4      	bne.n	8006278 <_dtoa_r+0x9e8>
 800632e:	f10b 0b01 	add.w	fp, fp, #1
 8006332:	2331      	movs	r3, #49	; 0x31
 8006334:	e778      	b.n	8006228 <_dtoa_r+0x998>
 8006336:	4b15      	ldr	r3, [pc, #84]	; (800638c <_dtoa_r+0xafc>)
 8006338:	f7ff bb12 	b.w	8005960 <_dtoa_r+0xd0>
 800633c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800633e:	2b00      	cmp	r3, #0
 8006340:	f47f aaee 	bne.w	8005920 <_dtoa_r+0x90>
 8006344:	4b12      	ldr	r3, [pc, #72]	; (8006390 <_dtoa_r+0xb00>)
 8006346:	f7ff bb0b 	b.w	8005960 <_dtoa_r+0xd0>
 800634a:	f1ba 0f00 	cmp.w	sl, #0
 800634e:	dc03      	bgt.n	8006358 <_dtoa_r+0xac8>
 8006350:	9b07      	ldr	r3, [sp, #28]
 8006352:	2b02      	cmp	r3, #2
 8006354:	f73f aec7 	bgt.w	80060e6 <_dtoa_r+0x856>
 8006358:	f8dd 8000 	ldr.w	r8, [sp]
 800635c:	4621      	mov	r1, r4
 800635e:	4628      	mov	r0, r5
 8006360:	f7ff fa08 	bl	8005774 <quorem>
 8006364:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006368:	f808 3b01 	strb.w	r3, [r8], #1
 800636c:	9a00      	ldr	r2, [sp, #0]
 800636e:	eba8 0202 	sub.w	r2, r8, r2
 8006372:	4592      	cmp	sl, r2
 8006374:	ddb7      	ble.n	80062e6 <_dtoa_r+0xa56>
 8006376:	4629      	mov	r1, r5
 8006378:	2300      	movs	r3, #0
 800637a:	220a      	movs	r2, #10
 800637c:	4630      	mov	r0, r6
 800637e:	f000 fcff 	bl	8006d80 <__multadd>
 8006382:	4605      	mov	r5, r0
 8006384:	e7ea      	b.n	800635c <_dtoa_r+0xacc>
 8006386:	bf00      	nop
 8006388:	080086ac 	.word	0x080086ac
 800638c:	080084a8 	.word	0x080084a8
 8006390:	08008629 	.word	0x08008629

08006394 <std>:
 8006394:	2300      	movs	r3, #0
 8006396:	b510      	push	{r4, lr}
 8006398:	4604      	mov	r4, r0
 800639a:	e9c0 3300 	strd	r3, r3, [r0]
 800639e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063a2:	6083      	str	r3, [r0, #8]
 80063a4:	8181      	strh	r1, [r0, #12]
 80063a6:	6643      	str	r3, [r0, #100]	; 0x64
 80063a8:	81c2      	strh	r2, [r0, #14]
 80063aa:	6183      	str	r3, [r0, #24]
 80063ac:	4619      	mov	r1, r3
 80063ae:	2208      	movs	r2, #8
 80063b0:	305c      	adds	r0, #92	; 0x5c
 80063b2:	f7fd fcd3 	bl	8003d5c <memset>
 80063b6:	4b05      	ldr	r3, [pc, #20]	; (80063cc <std+0x38>)
 80063b8:	6263      	str	r3, [r4, #36]	; 0x24
 80063ba:	4b05      	ldr	r3, [pc, #20]	; (80063d0 <std+0x3c>)
 80063bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80063be:	4b05      	ldr	r3, [pc, #20]	; (80063d4 <std+0x40>)
 80063c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80063c2:	4b05      	ldr	r3, [pc, #20]	; (80063d8 <std+0x44>)
 80063c4:	6224      	str	r4, [r4, #32]
 80063c6:	6323      	str	r3, [r4, #48]	; 0x30
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	bf00      	nop
 80063cc:	08007d49 	.word	0x08007d49
 80063d0:	08007d6b 	.word	0x08007d6b
 80063d4:	08007da3 	.word	0x08007da3
 80063d8:	08007dc7 	.word	0x08007dc7

080063dc <_cleanup_r>:
 80063dc:	4901      	ldr	r1, [pc, #4]	; (80063e4 <_cleanup_r+0x8>)
 80063de:	f000 b8af 	b.w	8006540 <_fwalk_reent>
 80063e2:	bf00      	nop
 80063e4:	0800811d 	.word	0x0800811d

080063e8 <__sfmoreglue>:
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	1e4a      	subs	r2, r1, #1
 80063ec:	2568      	movs	r5, #104	; 0x68
 80063ee:	4355      	muls	r5, r2
 80063f0:	460e      	mov	r6, r1
 80063f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80063f6:	f001 f97d 	bl	80076f4 <_malloc_r>
 80063fa:	4604      	mov	r4, r0
 80063fc:	b140      	cbz	r0, 8006410 <__sfmoreglue+0x28>
 80063fe:	2100      	movs	r1, #0
 8006400:	e9c0 1600 	strd	r1, r6, [r0]
 8006404:	300c      	adds	r0, #12
 8006406:	60a0      	str	r0, [r4, #8]
 8006408:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800640c:	f7fd fca6 	bl	8003d5c <memset>
 8006410:	4620      	mov	r0, r4
 8006412:	bd70      	pop	{r4, r5, r6, pc}

08006414 <__sfp_lock_acquire>:
 8006414:	4801      	ldr	r0, [pc, #4]	; (800641c <__sfp_lock_acquire+0x8>)
 8006416:	f000 bc26 	b.w	8006c66 <__retarget_lock_acquire_recursive>
 800641a:	bf00      	nop
 800641c:	20000304 	.word	0x20000304

08006420 <__sfp_lock_release>:
 8006420:	4801      	ldr	r0, [pc, #4]	; (8006428 <__sfp_lock_release+0x8>)
 8006422:	f000 bc21 	b.w	8006c68 <__retarget_lock_release_recursive>
 8006426:	bf00      	nop
 8006428:	20000304 	.word	0x20000304

0800642c <__sinit_lock_acquire>:
 800642c:	4801      	ldr	r0, [pc, #4]	; (8006434 <__sinit_lock_acquire+0x8>)
 800642e:	f000 bc1a 	b.w	8006c66 <__retarget_lock_acquire_recursive>
 8006432:	bf00      	nop
 8006434:	200002ff 	.word	0x200002ff

08006438 <__sinit_lock_release>:
 8006438:	4801      	ldr	r0, [pc, #4]	; (8006440 <__sinit_lock_release+0x8>)
 800643a:	f000 bc15 	b.w	8006c68 <__retarget_lock_release_recursive>
 800643e:	bf00      	nop
 8006440:	200002ff 	.word	0x200002ff

08006444 <__sinit>:
 8006444:	b510      	push	{r4, lr}
 8006446:	4604      	mov	r4, r0
 8006448:	f7ff fff0 	bl	800642c <__sinit_lock_acquire>
 800644c:	69a3      	ldr	r3, [r4, #24]
 800644e:	b11b      	cbz	r3, 8006458 <__sinit+0x14>
 8006450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006454:	f7ff bff0 	b.w	8006438 <__sinit_lock_release>
 8006458:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800645c:	6523      	str	r3, [r4, #80]	; 0x50
 800645e:	4b13      	ldr	r3, [pc, #76]	; (80064ac <__sinit+0x68>)
 8006460:	4a13      	ldr	r2, [pc, #76]	; (80064b0 <__sinit+0x6c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	62a2      	str	r2, [r4, #40]	; 0x28
 8006466:	42a3      	cmp	r3, r4
 8006468:	bf04      	itt	eq
 800646a:	2301      	moveq	r3, #1
 800646c:	61a3      	streq	r3, [r4, #24]
 800646e:	4620      	mov	r0, r4
 8006470:	f000 f820 	bl	80064b4 <__sfp>
 8006474:	6060      	str	r0, [r4, #4]
 8006476:	4620      	mov	r0, r4
 8006478:	f000 f81c 	bl	80064b4 <__sfp>
 800647c:	60a0      	str	r0, [r4, #8]
 800647e:	4620      	mov	r0, r4
 8006480:	f000 f818 	bl	80064b4 <__sfp>
 8006484:	2200      	movs	r2, #0
 8006486:	60e0      	str	r0, [r4, #12]
 8006488:	2104      	movs	r1, #4
 800648a:	6860      	ldr	r0, [r4, #4]
 800648c:	f7ff ff82 	bl	8006394 <std>
 8006490:	68a0      	ldr	r0, [r4, #8]
 8006492:	2201      	movs	r2, #1
 8006494:	2109      	movs	r1, #9
 8006496:	f7ff ff7d 	bl	8006394 <std>
 800649a:	68e0      	ldr	r0, [r4, #12]
 800649c:	2202      	movs	r2, #2
 800649e:	2112      	movs	r1, #18
 80064a0:	f7ff ff78 	bl	8006394 <std>
 80064a4:	2301      	movs	r3, #1
 80064a6:	61a3      	str	r3, [r4, #24]
 80064a8:	e7d2      	b.n	8006450 <__sinit+0xc>
 80064aa:	bf00      	nop
 80064ac:	08008494 	.word	0x08008494
 80064b0:	080063dd 	.word	0x080063dd

080064b4 <__sfp>:
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	4607      	mov	r7, r0
 80064b8:	f7ff ffac 	bl	8006414 <__sfp_lock_acquire>
 80064bc:	4b1e      	ldr	r3, [pc, #120]	; (8006538 <__sfp+0x84>)
 80064be:	681e      	ldr	r6, [r3, #0]
 80064c0:	69b3      	ldr	r3, [r6, #24]
 80064c2:	b913      	cbnz	r3, 80064ca <__sfp+0x16>
 80064c4:	4630      	mov	r0, r6
 80064c6:	f7ff ffbd 	bl	8006444 <__sinit>
 80064ca:	3648      	adds	r6, #72	; 0x48
 80064cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80064d0:	3b01      	subs	r3, #1
 80064d2:	d503      	bpl.n	80064dc <__sfp+0x28>
 80064d4:	6833      	ldr	r3, [r6, #0]
 80064d6:	b30b      	cbz	r3, 800651c <__sfp+0x68>
 80064d8:	6836      	ldr	r6, [r6, #0]
 80064da:	e7f7      	b.n	80064cc <__sfp+0x18>
 80064dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80064e0:	b9d5      	cbnz	r5, 8006518 <__sfp+0x64>
 80064e2:	4b16      	ldr	r3, [pc, #88]	; (800653c <__sfp+0x88>)
 80064e4:	60e3      	str	r3, [r4, #12]
 80064e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80064ea:	6665      	str	r5, [r4, #100]	; 0x64
 80064ec:	f000 fbba 	bl	8006c64 <__retarget_lock_init_recursive>
 80064f0:	f7ff ff96 	bl	8006420 <__sfp_lock_release>
 80064f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80064f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80064fc:	6025      	str	r5, [r4, #0]
 80064fe:	61a5      	str	r5, [r4, #24]
 8006500:	2208      	movs	r2, #8
 8006502:	4629      	mov	r1, r5
 8006504:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006508:	f7fd fc28 	bl	8003d5c <memset>
 800650c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006510:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006514:	4620      	mov	r0, r4
 8006516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006518:	3468      	adds	r4, #104	; 0x68
 800651a:	e7d9      	b.n	80064d0 <__sfp+0x1c>
 800651c:	2104      	movs	r1, #4
 800651e:	4638      	mov	r0, r7
 8006520:	f7ff ff62 	bl	80063e8 <__sfmoreglue>
 8006524:	4604      	mov	r4, r0
 8006526:	6030      	str	r0, [r6, #0]
 8006528:	2800      	cmp	r0, #0
 800652a:	d1d5      	bne.n	80064d8 <__sfp+0x24>
 800652c:	f7ff ff78 	bl	8006420 <__sfp_lock_release>
 8006530:	230c      	movs	r3, #12
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	e7ee      	b.n	8006514 <__sfp+0x60>
 8006536:	bf00      	nop
 8006538:	08008494 	.word	0x08008494
 800653c:	ffff0001 	.word	0xffff0001

08006540 <_fwalk_reent>:
 8006540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006544:	4606      	mov	r6, r0
 8006546:	4688      	mov	r8, r1
 8006548:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800654c:	2700      	movs	r7, #0
 800654e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006552:	f1b9 0901 	subs.w	r9, r9, #1
 8006556:	d505      	bpl.n	8006564 <_fwalk_reent+0x24>
 8006558:	6824      	ldr	r4, [r4, #0]
 800655a:	2c00      	cmp	r4, #0
 800655c:	d1f7      	bne.n	800654e <_fwalk_reent+0xe>
 800655e:	4638      	mov	r0, r7
 8006560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006564:	89ab      	ldrh	r3, [r5, #12]
 8006566:	2b01      	cmp	r3, #1
 8006568:	d907      	bls.n	800657a <_fwalk_reent+0x3a>
 800656a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800656e:	3301      	adds	r3, #1
 8006570:	d003      	beq.n	800657a <_fwalk_reent+0x3a>
 8006572:	4629      	mov	r1, r5
 8006574:	4630      	mov	r0, r6
 8006576:	47c0      	blx	r8
 8006578:	4307      	orrs	r7, r0
 800657a:	3568      	adds	r5, #104	; 0x68
 800657c:	e7e9      	b.n	8006552 <_fwalk_reent+0x12>

0800657e <rshift>:
 800657e:	6903      	ldr	r3, [r0, #16]
 8006580:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006584:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006588:	ea4f 1261 	mov.w	r2, r1, asr #5
 800658c:	f100 0414 	add.w	r4, r0, #20
 8006590:	dd45      	ble.n	800661e <rshift+0xa0>
 8006592:	f011 011f 	ands.w	r1, r1, #31
 8006596:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800659a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800659e:	d10c      	bne.n	80065ba <rshift+0x3c>
 80065a0:	f100 0710 	add.w	r7, r0, #16
 80065a4:	4629      	mov	r1, r5
 80065a6:	42b1      	cmp	r1, r6
 80065a8:	d334      	bcc.n	8006614 <rshift+0x96>
 80065aa:	1a9b      	subs	r3, r3, r2
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	1eea      	subs	r2, r5, #3
 80065b0:	4296      	cmp	r6, r2
 80065b2:	bf38      	it	cc
 80065b4:	2300      	movcc	r3, #0
 80065b6:	4423      	add	r3, r4
 80065b8:	e015      	b.n	80065e6 <rshift+0x68>
 80065ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80065be:	f1c1 0820 	rsb	r8, r1, #32
 80065c2:	40cf      	lsrs	r7, r1
 80065c4:	f105 0e04 	add.w	lr, r5, #4
 80065c8:	46a1      	mov	r9, r4
 80065ca:	4576      	cmp	r6, lr
 80065cc:	46f4      	mov	ip, lr
 80065ce:	d815      	bhi.n	80065fc <rshift+0x7e>
 80065d0:	1a9b      	subs	r3, r3, r2
 80065d2:	009a      	lsls	r2, r3, #2
 80065d4:	3a04      	subs	r2, #4
 80065d6:	3501      	adds	r5, #1
 80065d8:	42ae      	cmp	r6, r5
 80065da:	bf38      	it	cc
 80065dc:	2200      	movcc	r2, #0
 80065de:	18a3      	adds	r3, r4, r2
 80065e0:	50a7      	str	r7, [r4, r2]
 80065e2:	b107      	cbz	r7, 80065e6 <rshift+0x68>
 80065e4:	3304      	adds	r3, #4
 80065e6:	1b1a      	subs	r2, r3, r4
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80065ee:	bf08      	it	eq
 80065f0:	2300      	moveq	r3, #0
 80065f2:	6102      	str	r2, [r0, #16]
 80065f4:	bf08      	it	eq
 80065f6:	6143      	streq	r3, [r0, #20]
 80065f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065fc:	f8dc c000 	ldr.w	ip, [ip]
 8006600:	fa0c fc08 	lsl.w	ip, ip, r8
 8006604:	ea4c 0707 	orr.w	r7, ip, r7
 8006608:	f849 7b04 	str.w	r7, [r9], #4
 800660c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006610:	40cf      	lsrs	r7, r1
 8006612:	e7da      	b.n	80065ca <rshift+0x4c>
 8006614:	f851 cb04 	ldr.w	ip, [r1], #4
 8006618:	f847 cf04 	str.w	ip, [r7, #4]!
 800661c:	e7c3      	b.n	80065a6 <rshift+0x28>
 800661e:	4623      	mov	r3, r4
 8006620:	e7e1      	b.n	80065e6 <rshift+0x68>

08006622 <__hexdig_fun>:
 8006622:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006626:	2b09      	cmp	r3, #9
 8006628:	d802      	bhi.n	8006630 <__hexdig_fun+0xe>
 800662a:	3820      	subs	r0, #32
 800662c:	b2c0      	uxtb	r0, r0
 800662e:	4770      	bx	lr
 8006630:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006634:	2b05      	cmp	r3, #5
 8006636:	d801      	bhi.n	800663c <__hexdig_fun+0x1a>
 8006638:	3847      	subs	r0, #71	; 0x47
 800663a:	e7f7      	b.n	800662c <__hexdig_fun+0xa>
 800663c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006640:	2b05      	cmp	r3, #5
 8006642:	d801      	bhi.n	8006648 <__hexdig_fun+0x26>
 8006644:	3827      	subs	r0, #39	; 0x27
 8006646:	e7f1      	b.n	800662c <__hexdig_fun+0xa>
 8006648:	2000      	movs	r0, #0
 800664a:	4770      	bx	lr

0800664c <__gethex>:
 800664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	ed2d 8b02 	vpush	{d8}
 8006654:	b089      	sub	sp, #36	; 0x24
 8006656:	ee08 0a10 	vmov	s16, r0
 800665a:	9304      	str	r3, [sp, #16]
 800665c:	4bbc      	ldr	r3, [pc, #752]	; (8006950 <__gethex+0x304>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	9301      	str	r3, [sp, #4]
 8006662:	4618      	mov	r0, r3
 8006664:	468b      	mov	fp, r1
 8006666:	4690      	mov	r8, r2
 8006668:	f7f9 fdea 	bl	8000240 <strlen>
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	f8db 2000 	ldr.w	r2, [fp]
 8006672:	4403      	add	r3, r0
 8006674:	4682      	mov	sl, r0
 8006676:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800667a:	9305      	str	r3, [sp, #20]
 800667c:	1c93      	adds	r3, r2, #2
 800667e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006682:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006686:	32fe      	adds	r2, #254	; 0xfe
 8006688:	18d1      	adds	r1, r2, r3
 800668a:	461f      	mov	r7, r3
 800668c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006690:	9100      	str	r1, [sp, #0]
 8006692:	2830      	cmp	r0, #48	; 0x30
 8006694:	d0f8      	beq.n	8006688 <__gethex+0x3c>
 8006696:	f7ff ffc4 	bl	8006622 <__hexdig_fun>
 800669a:	4604      	mov	r4, r0
 800669c:	2800      	cmp	r0, #0
 800669e:	d13a      	bne.n	8006716 <__gethex+0xca>
 80066a0:	9901      	ldr	r1, [sp, #4]
 80066a2:	4652      	mov	r2, sl
 80066a4:	4638      	mov	r0, r7
 80066a6:	f001 fb92 	bl	8007dce <strncmp>
 80066aa:	4605      	mov	r5, r0
 80066ac:	2800      	cmp	r0, #0
 80066ae:	d168      	bne.n	8006782 <__gethex+0x136>
 80066b0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80066b4:	eb07 060a 	add.w	r6, r7, sl
 80066b8:	f7ff ffb3 	bl	8006622 <__hexdig_fun>
 80066bc:	2800      	cmp	r0, #0
 80066be:	d062      	beq.n	8006786 <__gethex+0x13a>
 80066c0:	4633      	mov	r3, r6
 80066c2:	7818      	ldrb	r0, [r3, #0]
 80066c4:	2830      	cmp	r0, #48	; 0x30
 80066c6:	461f      	mov	r7, r3
 80066c8:	f103 0301 	add.w	r3, r3, #1
 80066cc:	d0f9      	beq.n	80066c2 <__gethex+0x76>
 80066ce:	f7ff ffa8 	bl	8006622 <__hexdig_fun>
 80066d2:	2301      	movs	r3, #1
 80066d4:	fab0 f480 	clz	r4, r0
 80066d8:	0964      	lsrs	r4, r4, #5
 80066da:	4635      	mov	r5, r6
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	463a      	mov	r2, r7
 80066e0:	4616      	mov	r6, r2
 80066e2:	3201      	adds	r2, #1
 80066e4:	7830      	ldrb	r0, [r6, #0]
 80066e6:	f7ff ff9c 	bl	8006622 <__hexdig_fun>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d1f8      	bne.n	80066e0 <__gethex+0x94>
 80066ee:	9901      	ldr	r1, [sp, #4]
 80066f0:	4652      	mov	r2, sl
 80066f2:	4630      	mov	r0, r6
 80066f4:	f001 fb6b 	bl	8007dce <strncmp>
 80066f8:	b980      	cbnz	r0, 800671c <__gethex+0xd0>
 80066fa:	b94d      	cbnz	r5, 8006710 <__gethex+0xc4>
 80066fc:	eb06 050a 	add.w	r5, r6, sl
 8006700:	462a      	mov	r2, r5
 8006702:	4616      	mov	r6, r2
 8006704:	3201      	adds	r2, #1
 8006706:	7830      	ldrb	r0, [r6, #0]
 8006708:	f7ff ff8b 	bl	8006622 <__hexdig_fun>
 800670c:	2800      	cmp	r0, #0
 800670e:	d1f8      	bne.n	8006702 <__gethex+0xb6>
 8006710:	1bad      	subs	r5, r5, r6
 8006712:	00ad      	lsls	r5, r5, #2
 8006714:	e004      	b.n	8006720 <__gethex+0xd4>
 8006716:	2400      	movs	r4, #0
 8006718:	4625      	mov	r5, r4
 800671a:	e7e0      	b.n	80066de <__gethex+0x92>
 800671c:	2d00      	cmp	r5, #0
 800671e:	d1f7      	bne.n	8006710 <__gethex+0xc4>
 8006720:	7833      	ldrb	r3, [r6, #0]
 8006722:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006726:	2b50      	cmp	r3, #80	; 0x50
 8006728:	d13b      	bne.n	80067a2 <__gethex+0x156>
 800672a:	7873      	ldrb	r3, [r6, #1]
 800672c:	2b2b      	cmp	r3, #43	; 0x2b
 800672e:	d02c      	beq.n	800678a <__gethex+0x13e>
 8006730:	2b2d      	cmp	r3, #45	; 0x2d
 8006732:	d02e      	beq.n	8006792 <__gethex+0x146>
 8006734:	1c71      	adds	r1, r6, #1
 8006736:	f04f 0900 	mov.w	r9, #0
 800673a:	7808      	ldrb	r0, [r1, #0]
 800673c:	f7ff ff71 	bl	8006622 <__hexdig_fun>
 8006740:	1e43      	subs	r3, r0, #1
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b18      	cmp	r3, #24
 8006746:	d82c      	bhi.n	80067a2 <__gethex+0x156>
 8006748:	f1a0 0210 	sub.w	r2, r0, #16
 800674c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006750:	f7ff ff67 	bl	8006622 <__hexdig_fun>
 8006754:	1e43      	subs	r3, r0, #1
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b18      	cmp	r3, #24
 800675a:	d91d      	bls.n	8006798 <__gethex+0x14c>
 800675c:	f1b9 0f00 	cmp.w	r9, #0
 8006760:	d000      	beq.n	8006764 <__gethex+0x118>
 8006762:	4252      	negs	r2, r2
 8006764:	4415      	add	r5, r2
 8006766:	f8cb 1000 	str.w	r1, [fp]
 800676a:	b1e4      	cbz	r4, 80067a6 <__gethex+0x15a>
 800676c:	9b00      	ldr	r3, [sp, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	bf14      	ite	ne
 8006772:	2700      	movne	r7, #0
 8006774:	2706      	moveq	r7, #6
 8006776:	4638      	mov	r0, r7
 8006778:	b009      	add	sp, #36	; 0x24
 800677a:	ecbd 8b02 	vpop	{d8}
 800677e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006782:	463e      	mov	r6, r7
 8006784:	4625      	mov	r5, r4
 8006786:	2401      	movs	r4, #1
 8006788:	e7ca      	b.n	8006720 <__gethex+0xd4>
 800678a:	f04f 0900 	mov.w	r9, #0
 800678e:	1cb1      	adds	r1, r6, #2
 8006790:	e7d3      	b.n	800673a <__gethex+0xee>
 8006792:	f04f 0901 	mov.w	r9, #1
 8006796:	e7fa      	b.n	800678e <__gethex+0x142>
 8006798:	230a      	movs	r3, #10
 800679a:	fb03 0202 	mla	r2, r3, r2, r0
 800679e:	3a10      	subs	r2, #16
 80067a0:	e7d4      	b.n	800674c <__gethex+0x100>
 80067a2:	4631      	mov	r1, r6
 80067a4:	e7df      	b.n	8006766 <__gethex+0x11a>
 80067a6:	1bf3      	subs	r3, r6, r7
 80067a8:	3b01      	subs	r3, #1
 80067aa:	4621      	mov	r1, r4
 80067ac:	2b07      	cmp	r3, #7
 80067ae:	dc0b      	bgt.n	80067c8 <__gethex+0x17c>
 80067b0:	ee18 0a10 	vmov	r0, s16
 80067b4:	f000 fa82 	bl	8006cbc <_Balloc>
 80067b8:	4604      	mov	r4, r0
 80067ba:	b940      	cbnz	r0, 80067ce <__gethex+0x182>
 80067bc:	4b65      	ldr	r3, [pc, #404]	; (8006954 <__gethex+0x308>)
 80067be:	4602      	mov	r2, r0
 80067c0:	21de      	movs	r1, #222	; 0xde
 80067c2:	4865      	ldr	r0, [pc, #404]	; (8006958 <__gethex+0x30c>)
 80067c4:	f001 fbf6 	bl	8007fb4 <__assert_func>
 80067c8:	3101      	adds	r1, #1
 80067ca:	105b      	asrs	r3, r3, #1
 80067cc:	e7ee      	b.n	80067ac <__gethex+0x160>
 80067ce:	f100 0914 	add.w	r9, r0, #20
 80067d2:	f04f 0b00 	mov.w	fp, #0
 80067d6:	f1ca 0301 	rsb	r3, sl, #1
 80067da:	f8cd 9008 	str.w	r9, [sp, #8]
 80067de:	f8cd b000 	str.w	fp, [sp]
 80067e2:	9306      	str	r3, [sp, #24]
 80067e4:	42b7      	cmp	r7, r6
 80067e6:	d340      	bcc.n	800686a <__gethex+0x21e>
 80067e8:	9802      	ldr	r0, [sp, #8]
 80067ea:	9b00      	ldr	r3, [sp, #0]
 80067ec:	f840 3b04 	str.w	r3, [r0], #4
 80067f0:	eba0 0009 	sub.w	r0, r0, r9
 80067f4:	1080      	asrs	r0, r0, #2
 80067f6:	0146      	lsls	r6, r0, #5
 80067f8:	6120      	str	r0, [r4, #16]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fb54 	bl	8006ea8 <__hi0bits>
 8006800:	1a30      	subs	r0, r6, r0
 8006802:	f8d8 6000 	ldr.w	r6, [r8]
 8006806:	42b0      	cmp	r0, r6
 8006808:	dd63      	ble.n	80068d2 <__gethex+0x286>
 800680a:	1b87      	subs	r7, r0, r6
 800680c:	4639      	mov	r1, r7
 800680e:	4620      	mov	r0, r4
 8006810:	f000 feef 	bl	80075f2 <__any_on>
 8006814:	4682      	mov	sl, r0
 8006816:	b1a8      	cbz	r0, 8006844 <__gethex+0x1f8>
 8006818:	1e7b      	subs	r3, r7, #1
 800681a:	1159      	asrs	r1, r3, #5
 800681c:	f003 021f 	and.w	r2, r3, #31
 8006820:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006824:	f04f 0a01 	mov.w	sl, #1
 8006828:	fa0a f202 	lsl.w	r2, sl, r2
 800682c:	420a      	tst	r2, r1
 800682e:	d009      	beq.n	8006844 <__gethex+0x1f8>
 8006830:	4553      	cmp	r3, sl
 8006832:	dd05      	ble.n	8006840 <__gethex+0x1f4>
 8006834:	1eb9      	subs	r1, r7, #2
 8006836:	4620      	mov	r0, r4
 8006838:	f000 fedb 	bl	80075f2 <__any_on>
 800683c:	2800      	cmp	r0, #0
 800683e:	d145      	bne.n	80068cc <__gethex+0x280>
 8006840:	f04f 0a02 	mov.w	sl, #2
 8006844:	4639      	mov	r1, r7
 8006846:	4620      	mov	r0, r4
 8006848:	f7ff fe99 	bl	800657e <rshift>
 800684c:	443d      	add	r5, r7
 800684e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006852:	42ab      	cmp	r3, r5
 8006854:	da4c      	bge.n	80068f0 <__gethex+0x2a4>
 8006856:	ee18 0a10 	vmov	r0, s16
 800685a:	4621      	mov	r1, r4
 800685c:	f000 fa6e 	bl	8006d3c <_Bfree>
 8006860:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006862:	2300      	movs	r3, #0
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	27a3      	movs	r7, #163	; 0xa3
 8006868:	e785      	b.n	8006776 <__gethex+0x12a>
 800686a:	1e73      	subs	r3, r6, #1
 800686c:	9a05      	ldr	r2, [sp, #20]
 800686e:	9303      	str	r3, [sp, #12]
 8006870:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006874:	4293      	cmp	r3, r2
 8006876:	d019      	beq.n	80068ac <__gethex+0x260>
 8006878:	f1bb 0f20 	cmp.w	fp, #32
 800687c:	d107      	bne.n	800688e <__gethex+0x242>
 800687e:	9b02      	ldr	r3, [sp, #8]
 8006880:	9a00      	ldr	r2, [sp, #0]
 8006882:	f843 2b04 	str.w	r2, [r3], #4
 8006886:	9302      	str	r3, [sp, #8]
 8006888:	2300      	movs	r3, #0
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	469b      	mov	fp, r3
 800688e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006892:	f7ff fec6 	bl	8006622 <__hexdig_fun>
 8006896:	9b00      	ldr	r3, [sp, #0]
 8006898:	f000 000f 	and.w	r0, r0, #15
 800689c:	fa00 f00b 	lsl.w	r0, r0, fp
 80068a0:	4303      	orrs	r3, r0
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	f10b 0b04 	add.w	fp, fp, #4
 80068a8:	9b03      	ldr	r3, [sp, #12]
 80068aa:	e00d      	b.n	80068c8 <__gethex+0x27c>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	9a06      	ldr	r2, [sp, #24]
 80068b0:	4413      	add	r3, r2
 80068b2:	42bb      	cmp	r3, r7
 80068b4:	d3e0      	bcc.n	8006878 <__gethex+0x22c>
 80068b6:	4618      	mov	r0, r3
 80068b8:	9901      	ldr	r1, [sp, #4]
 80068ba:	9307      	str	r3, [sp, #28]
 80068bc:	4652      	mov	r2, sl
 80068be:	f001 fa86 	bl	8007dce <strncmp>
 80068c2:	9b07      	ldr	r3, [sp, #28]
 80068c4:	2800      	cmp	r0, #0
 80068c6:	d1d7      	bne.n	8006878 <__gethex+0x22c>
 80068c8:	461e      	mov	r6, r3
 80068ca:	e78b      	b.n	80067e4 <__gethex+0x198>
 80068cc:	f04f 0a03 	mov.w	sl, #3
 80068d0:	e7b8      	b.n	8006844 <__gethex+0x1f8>
 80068d2:	da0a      	bge.n	80068ea <__gethex+0x29e>
 80068d4:	1a37      	subs	r7, r6, r0
 80068d6:	4621      	mov	r1, r4
 80068d8:	ee18 0a10 	vmov	r0, s16
 80068dc:	463a      	mov	r2, r7
 80068de:	f000 fc49 	bl	8007174 <__lshift>
 80068e2:	1bed      	subs	r5, r5, r7
 80068e4:	4604      	mov	r4, r0
 80068e6:	f100 0914 	add.w	r9, r0, #20
 80068ea:	f04f 0a00 	mov.w	sl, #0
 80068ee:	e7ae      	b.n	800684e <__gethex+0x202>
 80068f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80068f4:	42a8      	cmp	r0, r5
 80068f6:	dd72      	ble.n	80069de <__gethex+0x392>
 80068f8:	1b45      	subs	r5, r0, r5
 80068fa:	42ae      	cmp	r6, r5
 80068fc:	dc36      	bgt.n	800696c <__gethex+0x320>
 80068fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d02a      	beq.n	800695c <__gethex+0x310>
 8006906:	2b03      	cmp	r3, #3
 8006908:	d02c      	beq.n	8006964 <__gethex+0x318>
 800690a:	2b01      	cmp	r3, #1
 800690c:	d115      	bne.n	800693a <__gethex+0x2ee>
 800690e:	42ae      	cmp	r6, r5
 8006910:	d113      	bne.n	800693a <__gethex+0x2ee>
 8006912:	2e01      	cmp	r6, #1
 8006914:	d10b      	bne.n	800692e <__gethex+0x2e2>
 8006916:	9a04      	ldr	r2, [sp, #16]
 8006918:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	2301      	movs	r3, #1
 8006920:	6123      	str	r3, [r4, #16]
 8006922:	f8c9 3000 	str.w	r3, [r9]
 8006926:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006928:	2762      	movs	r7, #98	; 0x62
 800692a:	601c      	str	r4, [r3, #0]
 800692c:	e723      	b.n	8006776 <__gethex+0x12a>
 800692e:	1e71      	subs	r1, r6, #1
 8006930:	4620      	mov	r0, r4
 8006932:	f000 fe5e 	bl	80075f2 <__any_on>
 8006936:	2800      	cmp	r0, #0
 8006938:	d1ed      	bne.n	8006916 <__gethex+0x2ca>
 800693a:	ee18 0a10 	vmov	r0, s16
 800693e:	4621      	mov	r1, r4
 8006940:	f000 f9fc 	bl	8006d3c <_Bfree>
 8006944:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006946:	2300      	movs	r3, #0
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	2750      	movs	r7, #80	; 0x50
 800694c:	e713      	b.n	8006776 <__gethex+0x12a>
 800694e:	bf00      	nop
 8006950:	0800878c 	.word	0x0800878c
 8006954:	080086ac 	.word	0x080086ac
 8006958:	08008720 	.word	0x08008720
 800695c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1eb      	bne.n	800693a <__gethex+0x2ee>
 8006962:	e7d8      	b.n	8006916 <__gethex+0x2ca>
 8006964:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1d5      	bne.n	8006916 <__gethex+0x2ca>
 800696a:	e7e6      	b.n	800693a <__gethex+0x2ee>
 800696c:	1e6f      	subs	r7, r5, #1
 800696e:	f1ba 0f00 	cmp.w	sl, #0
 8006972:	d131      	bne.n	80069d8 <__gethex+0x38c>
 8006974:	b127      	cbz	r7, 8006980 <__gethex+0x334>
 8006976:	4639      	mov	r1, r7
 8006978:	4620      	mov	r0, r4
 800697a:	f000 fe3a 	bl	80075f2 <__any_on>
 800697e:	4682      	mov	sl, r0
 8006980:	117b      	asrs	r3, r7, #5
 8006982:	2101      	movs	r1, #1
 8006984:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006988:	f007 071f 	and.w	r7, r7, #31
 800698c:	fa01 f707 	lsl.w	r7, r1, r7
 8006990:	421f      	tst	r7, r3
 8006992:	4629      	mov	r1, r5
 8006994:	4620      	mov	r0, r4
 8006996:	bf18      	it	ne
 8006998:	f04a 0a02 	orrne.w	sl, sl, #2
 800699c:	1b76      	subs	r6, r6, r5
 800699e:	f7ff fdee 	bl	800657e <rshift>
 80069a2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80069a6:	2702      	movs	r7, #2
 80069a8:	f1ba 0f00 	cmp.w	sl, #0
 80069ac:	d048      	beq.n	8006a40 <__gethex+0x3f4>
 80069ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d015      	beq.n	80069e2 <__gethex+0x396>
 80069b6:	2b03      	cmp	r3, #3
 80069b8:	d017      	beq.n	80069ea <__gethex+0x39e>
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d109      	bne.n	80069d2 <__gethex+0x386>
 80069be:	f01a 0f02 	tst.w	sl, #2
 80069c2:	d006      	beq.n	80069d2 <__gethex+0x386>
 80069c4:	f8d9 0000 	ldr.w	r0, [r9]
 80069c8:	ea4a 0a00 	orr.w	sl, sl, r0
 80069cc:	f01a 0f01 	tst.w	sl, #1
 80069d0:	d10e      	bne.n	80069f0 <__gethex+0x3a4>
 80069d2:	f047 0710 	orr.w	r7, r7, #16
 80069d6:	e033      	b.n	8006a40 <__gethex+0x3f4>
 80069d8:	f04f 0a01 	mov.w	sl, #1
 80069dc:	e7d0      	b.n	8006980 <__gethex+0x334>
 80069de:	2701      	movs	r7, #1
 80069e0:	e7e2      	b.n	80069a8 <__gethex+0x35c>
 80069e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069e4:	f1c3 0301 	rsb	r3, r3, #1
 80069e8:	9315      	str	r3, [sp, #84]	; 0x54
 80069ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d0f0      	beq.n	80069d2 <__gethex+0x386>
 80069f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80069f4:	f104 0314 	add.w	r3, r4, #20
 80069f8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80069fc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006a00:	f04f 0c00 	mov.w	ip, #0
 8006a04:	4618      	mov	r0, r3
 8006a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a0a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006a0e:	d01c      	beq.n	8006a4a <__gethex+0x3fe>
 8006a10:	3201      	adds	r2, #1
 8006a12:	6002      	str	r2, [r0, #0]
 8006a14:	2f02      	cmp	r7, #2
 8006a16:	f104 0314 	add.w	r3, r4, #20
 8006a1a:	d13f      	bne.n	8006a9c <__gethex+0x450>
 8006a1c:	f8d8 2000 	ldr.w	r2, [r8]
 8006a20:	3a01      	subs	r2, #1
 8006a22:	42b2      	cmp	r2, r6
 8006a24:	d10a      	bne.n	8006a3c <__gethex+0x3f0>
 8006a26:	1171      	asrs	r1, r6, #5
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a2e:	f006 061f 	and.w	r6, r6, #31
 8006a32:	fa02 f606 	lsl.w	r6, r2, r6
 8006a36:	421e      	tst	r6, r3
 8006a38:	bf18      	it	ne
 8006a3a:	4617      	movne	r7, r2
 8006a3c:	f047 0720 	orr.w	r7, r7, #32
 8006a40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a42:	601c      	str	r4, [r3, #0]
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	601d      	str	r5, [r3, #0]
 8006a48:	e695      	b.n	8006776 <__gethex+0x12a>
 8006a4a:	4299      	cmp	r1, r3
 8006a4c:	f843 cc04 	str.w	ip, [r3, #-4]
 8006a50:	d8d8      	bhi.n	8006a04 <__gethex+0x3b8>
 8006a52:	68a3      	ldr	r3, [r4, #8]
 8006a54:	459b      	cmp	fp, r3
 8006a56:	db19      	blt.n	8006a8c <__gethex+0x440>
 8006a58:	6861      	ldr	r1, [r4, #4]
 8006a5a:	ee18 0a10 	vmov	r0, s16
 8006a5e:	3101      	adds	r1, #1
 8006a60:	f000 f92c 	bl	8006cbc <_Balloc>
 8006a64:	4681      	mov	r9, r0
 8006a66:	b918      	cbnz	r0, 8006a70 <__gethex+0x424>
 8006a68:	4b1a      	ldr	r3, [pc, #104]	; (8006ad4 <__gethex+0x488>)
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	2184      	movs	r1, #132	; 0x84
 8006a6e:	e6a8      	b.n	80067c2 <__gethex+0x176>
 8006a70:	6922      	ldr	r2, [r4, #16]
 8006a72:	3202      	adds	r2, #2
 8006a74:	f104 010c 	add.w	r1, r4, #12
 8006a78:	0092      	lsls	r2, r2, #2
 8006a7a:	300c      	adds	r0, #12
 8006a7c:	f000 f910 	bl	8006ca0 <memcpy>
 8006a80:	4621      	mov	r1, r4
 8006a82:	ee18 0a10 	vmov	r0, s16
 8006a86:	f000 f959 	bl	8006d3c <_Bfree>
 8006a8a:	464c      	mov	r4, r9
 8006a8c:	6923      	ldr	r3, [r4, #16]
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a94:	6122      	str	r2, [r4, #16]
 8006a96:	2201      	movs	r2, #1
 8006a98:	615a      	str	r2, [r3, #20]
 8006a9a:	e7bb      	b.n	8006a14 <__gethex+0x3c8>
 8006a9c:	6922      	ldr	r2, [r4, #16]
 8006a9e:	455a      	cmp	r2, fp
 8006aa0:	dd0b      	ble.n	8006aba <__gethex+0x46e>
 8006aa2:	2101      	movs	r1, #1
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	f7ff fd6a 	bl	800657e <rshift>
 8006aaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006aae:	3501      	adds	r5, #1
 8006ab0:	42ab      	cmp	r3, r5
 8006ab2:	f6ff aed0 	blt.w	8006856 <__gethex+0x20a>
 8006ab6:	2701      	movs	r7, #1
 8006ab8:	e7c0      	b.n	8006a3c <__gethex+0x3f0>
 8006aba:	f016 061f 	ands.w	r6, r6, #31
 8006abe:	d0fa      	beq.n	8006ab6 <__gethex+0x46a>
 8006ac0:	449a      	add	sl, r3
 8006ac2:	f1c6 0620 	rsb	r6, r6, #32
 8006ac6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006aca:	f000 f9ed 	bl	8006ea8 <__hi0bits>
 8006ace:	42b0      	cmp	r0, r6
 8006ad0:	dbe7      	blt.n	8006aa2 <__gethex+0x456>
 8006ad2:	e7f0      	b.n	8006ab6 <__gethex+0x46a>
 8006ad4:	080086ac 	.word	0x080086ac

08006ad8 <L_shift>:
 8006ad8:	f1c2 0208 	rsb	r2, r2, #8
 8006adc:	0092      	lsls	r2, r2, #2
 8006ade:	b570      	push	{r4, r5, r6, lr}
 8006ae0:	f1c2 0620 	rsb	r6, r2, #32
 8006ae4:	6843      	ldr	r3, [r0, #4]
 8006ae6:	6804      	ldr	r4, [r0, #0]
 8006ae8:	fa03 f506 	lsl.w	r5, r3, r6
 8006aec:	432c      	orrs	r4, r5
 8006aee:	40d3      	lsrs	r3, r2
 8006af0:	6004      	str	r4, [r0, #0]
 8006af2:	f840 3f04 	str.w	r3, [r0, #4]!
 8006af6:	4288      	cmp	r0, r1
 8006af8:	d3f4      	bcc.n	8006ae4 <L_shift+0xc>
 8006afa:	bd70      	pop	{r4, r5, r6, pc}

08006afc <__match>:
 8006afc:	b530      	push	{r4, r5, lr}
 8006afe:	6803      	ldr	r3, [r0, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b06:	b914      	cbnz	r4, 8006b0e <__match+0x12>
 8006b08:	6003      	str	r3, [r0, #0]
 8006b0a:	2001      	movs	r0, #1
 8006b0c:	bd30      	pop	{r4, r5, pc}
 8006b0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b12:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b16:	2d19      	cmp	r5, #25
 8006b18:	bf98      	it	ls
 8006b1a:	3220      	addls	r2, #32
 8006b1c:	42a2      	cmp	r2, r4
 8006b1e:	d0f0      	beq.n	8006b02 <__match+0x6>
 8006b20:	2000      	movs	r0, #0
 8006b22:	e7f3      	b.n	8006b0c <__match+0x10>

08006b24 <__hexnan>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	680b      	ldr	r3, [r1, #0]
 8006b2a:	6801      	ldr	r1, [r0, #0]
 8006b2c:	115e      	asrs	r6, r3, #5
 8006b2e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006b32:	f013 031f 	ands.w	r3, r3, #31
 8006b36:	b087      	sub	sp, #28
 8006b38:	bf18      	it	ne
 8006b3a:	3604      	addne	r6, #4
 8006b3c:	2500      	movs	r5, #0
 8006b3e:	1f37      	subs	r7, r6, #4
 8006b40:	4682      	mov	sl, r0
 8006b42:	4690      	mov	r8, r2
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	f846 5c04 	str.w	r5, [r6, #-4]
 8006b4a:	46b9      	mov	r9, r7
 8006b4c:	463c      	mov	r4, r7
 8006b4e:	9502      	str	r5, [sp, #8]
 8006b50:	46ab      	mov	fp, r5
 8006b52:	784a      	ldrb	r2, [r1, #1]
 8006b54:	1c4b      	adds	r3, r1, #1
 8006b56:	9303      	str	r3, [sp, #12]
 8006b58:	b342      	cbz	r2, 8006bac <__hexnan+0x88>
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	9105      	str	r1, [sp, #20]
 8006b5e:	9204      	str	r2, [sp, #16]
 8006b60:	f7ff fd5f 	bl	8006622 <__hexdig_fun>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d14f      	bne.n	8006c08 <__hexnan+0xe4>
 8006b68:	9a04      	ldr	r2, [sp, #16]
 8006b6a:	9905      	ldr	r1, [sp, #20]
 8006b6c:	2a20      	cmp	r2, #32
 8006b6e:	d818      	bhi.n	8006ba2 <__hexnan+0x7e>
 8006b70:	9b02      	ldr	r3, [sp, #8]
 8006b72:	459b      	cmp	fp, r3
 8006b74:	dd13      	ble.n	8006b9e <__hexnan+0x7a>
 8006b76:	454c      	cmp	r4, r9
 8006b78:	d206      	bcs.n	8006b88 <__hexnan+0x64>
 8006b7a:	2d07      	cmp	r5, #7
 8006b7c:	dc04      	bgt.n	8006b88 <__hexnan+0x64>
 8006b7e:	462a      	mov	r2, r5
 8006b80:	4649      	mov	r1, r9
 8006b82:	4620      	mov	r0, r4
 8006b84:	f7ff ffa8 	bl	8006ad8 <L_shift>
 8006b88:	4544      	cmp	r4, r8
 8006b8a:	d950      	bls.n	8006c2e <__hexnan+0x10a>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	f1a4 0904 	sub.w	r9, r4, #4
 8006b92:	f844 3c04 	str.w	r3, [r4, #-4]
 8006b96:	f8cd b008 	str.w	fp, [sp, #8]
 8006b9a:	464c      	mov	r4, r9
 8006b9c:	461d      	mov	r5, r3
 8006b9e:	9903      	ldr	r1, [sp, #12]
 8006ba0:	e7d7      	b.n	8006b52 <__hexnan+0x2e>
 8006ba2:	2a29      	cmp	r2, #41	; 0x29
 8006ba4:	d156      	bne.n	8006c54 <__hexnan+0x130>
 8006ba6:	3102      	adds	r1, #2
 8006ba8:	f8ca 1000 	str.w	r1, [sl]
 8006bac:	f1bb 0f00 	cmp.w	fp, #0
 8006bb0:	d050      	beq.n	8006c54 <__hexnan+0x130>
 8006bb2:	454c      	cmp	r4, r9
 8006bb4:	d206      	bcs.n	8006bc4 <__hexnan+0xa0>
 8006bb6:	2d07      	cmp	r5, #7
 8006bb8:	dc04      	bgt.n	8006bc4 <__hexnan+0xa0>
 8006bba:	462a      	mov	r2, r5
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	f7ff ff8a 	bl	8006ad8 <L_shift>
 8006bc4:	4544      	cmp	r4, r8
 8006bc6:	d934      	bls.n	8006c32 <__hexnan+0x10e>
 8006bc8:	f1a8 0204 	sub.w	r2, r8, #4
 8006bcc:	4623      	mov	r3, r4
 8006bce:	f853 1b04 	ldr.w	r1, [r3], #4
 8006bd2:	f842 1f04 	str.w	r1, [r2, #4]!
 8006bd6:	429f      	cmp	r7, r3
 8006bd8:	d2f9      	bcs.n	8006bce <__hexnan+0xaa>
 8006bda:	1b3b      	subs	r3, r7, r4
 8006bdc:	f023 0303 	bic.w	r3, r3, #3
 8006be0:	3304      	adds	r3, #4
 8006be2:	3401      	adds	r4, #1
 8006be4:	3e03      	subs	r6, #3
 8006be6:	42b4      	cmp	r4, r6
 8006be8:	bf88      	it	hi
 8006bea:	2304      	movhi	r3, #4
 8006bec:	4443      	add	r3, r8
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f843 2b04 	str.w	r2, [r3], #4
 8006bf4:	429f      	cmp	r7, r3
 8006bf6:	d2fb      	bcs.n	8006bf0 <__hexnan+0xcc>
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	b91b      	cbnz	r3, 8006c04 <__hexnan+0xe0>
 8006bfc:	4547      	cmp	r7, r8
 8006bfe:	d127      	bne.n	8006c50 <__hexnan+0x12c>
 8006c00:	2301      	movs	r3, #1
 8006c02:	603b      	str	r3, [r7, #0]
 8006c04:	2005      	movs	r0, #5
 8006c06:	e026      	b.n	8006c56 <__hexnan+0x132>
 8006c08:	3501      	adds	r5, #1
 8006c0a:	2d08      	cmp	r5, #8
 8006c0c:	f10b 0b01 	add.w	fp, fp, #1
 8006c10:	dd06      	ble.n	8006c20 <__hexnan+0xfc>
 8006c12:	4544      	cmp	r4, r8
 8006c14:	d9c3      	bls.n	8006b9e <__hexnan+0x7a>
 8006c16:	2300      	movs	r3, #0
 8006c18:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c1c:	2501      	movs	r5, #1
 8006c1e:	3c04      	subs	r4, #4
 8006c20:	6822      	ldr	r2, [r4, #0]
 8006c22:	f000 000f 	and.w	r0, r0, #15
 8006c26:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006c2a:	6022      	str	r2, [r4, #0]
 8006c2c:	e7b7      	b.n	8006b9e <__hexnan+0x7a>
 8006c2e:	2508      	movs	r5, #8
 8006c30:	e7b5      	b.n	8006b9e <__hexnan+0x7a>
 8006c32:	9b01      	ldr	r3, [sp, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d0df      	beq.n	8006bf8 <__hexnan+0xd4>
 8006c38:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3c:	f1c3 0320 	rsb	r3, r3, #32
 8006c40:	fa22 f303 	lsr.w	r3, r2, r3
 8006c44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006c48:	401a      	ands	r2, r3
 8006c4a:	f846 2c04 	str.w	r2, [r6, #-4]
 8006c4e:	e7d3      	b.n	8006bf8 <__hexnan+0xd4>
 8006c50:	3f04      	subs	r7, #4
 8006c52:	e7d1      	b.n	8006bf8 <__hexnan+0xd4>
 8006c54:	2004      	movs	r0, #4
 8006c56:	b007      	add	sp, #28
 8006c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c5c <_localeconv_r>:
 8006c5c:	4800      	ldr	r0, [pc, #0]	; (8006c60 <_localeconv_r+0x4>)
 8006c5e:	4770      	bx	lr
 8006c60:	20000168 	.word	0x20000168

08006c64 <__retarget_lock_init_recursive>:
 8006c64:	4770      	bx	lr

08006c66 <__retarget_lock_acquire_recursive>:
 8006c66:	4770      	bx	lr

08006c68 <__retarget_lock_release_recursive>:
 8006c68:	4770      	bx	lr
	...

08006c6c <malloc>:
 8006c6c:	4b02      	ldr	r3, [pc, #8]	; (8006c78 <malloc+0xc>)
 8006c6e:	4601      	mov	r1, r0
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	f000 bd3f 	b.w	80076f4 <_malloc_r>
 8006c76:	bf00      	nop
 8006c78:	20000010 	.word	0x20000010

08006c7c <__ascii_mbtowc>:
 8006c7c:	b082      	sub	sp, #8
 8006c7e:	b901      	cbnz	r1, 8006c82 <__ascii_mbtowc+0x6>
 8006c80:	a901      	add	r1, sp, #4
 8006c82:	b142      	cbz	r2, 8006c96 <__ascii_mbtowc+0x1a>
 8006c84:	b14b      	cbz	r3, 8006c9a <__ascii_mbtowc+0x1e>
 8006c86:	7813      	ldrb	r3, [r2, #0]
 8006c88:	600b      	str	r3, [r1, #0]
 8006c8a:	7812      	ldrb	r2, [r2, #0]
 8006c8c:	1e10      	subs	r0, r2, #0
 8006c8e:	bf18      	it	ne
 8006c90:	2001      	movne	r0, #1
 8006c92:	b002      	add	sp, #8
 8006c94:	4770      	bx	lr
 8006c96:	4610      	mov	r0, r2
 8006c98:	e7fb      	b.n	8006c92 <__ascii_mbtowc+0x16>
 8006c9a:	f06f 0001 	mvn.w	r0, #1
 8006c9e:	e7f8      	b.n	8006c92 <__ascii_mbtowc+0x16>

08006ca0 <memcpy>:
 8006ca0:	440a      	add	r2, r1
 8006ca2:	4291      	cmp	r1, r2
 8006ca4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ca8:	d100      	bne.n	8006cac <memcpy+0xc>
 8006caa:	4770      	bx	lr
 8006cac:	b510      	push	{r4, lr}
 8006cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cb6:	4291      	cmp	r1, r2
 8006cb8:	d1f9      	bne.n	8006cae <memcpy+0xe>
 8006cba:	bd10      	pop	{r4, pc}

08006cbc <_Balloc>:
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006cc0:	4604      	mov	r4, r0
 8006cc2:	460d      	mov	r5, r1
 8006cc4:	b976      	cbnz	r6, 8006ce4 <_Balloc+0x28>
 8006cc6:	2010      	movs	r0, #16
 8006cc8:	f7ff ffd0 	bl	8006c6c <malloc>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	6260      	str	r0, [r4, #36]	; 0x24
 8006cd0:	b920      	cbnz	r0, 8006cdc <_Balloc+0x20>
 8006cd2:	4b18      	ldr	r3, [pc, #96]	; (8006d34 <_Balloc+0x78>)
 8006cd4:	4818      	ldr	r0, [pc, #96]	; (8006d38 <_Balloc+0x7c>)
 8006cd6:	2166      	movs	r1, #102	; 0x66
 8006cd8:	f001 f96c 	bl	8007fb4 <__assert_func>
 8006cdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ce0:	6006      	str	r6, [r0, #0]
 8006ce2:	60c6      	str	r6, [r0, #12]
 8006ce4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ce6:	68f3      	ldr	r3, [r6, #12]
 8006ce8:	b183      	cbz	r3, 8006d0c <_Balloc+0x50>
 8006cea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cf2:	b9b8      	cbnz	r0, 8006d24 <_Balloc+0x68>
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	fa01 f605 	lsl.w	r6, r1, r5
 8006cfa:	1d72      	adds	r2, r6, #5
 8006cfc:	0092      	lsls	r2, r2, #2
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f000 fc98 	bl	8007634 <_calloc_r>
 8006d04:	b160      	cbz	r0, 8006d20 <_Balloc+0x64>
 8006d06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d0a:	e00e      	b.n	8006d2a <_Balloc+0x6e>
 8006d0c:	2221      	movs	r2, #33	; 0x21
 8006d0e:	2104      	movs	r1, #4
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 fc8f 	bl	8007634 <_calloc_r>
 8006d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d18:	60f0      	str	r0, [r6, #12]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1e4      	bne.n	8006cea <_Balloc+0x2e>
 8006d20:	2000      	movs	r0, #0
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	6802      	ldr	r2, [r0, #0]
 8006d26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d30:	e7f7      	b.n	8006d22 <_Balloc+0x66>
 8006d32:	bf00      	nop
 8006d34:	08008636 	.word	0x08008636
 8006d38:	080087a0 	.word	0x080087a0

08006d3c <_Bfree>:
 8006d3c:	b570      	push	{r4, r5, r6, lr}
 8006d3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d40:	4605      	mov	r5, r0
 8006d42:	460c      	mov	r4, r1
 8006d44:	b976      	cbnz	r6, 8006d64 <_Bfree+0x28>
 8006d46:	2010      	movs	r0, #16
 8006d48:	f7ff ff90 	bl	8006c6c <malloc>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	6268      	str	r0, [r5, #36]	; 0x24
 8006d50:	b920      	cbnz	r0, 8006d5c <_Bfree+0x20>
 8006d52:	4b09      	ldr	r3, [pc, #36]	; (8006d78 <_Bfree+0x3c>)
 8006d54:	4809      	ldr	r0, [pc, #36]	; (8006d7c <_Bfree+0x40>)
 8006d56:	218a      	movs	r1, #138	; 0x8a
 8006d58:	f001 f92c 	bl	8007fb4 <__assert_func>
 8006d5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d60:	6006      	str	r6, [r0, #0]
 8006d62:	60c6      	str	r6, [r0, #12]
 8006d64:	b13c      	cbz	r4, 8006d76 <_Bfree+0x3a>
 8006d66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d68:	6862      	ldr	r2, [r4, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d70:	6021      	str	r1, [r4, #0]
 8006d72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d76:	bd70      	pop	{r4, r5, r6, pc}
 8006d78:	08008636 	.word	0x08008636
 8006d7c:	080087a0 	.word	0x080087a0

08006d80 <__multadd>:
 8006d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d84:	690e      	ldr	r6, [r1, #16]
 8006d86:	4607      	mov	r7, r0
 8006d88:	4698      	mov	r8, r3
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	f101 0014 	add.w	r0, r1, #20
 8006d90:	2300      	movs	r3, #0
 8006d92:	6805      	ldr	r5, [r0, #0]
 8006d94:	b2a9      	uxth	r1, r5
 8006d96:	fb02 8101 	mla	r1, r2, r1, r8
 8006d9a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006d9e:	0c2d      	lsrs	r5, r5, #16
 8006da0:	fb02 c505 	mla	r5, r2, r5, ip
 8006da4:	b289      	uxth	r1, r1
 8006da6:	3301      	adds	r3, #1
 8006da8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006dac:	429e      	cmp	r6, r3
 8006dae:	f840 1b04 	str.w	r1, [r0], #4
 8006db2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006db6:	dcec      	bgt.n	8006d92 <__multadd+0x12>
 8006db8:	f1b8 0f00 	cmp.w	r8, #0
 8006dbc:	d022      	beq.n	8006e04 <__multadd+0x84>
 8006dbe:	68a3      	ldr	r3, [r4, #8]
 8006dc0:	42b3      	cmp	r3, r6
 8006dc2:	dc19      	bgt.n	8006df8 <__multadd+0x78>
 8006dc4:	6861      	ldr	r1, [r4, #4]
 8006dc6:	4638      	mov	r0, r7
 8006dc8:	3101      	adds	r1, #1
 8006dca:	f7ff ff77 	bl	8006cbc <_Balloc>
 8006dce:	4605      	mov	r5, r0
 8006dd0:	b928      	cbnz	r0, 8006dde <__multadd+0x5e>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	4b0d      	ldr	r3, [pc, #52]	; (8006e0c <__multadd+0x8c>)
 8006dd6:	480e      	ldr	r0, [pc, #56]	; (8006e10 <__multadd+0x90>)
 8006dd8:	21b5      	movs	r1, #181	; 0xb5
 8006dda:	f001 f8eb 	bl	8007fb4 <__assert_func>
 8006dde:	6922      	ldr	r2, [r4, #16]
 8006de0:	3202      	adds	r2, #2
 8006de2:	f104 010c 	add.w	r1, r4, #12
 8006de6:	0092      	lsls	r2, r2, #2
 8006de8:	300c      	adds	r0, #12
 8006dea:	f7ff ff59 	bl	8006ca0 <memcpy>
 8006dee:	4621      	mov	r1, r4
 8006df0:	4638      	mov	r0, r7
 8006df2:	f7ff ffa3 	bl	8006d3c <_Bfree>
 8006df6:	462c      	mov	r4, r5
 8006df8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006dfc:	3601      	adds	r6, #1
 8006dfe:	f8c3 8014 	str.w	r8, [r3, #20]
 8006e02:	6126      	str	r6, [r4, #16]
 8006e04:	4620      	mov	r0, r4
 8006e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e0a:	bf00      	nop
 8006e0c:	080086ac 	.word	0x080086ac
 8006e10:	080087a0 	.word	0x080087a0

08006e14 <__s2b>:
 8006e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e18:	460c      	mov	r4, r1
 8006e1a:	4615      	mov	r5, r2
 8006e1c:	461f      	mov	r7, r3
 8006e1e:	2209      	movs	r2, #9
 8006e20:	3308      	adds	r3, #8
 8006e22:	4606      	mov	r6, r0
 8006e24:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e28:	2100      	movs	r1, #0
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	db09      	blt.n	8006e44 <__s2b+0x30>
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7ff ff43 	bl	8006cbc <_Balloc>
 8006e36:	b940      	cbnz	r0, 8006e4a <__s2b+0x36>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	4b19      	ldr	r3, [pc, #100]	; (8006ea0 <__s2b+0x8c>)
 8006e3c:	4819      	ldr	r0, [pc, #100]	; (8006ea4 <__s2b+0x90>)
 8006e3e:	21ce      	movs	r1, #206	; 0xce
 8006e40:	f001 f8b8 	bl	8007fb4 <__assert_func>
 8006e44:	0052      	lsls	r2, r2, #1
 8006e46:	3101      	adds	r1, #1
 8006e48:	e7f0      	b.n	8006e2c <__s2b+0x18>
 8006e4a:	9b08      	ldr	r3, [sp, #32]
 8006e4c:	6143      	str	r3, [r0, #20]
 8006e4e:	2d09      	cmp	r5, #9
 8006e50:	f04f 0301 	mov.w	r3, #1
 8006e54:	6103      	str	r3, [r0, #16]
 8006e56:	dd16      	ble.n	8006e86 <__s2b+0x72>
 8006e58:	f104 0909 	add.w	r9, r4, #9
 8006e5c:	46c8      	mov	r8, r9
 8006e5e:	442c      	add	r4, r5
 8006e60:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e64:	4601      	mov	r1, r0
 8006e66:	3b30      	subs	r3, #48	; 0x30
 8006e68:	220a      	movs	r2, #10
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f7ff ff88 	bl	8006d80 <__multadd>
 8006e70:	45a0      	cmp	r8, r4
 8006e72:	d1f5      	bne.n	8006e60 <__s2b+0x4c>
 8006e74:	f1a5 0408 	sub.w	r4, r5, #8
 8006e78:	444c      	add	r4, r9
 8006e7a:	1b2d      	subs	r5, r5, r4
 8006e7c:	1963      	adds	r3, r4, r5
 8006e7e:	42bb      	cmp	r3, r7
 8006e80:	db04      	blt.n	8006e8c <__s2b+0x78>
 8006e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e86:	340a      	adds	r4, #10
 8006e88:	2509      	movs	r5, #9
 8006e8a:	e7f6      	b.n	8006e7a <__s2b+0x66>
 8006e8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e90:	4601      	mov	r1, r0
 8006e92:	3b30      	subs	r3, #48	; 0x30
 8006e94:	220a      	movs	r2, #10
 8006e96:	4630      	mov	r0, r6
 8006e98:	f7ff ff72 	bl	8006d80 <__multadd>
 8006e9c:	e7ee      	b.n	8006e7c <__s2b+0x68>
 8006e9e:	bf00      	nop
 8006ea0:	080086ac 	.word	0x080086ac
 8006ea4:	080087a0 	.word	0x080087a0

08006ea8 <__hi0bits>:
 8006ea8:	0c03      	lsrs	r3, r0, #16
 8006eaa:	041b      	lsls	r3, r3, #16
 8006eac:	b9d3      	cbnz	r3, 8006ee4 <__hi0bits+0x3c>
 8006eae:	0400      	lsls	r0, r0, #16
 8006eb0:	2310      	movs	r3, #16
 8006eb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006eb6:	bf04      	itt	eq
 8006eb8:	0200      	lsleq	r0, r0, #8
 8006eba:	3308      	addeq	r3, #8
 8006ebc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ec0:	bf04      	itt	eq
 8006ec2:	0100      	lsleq	r0, r0, #4
 8006ec4:	3304      	addeq	r3, #4
 8006ec6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006eca:	bf04      	itt	eq
 8006ecc:	0080      	lsleq	r0, r0, #2
 8006ece:	3302      	addeq	r3, #2
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	db05      	blt.n	8006ee0 <__hi0bits+0x38>
 8006ed4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006ed8:	f103 0301 	add.w	r3, r3, #1
 8006edc:	bf08      	it	eq
 8006ede:	2320      	moveq	r3, #32
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	4770      	bx	lr
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	e7e4      	b.n	8006eb2 <__hi0bits+0xa>

08006ee8 <__lo0bits>:
 8006ee8:	6803      	ldr	r3, [r0, #0]
 8006eea:	f013 0207 	ands.w	r2, r3, #7
 8006eee:	4601      	mov	r1, r0
 8006ef0:	d00b      	beq.n	8006f0a <__lo0bits+0x22>
 8006ef2:	07da      	lsls	r2, r3, #31
 8006ef4:	d424      	bmi.n	8006f40 <__lo0bits+0x58>
 8006ef6:	0798      	lsls	r0, r3, #30
 8006ef8:	bf49      	itett	mi
 8006efa:	085b      	lsrmi	r3, r3, #1
 8006efc:	089b      	lsrpl	r3, r3, #2
 8006efe:	2001      	movmi	r0, #1
 8006f00:	600b      	strmi	r3, [r1, #0]
 8006f02:	bf5c      	itt	pl
 8006f04:	600b      	strpl	r3, [r1, #0]
 8006f06:	2002      	movpl	r0, #2
 8006f08:	4770      	bx	lr
 8006f0a:	b298      	uxth	r0, r3
 8006f0c:	b9b0      	cbnz	r0, 8006f3c <__lo0bits+0x54>
 8006f0e:	0c1b      	lsrs	r3, r3, #16
 8006f10:	2010      	movs	r0, #16
 8006f12:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f16:	bf04      	itt	eq
 8006f18:	0a1b      	lsreq	r3, r3, #8
 8006f1a:	3008      	addeq	r0, #8
 8006f1c:	071a      	lsls	r2, r3, #28
 8006f1e:	bf04      	itt	eq
 8006f20:	091b      	lsreq	r3, r3, #4
 8006f22:	3004      	addeq	r0, #4
 8006f24:	079a      	lsls	r2, r3, #30
 8006f26:	bf04      	itt	eq
 8006f28:	089b      	lsreq	r3, r3, #2
 8006f2a:	3002      	addeq	r0, #2
 8006f2c:	07da      	lsls	r2, r3, #31
 8006f2e:	d403      	bmi.n	8006f38 <__lo0bits+0x50>
 8006f30:	085b      	lsrs	r3, r3, #1
 8006f32:	f100 0001 	add.w	r0, r0, #1
 8006f36:	d005      	beq.n	8006f44 <__lo0bits+0x5c>
 8006f38:	600b      	str	r3, [r1, #0]
 8006f3a:	4770      	bx	lr
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	e7e8      	b.n	8006f12 <__lo0bits+0x2a>
 8006f40:	2000      	movs	r0, #0
 8006f42:	4770      	bx	lr
 8006f44:	2020      	movs	r0, #32
 8006f46:	4770      	bx	lr

08006f48 <__i2b>:
 8006f48:	b510      	push	{r4, lr}
 8006f4a:	460c      	mov	r4, r1
 8006f4c:	2101      	movs	r1, #1
 8006f4e:	f7ff feb5 	bl	8006cbc <_Balloc>
 8006f52:	4602      	mov	r2, r0
 8006f54:	b928      	cbnz	r0, 8006f62 <__i2b+0x1a>
 8006f56:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <__i2b+0x24>)
 8006f58:	4805      	ldr	r0, [pc, #20]	; (8006f70 <__i2b+0x28>)
 8006f5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006f5e:	f001 f829 	bl	8007fb4 <__assert_func>
 8006f62:	2301      	movs	r3, #1
 8006f64:	6144      	str	r4, [r0, #20]
 8006f66:	6103      	str	r3, [r0, #16]
 8006f68:	bd10      	pop	{r4, pc}
 8006f6a:	bf00      	nop
 8006f6c:	080086ac 	.word	0x080086ac
 8006f70:	080087a0 	.word	0x080087a0

08006f74 <__multiply>:
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	4614      	mov	r4, r2
 8006f7a:	690a      	ldr	r2, [r1, #16]
 8006f7c:	6923      	ldr	r3, [r4, #16]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	bfb8      	it	lt
 8006f82:	460b      	movlt	r3, r1
 8006f84:	460d      	mov	r5, r1
 8006f86:	bfbc      	itt	lt
 8006f88:	4625      	movlt	r5, r4
 8006f8a:	461c      	movlt	r4, r3
 8006f8c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006f90:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f94:	68ab      	ldr	r3, [r5, #8]
 8006f96:	6869      	ldr	r1, [r5, #4]
 8006f98:	eb0a 0709 	add.w	r7, sl, r9
 8006f9c:	42bb      	cmp	r3, r7
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	bfb8      	it	lt
 8006fa2:	3101      	addlt	r1, #1
 8006fa4:	f7ff fe8a 	bl	8006cbc <_Balloc>
 8006fa8:	b930      	cbnz	r0, 8006fb8 <__multiply+0x44>
 8006faa:	4602      	mov	r2, r0
 8006fac:	4b42      	ldr	r3, [pc, #264]	; (80070b8 <__multiply+0x144>)
 8006fae:	4843      	ldr	r0, [pc, #268]	; (80070bc <__multiply+0x148>)
 8006fb0:	f240 115d 	movw	r1, #349	; 0x15d
 8006fb4:	f000 fffe 	bl	8007fb4 <__assert_func>
 8006fb8:	f100 0614 	add.w	r6, r0, #20
 8006fbc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006fc0:	4633      	mov	r3, r6
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	4543      	cmp	r3, r8
 8006fc6:	d31e      	bcc.n	8007006 <__multiply+0x92>
 8006fc8:	f105 0c14 	add.w	ip, r5, #20
 8006fcc:	f104 0314 	add.w	r3, r4, #20
 8006fd0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006fd4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006fd8:	9202      	str	r2, [sp, #8]
 8006fda:	ebac 0205 	sub.w	r2, ip, r5
 8006fde:	3a15      	subs	r2, #21
 8006fe0:	f022 0203 	bic.w	r2, r2, #3
 8006fe4:	3204      	adds	r2, #4
 8006fe6:	f105 0115 	add.w	r1, r5, #21
 8006fea:	458c      	cmp	ip, r1
 8006fec:	bf38      	it	cc
 8006fee:	2204      	movcc	r2, #4
 8006ff0:	9201      	str	r2, [sp, #4]
 8006ff2:	9a02      	ldr	r2, [sp, #8]
 8006ff4:	9303      	str	r3, [sp, #12]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d808      	bhi.n	800700c <__multiply+0x98>
 8006ffa:	2f00      	cmp	r7, #0
 8006ffc:	dc55      	bgt.n	80070aa <__multiply+0x136>
 8006ffe:	6107      	str	r7, [r0, #16]
 8007000:	b005      	add	sp, #20
 8007002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007006:	f843 2b04 	str.w	r2, [r3], #4
 800700a:	e7db      	b.n	8006fc4 <__multiply+0x50>
 800700c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007010:	f1ba 0f00 	cmp.w	sl, #0
 8007014:	d020      	beq.n	8007058 <__multiply+0xe4>
 8007016:	f105 0e14 	add.w	lr, r5, #20
 800701a:	46b1      	mov	r9, r6
 800701c:	2200      	movs	r2, #0
 800701e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007022:	f8d9 b000 	ldr.w	fp, [r9]
 8007026:	b2a1      	uxth	r1, r4
 8007028:	fa1f fb8b 	uxth.w	fp, fp
 800702c:	fb0a b101 	mla	r1, sl, r1, fp
 8007030:	4411      	add	r1, r2
 8007032:	f8d9 2000 	ldr.w	r2, [r9]
 8007036:	0c24      	lsrs	r4, r4, #16
 8007038:	0c12      	lsrs	r2, r2, #16
 800703a:	fb0a 2404 	mla	r4, sl, r4, r2
 800703e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007042:	b289      	uxth	r1, r1
 8007044:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007048:	45f4      	cmp	ip, lr
 800704a:	f849 1b04 	str.w	r1, [r9], #4
 800704e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007052:	d8e4      	bhi.n	800701e <__multiply+0xaa>
 8007054:	9901      	ldr	r1, [sp, #4]
 8007056:	5072      	str	r2, [r6, r1]
 8007058:	9a03      	ldr	r2, [sp, #12]
 800705a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800705e:	3304      	adds	r3, #4
 8007060:	f1b9 0f00 	cmp.w	r9, #0
 8007064:	d01f      	beq.n	80070a6 <__multiply+0x132>
 8007066:	6834      	ldr	r4, [r6, #0]
 8007068:	f105 0114 	add.w	r1, r5, #20
 800706c:	46b6      	mov	lr, r6
 800706e:	f04f 0a00 	mov.w	sl, #0
 8007072:	880a      	ldrh	r2, [r1, #0]
 8007074:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007078:	fb09 b202 	mla	r2, r9, r2, fp
 800707c:	4492      	add	sl, r2
 800707e:	b2a4      	uxth	r4, r4
 8007080:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007084:	f84e 4b04 	str.w	r4, [lr], #4
 8007088:	f851 4b04 	ldr.w	r4, [r1], #4
 800708c:	f8be 2000 	ldrh.w	r2, [lr]
 8007090:	0c24      	lsrs	r4, r4, #16
 8007092:	fb09 2404 	mla	r4, r9, r4, r2
 8007096:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800709a:	458c      	cmp	ip, r1
 800709c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80070a0:	d8e7      	bhi.n	8007072 <__multiply+0xfe>
 80070a2:	9a01      	ldr	r2, [sp, #4]
 80070a4:	50b4      	str	r4, [r6, r2]
 80070a6:	3604      	adds	r6, #4
 80070a8:	e7a3      	b.n	8006ff2 <__multiply+0x7e>
 80070aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1a5      	bne.n	8006ffe <__multiply+0x8a>
 80070b2:	3f01      	subs	r7, #1
 80070b4:	e7a1      	b.n	8006ffa <__multiply+0x86>
 80070b6:	bf00      	nop
 80070b8:	080086ac 	.word	0x080086ac
 80070bc:	080087a0 	.word	0x080087a0

080070c0 <__pow5mult>:
 80070c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070c4:	4615      	mov	r5, r2
 80070c6:	f012 0203 	ands.w	r2, r2, #3
 80070ca:	4606      	mov	r6, r0
 80070cc:	460f      	mov	r7, r1
 80070ce:	d007      	beq.n	80070e0 <__pow5mult+0x20>
 80070d0:	4c25      	ldr	r4, [pc, #148]	; (8007168 <__pow5mult+0xa8>)
 80070d2:	3a01      	subs	r2, #1
 80070d4:	2300      	movs	r3, #0
 80070d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070da:	f7ff fe51 	bl	8006d80 <__multadd>
 80070de:	4607      	mov	r7, r0
 80070e0:	10ad      	asrs	r5, r5, #2
 80070e2:	d03d      	beq.n	8007160 <__pow5mult+0xa0>
 80070e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80070e6:	b97c      	cbnz	r4, 8007108 <__pow5mult+0x48>
 80070e8:	2010      	movs	r0, #16
 80070ea:	f7ff fdbf 	bl	8006c6c <malloc>
 80070ee:	4602      	mov	r2, r0
 80070f0:	6270      	str	r0, [r6, #36]	; 0x24
 80070f2:	b928      	cbnz	r0, 8007100 <__pow5mult+0x40>
 80070f4:	4b1d      	ldr	r3, [pc, #116]	; (800716c <__pow5mult+0xac>)
 80070f6:	481e      	ldr	r0, [pc, #120]	; (8007170 <__pow5mult+0xb0>)
 80070f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80070fc:	f000 ff5a 	bl	8007fb4 <__assert_func>
 8007100:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007104:	6004      	str	r4, [r0, #0]
 8007106:	60c4      	str	r4, [r0, #12]
 8007108:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800710c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007110:	b94c      	cbnz	r4, 8007126 <__pow5mult+0x66>
 8007112:	f240 2171 	movw	r1, #625	; 0x271
 8007116:	4630      	mov	r0, r6
 8007118:	f7ff ff16 	bl	8006f48 <__i2b>
 800711c:	2300      	movs	r3, #0
 800711e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007122:	4604      	mov	r4, r0
 8007124:	6003      	str	r3, [r0, #0]
 8007126:	f04f 0900 	mov.w	r9, #0
 800712a:	07eb      	lsls	r3, r5, #31
 800712c:	d50a      	bpl.n	8007144 <__pow5mult+0x84>
 800712e:	4639      	mov	r1, r7
 8007130:	4622      	mov	r2, r4
 8007132:	4630      	mov	r0, r6
 8007134:	f7ff ff1e 	bl	8006f74 <__multiply>
 8007138:	4639      	mov	r1, r7
 800713a:	4680      	mov	r8, r0
 800713c:	4630      	mov	r0, r6
 800713e:	f7ff fdfd 	bl	8006d3c <_Bfree>
 8007142:	4647      	mov	r7, r8
 8007144:	106d      	asrs	r5, r5, #1
 8007146:	d00b      	beq.n	8007160 <__pow5mult+0xa0>
 8007148:	6820      	ldr	r0, [r4, #0]
 800714a:	b938      	cbnz	r0, 800715c <__pow5mult+0x9c>
 800714c:	4622      	mov	r2, r4
 800714e:	4621      	mov	r1, r4
 8007150:	4630      	mov	r0, r6
 8007152:	f7ff ff0f 	bl	8006f74 <__multiply>
 8007156:	6020      	str	r0, [r4, #0]
 8007158:	f8c0 9000 	str.w	r9, [r0]
 800715c:	4604      	mov	r4, r0
 800715e:	e7e4      	b.n	800712a <__pow5mult+0x6a>
 8007160:	4638      	mov	r0, r7
 8007162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007166:	bf00      	nop
 8007168:	080088f0 	.word	0x080088f0
 800716c:	08008636 	.word	0x08008636
 8007170:	080087a0 	.word	0x080087a0

08007174 <__lshift>:
 8007174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007178:	460c      	mov	r4, r1
 800717a:	6849      	ldr	r1, [r1, #4]
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007182:	68a3      	ldr	r3, [r4, #8]
 8007184:	4607      	mov	r7, r0
 8007186:	4691      	mov	r9, r2
 8007188:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800718c:	f108 0601 	add.w	r6, r8, #1
 8007190:	42b3      	cmp	r3, r6
 8007192:	db0b      	blt.n	80071ac <__lshift+0x38>
 8007194:	4638      	mov	r0, r7
 8007196:	f7ff fd91 	bl	8006cbc <_Balloc>
 800719a:	4605      	mov	r5, r0
 800719c:	b948      	cbnz	r0, 80071b2 <__lshift+0x3e>
 800719e:	4602      	mov	r2, r0
 80071a0:	4b28      	ldr	r3, [pc, #160]	; (8007244 <__lshift+0xd0>)
 80071a2:	4829      	ldr	r0, [pc, #164]	; (8007248 <__lshift+0xd4>)
 80071a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80071a8:	f000 ff04 	bl	8007fb4 <__assert_func>
 80071ac:	3101      	adds	r1, #1
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	e7ee      	b.n	8007190 <__lshift+0x1c>
 80071b2:	2300      	movs	r3, #0
 80071b4:	f100 0114 	add.w	r1, r0, #20
 80071b8:	f100 0210 	add.w	r2, r0, #16
 80071bc:	4618      	mov	r0, r3
 80071be:	4553      	cmp	r3, sl
 80071c0:	db33      	blt.n	800722a <__lshift+0xb6>
 80071c2:	6920      	ldr	r0, [r4, #16]
 80071c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071c8:	f104 0314 	add.w	r3, r4, #20
 80071cc:	f019 091f 	ands.w	r9, r9, #31
 80071d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071d8:	d02b      	beq.n	8007232 <__lshift+0xbe>
 80071da:	f1c9 0e20 	rsb	lr, r9, #32
 80071de:	468a      	mov	sl, r1
 80071e0:	2200      	movs	r2, #0
 80071e2:	6818      	ldr	r0, [r3, #0]
 80071e4:	fa00 f009 	lsl.w	r0, r0, r9
 80071e8:	4302      	orrs	r2, r0
 80071ea:	f84a 2b04 	str.w	r2, [sl], #4
 80071ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80071f2:	459c      	cmp	ip, r3
 80071f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80071f8:	d8f3      	bhi.n	80071e2 <__lshift+0x6e>
 80071fa:	ebac 0304 	sub.w	r3, ip, r4
 80071fe:	3b15      	subs	r3, #21
 8007200:	f023 0303 	bic.w	r3, r3, #3
 8007204:	3304      	adds	r3, #4
 8007206:	f104 0015 	add.w	r0, r4, #21
 800720a:	4584      	cmp	ip, r0
 800720c:	bf38      	it	cc
 800720e:	2304      	movcc	r3, #4
 8007210:	50ca      	str	r2, [r1, r3]
 8007212:	b10a      	cbz	r2, 8007218 <__lshift+0xa4>
 8007214:	f108 0602 	add.w	r6, r8, #2
 8007218:	3e01      	subs	r6, #1
 800721a:	4638      	mov	r0, r7
 800721c:	612e      	str	r6, [r5, #16]
 800721e:	4621      	mov	r1, r4
 8007220:	f7ff fd8c 	bl	8006d3c <_Bfree>
 8007224:	4628      	mov	r0, r5
 8007226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800722a:	f842 0f04 	str.w	r0, [r2, #4]!
 800722e:	3301      	adds	r3, #1
 8007230:	e7c5      	b.n	80071be <__lshift+0x4a>
 8007232:	3904      	subs	r1, #4
 8007234:	f853 2b04 	ldr.w	r2, [r3], #4
 8007238:	f841 2f04 	str.w	r2, [r1, #4]!
 800723c:	459c      	cmp	ip, r3
 800723e:	d8f9      	bhi.n	8007234 <__lshift+0xc0>
 8007240:	e7ea      	b.n	8007218 <__lshift+0xa4>
 8007242:	bf00      	nop
 8007244:	080086ac 	.word	0x080086ac
 8007248:	080087a0 	.word	0x080087a0

0800724c <__mcmp>:
 800724c:	b530      	push	{r4, r5, lr}
 800724e:	6902      	ldr	r2, [r0, #16]
 8007250:	690c      	ldr	r4, [r1, #16]
 8007252:	1b12      	subs	r2, r2, r4
 8007254:	d10e      	bne.n	8007274 <__mcmp+0x28>
 8007256:	f100 0314 	add.w	r3, r0, #20
 800725a:	3114      	adds	r1, #20
 800725c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007260:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007264:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007268:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800726c:	42a5      	cmp	r5, r4
 800726e:	d003      	beq.n	8007278 <__mcmp+0x2c>
 8007270:	d305      	bcc.n	800727e <__mcmp+0x32>
 8007272:	2201      	movs	r2, #1
 8007274:	4610      	mov	r0, r2
 8007276:	bd30      	pop	{r4, r5, pc}
 8007278:	4283      	cmp	r3, r0
 800727a:	d3f3      	bcc.n	8007264 <__mcmp+0x18>
 800727c:	e7fa      	b.n	8007274 <__mcmp+0x28>
 800727e:	f04f 32ff 	mov.w	r2, #4294967295
 8007282:	e7f7      	b.n	8007274 <__mcmp+0x28>

08007284 <__mdiff>:
 8007284:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007288:	460c      	mov	r4, r1
 800728a:	4606      	mov	r6, r0
 800728c:	4611      	mov	r1, r2
 800728e:	4620      	mov	r0, r4
 8007290:	4617      	mov	r7, r2
 8007292:	f7ff ffdb 	bl	800724c <__mcmp>
 8007296:	1e05      	subs	r5, r0, #0
 8007298:	d110      	bne.n	80072bc <__mdiff+0x38>
 800729a:	4629      	mov	r1, r5
 800729c:	4630      	mov	r0, r6
 800729e:	f7ff fd0d 	bl	8006cbc <_Balloc>
 80072a2:	b930      	cbnz	r0, 80072b2 <__mdiff+0x2e>
 80072a4:	4b39      	ldr	r3, [pc, #228]	; (800738c <__mdiff+0x108>)
 80072a6:	4602      	mov	r2, r0
 80072a8:	f240 2132 	movw	r1, #562	; 0x232
 80072ac:	4838      	ldr	r0, [pc, #224]	; (8007390 <__mdiff+0x10c>)
 80072ae:	f000 fe81 	bl	8007fb4 <__assert_func>
 80072b2:	2301      	movs	r3, #1
 80072b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072bc:	bfa4      	itt	ge
 80072be:	463b      	movge	r3, r7
 80072c0:	4627      	movge	r7, r4
 80072c2:	4630      	mov	r0, r6
 80072c4:	6879      	ldr	r1, [r7, #4]
 80072c6:	bfa6      	itte	ge
 80072c8:	461c      	movge	r4, r3
 80072ca:	2500      	movge	r5, #0
 80072cc:	2501      	movlt	r5, #1
 80072ce:	f7ff fcf5 	bl	8006cbc <_Balloc>
 80072d2:	b920      	cbnz	r0, 80072de <__mdiff+0x5a>
 80072d4:	4b2d      	ldr	r3, [pc, #180]	; (800738c <__mdiff+0x108>)
 80072d6:	4602      	mov	r2, r0
 80072d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80072dc:	e7e6      	b.n	80072ac <__mdiff+0x28>
 80072de:	693e      	ldr	r6, [r7, #16]
 80072e0:	60c5      	str	r5, [r0, #12]
 80072e2:	6925      	ldr	r5, [r4, #16]
 80072e4:	f107 0114 	add.w	r1, r7, #20
 80072e8:	f104 0914 	add.w	r9, r4, #20
 80072ec:	f100 0e14 	add.w	lr, r0, #20
 80072f0:	f107 0210 	add.w	r2, r7, #16
 80072f4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80072f8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80072fc:	46f2      	mov	sl, lr
 80072fe:	2700      	movs	r7, #0
 8007300:	f859 3b04 	ldr.w	r3, [r9], #4
 8007304:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007308:	fa1f f883 	uxth.w	r8, r3
 800730c:	fa17 f78b 	uxtah	r7, r7, fp
 8007310:	0c1b      	lsrs	r3, r3, #16
 8007312:	eba7 0808 	sub.w	r8, r7, r8
 8007316:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800731a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800731e:	fa1f f888 	uxth.w	r8, r8
 8007322:	141f      	asrs	r7, r3, #16
 8007324:	454d      	cmp	r5, r9
 8007326:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800732a:	f84a 3b04 	str.w	r3, [sl], #4
 800732e:	d8e7      	bhi.n	8007300 <__mdiff+0x7c>
 8007330:	1b2b      	subs	r3, r5, r4
 8007332:	3b15      	subs	r3, #21
 8007334:	f023 0303 	bic.w	r3, r3, #3
 8007338:	3304      	adds	r3, #4
 800733a:	3415      	adds	r4, #21
 800733c:	42a5      	cmp	r5, r4
 800733e:	bf38      	it	cc
 8007340:	2304      	movcc	r3, #4
 8007342:	4419      	add	r1, r3
 8007344:	4473      	add	r3, lr
 8007346:	469e      	mov	lr, r3
 8007348:	460d      	mov	r5, r1
 800734a:	4565      	cmp	r5, ip
 800734c:	d30e      	bcc.n	800736c <__mdiff+0xe8>
 800734e:	f10c 0203 	add.w	r2, ip, #3
 8007352:	1a52      	subs	r2, r2, r1
 8007354:	f022 0203 	bic.w	r2, r2, #3
 8007358:	3903      	subs	r1, #3
 800735a:	458c      	cmp	ip, r1
 800735c:	bf38      	it	cc
 800735e:	2200      	movcc	r2, #0
 8007360:	441a      	add	r2, r3
 8007362:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007366:	b17b      	cbz	r3, 8007388 <__mdiff+0x104>
 8007368:	6106      	str	r6, [r0, #16]
 800736a:	e7a5      	b.n	80072b8 <__mdiff+0x34>
 800736c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007370:	fa17 f488 	uxtah	r4, r7, r8
 8007374:	1422      	asrs	r2, r4, #16
 8007376:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800737a:	b2a4      	uxth	r4, r4
 800737c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007380:	f84e 4b04 	str.w	r4, [lr], #4
 8007384:	1417      	asrs	r7, r2, #16
 8007386:	e7e0      	b.n	800734a <__mdiff+0xc6>
 8007388:	3e01      	subs	r6, #1
 800738a:	e7ea      	b.n	8007362 <__mdiff+0xde>
 800738c:	080086ac 	.word	0x080086ac
 8007390:	080087a0 	.word	0x080087a0

08007394 <__ulp>:
 8007394:	b082      	sub	sp, #8
 8007396:	ed8d 0b00 	vstr	d0, [sp]
 800739a:	9b01      	ldr	r3, [sp, #4]
 800739c:	4912      	ldr	r1, [pc, #72]	; (80073e8 <__ulp+0x54>)
 800739e:	4019      	ands	r1, r3
 80073a0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80073a4:	2900      	cmp	r1, #0
 80073a6:	dd05      	ble.n	80073b4 <__ulp+0x20>
 80073a8:	2200      	movs	r2, #0
 80073aa:	460b      	mov	r3, r1
 80073ac:	ec43 2b10 	vmov	d0, r2, r3
 80073b0:	b002      	add	sp, #8
 80073b2:	4770      	bx	lr
 80073b4:	4249      	negs	r1, r1
 80073b6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80073ba:	ea4f 5021 	mov.w	r0, r1, asr #20
 80073be:	f04f 0200 	mov.w	r2, #0
 80073c2:	f04f 0300 	mov.w	r3, #0
 80073c6:	da04      	bge.n	80073d2 <__ulp+0x3e>
 80073c8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80073cc:	fa41 f300 	asr.w	r3, r1, r0
 80073d0:	e7ec      	b.n	80073ac <__ulp+0x18>
 80073d2:	f1a0 0114 	sub.w	r1, r0, #20
 80073d6:	291e      	cmp	r1, #30
 80073d8:	bfda      	itte	le
 80073da:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80073de:	fa20 f101 	lsrle.w	r1, r0, r1
 80073e2:	2101      	movgt	r1, #1
 80073e4:	460a      	mov	r2, r1
 80073e6:	e7e1      	b.n	80073ac <__ulp+0x18>
 80073e8:	7ff00000 	.word	0x7ff00000

080073ec <__b2d>:
 80073ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ee:	6905      	ldr	r5, [r0, #16]
 80073f0:	f100 0714 	add.w	r7, r0, #20
 80073f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80073f8:	1f2e      	subs	r6, r5, #4
 80073fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80073fe:	4620      	mov	r0, r4
 8007400:	f7ff fd52 	bl	8006ea8 <__hi0bits>
 8007404:	f1c0 0320 	rsb	r3, r0, #32
 8007408:	280a      	cmp	r0, #10
 800740a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007488 <__b2d+0x9c>
 800740e:	600b      	str	r3, [r1, #0]
 8007410:	dc14      	bgt.n	800743c <__b2d+0x50>
 8007412:	f1c0 0e0b 	rsb	lr, r0, #11
 8007416:	fa24 f10e 	lsr.w	r1, r4, lr
 800741a:	42b7      	cmp	r7, r6
 800741c:	ea41 030c 	orr.w	r3, r1, ip
 8007420:	bf34      	ite	cc
 8007422:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007426:	2100      	movcs	r1, #0
 8007428:	3015      	adds	r0, #21
 800742a:	fa04 f000 	lsl.w	r0, r4, r0
 800742e:	fa21 f10e 	lsr.w	r1, r1, lr
 8007432:	ea40 0201 	orr.w	r2, r0, r1
 8007436:	ec43 2b10 	vmov	d0, r2, r3
 800743a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800743c:	42b7      	cmp	r7, r6
 800743e:	bf3a      	itte	cc
 8007440:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007444:	f1a5 0608 	subcc.w	r6, r5, #8
 8007448:	2100      	movcs	r1, #0
 800744a:	380b      	subs	r0, #11
 800744c:	d017      	beq.n	800747e <__b2d+0x92>
 800744e:	f1c0 0c20 	rsb	ip, r0, #32
 8007452:	fa04 f500 	lsl.w	r5, r4, r0
 8007456:	42be      	cmp	r6, r7
 8007458:	fa21 f40c 	lsr.w	r4, r1, ip
 800745c:	ea45 0504 	orr.w	r5, r5, r4
 8007460:	bf8c      	ite	hi
 8007462:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007466:	2400      	movls	r4, #0
 8007468:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800746c:	fa01 f000 	lsl.w	r0, r1, r0
 8007470:	fa24 f40c 	lsr.w	r4, r4, ip
 8007474:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007478:	ea40 0204 	orr.w	r2, r0, r4
 800747c:	e7db      	b.n	8007436 <__b2d+0x4a>
 800747e:	ea44 030c 	orr.w	r3, r4, ip
 8007482:	460a      	mov	r2, r1
 8007484:	e7d7      	b.n	8007436 <__b2d+0x4a>
 8007486:	bf00      	nop
 8007488:	3ff00000 	.word	0x3ff00000

0800748c <__d2b>:
 800748c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007490:	4689      	mov	r9, r1
 8007492:	2101      	movs	r1, #1
 8007494:	ec57 6b10 	vmov	r6, r7, d0
 8007498:	4690      	mov	r8, r2
 800749a:	f7ff fc0f 	bl	8006cbc <_Balloc>
 800749e:	4604      	mov	r4, r0
 80074a0:	b930      	cbnz	r0, 80074b0 <__d2b+0x24>
 80074a2:	4602      	mov	r2, r0
 80074a4:	4b25      	ldr	r3, [pc, #148]	; (800753c <__d2b+0xb0>)
 80074a6:	4826      	ldr	r0, [pc, #152]	; (8007540 <__d2b+0xb4>)
 80074a8:	f240 310a 	movw	r1, #778	; 0x30a
 80074ac:	f000 fd82 	bl	8007fb4 <__assert_func>
 80074b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80074b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074b8:	bb35      	cbnz	r5, 8007508 <__d2b+0x7c>
 80074ba:	2e00      	cmp	r6, #0
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	d028      	beq.n	8007512 <__d2b+0x86>
 80074c0:	4668      	mov	r0, sp
 80074c2:	9600      	str	r6, [sp, #0]
 80074c4:	f7ff fd10 	bl	8006ee8 <__lo0bits>
 80074c8:	9900      	ldr	r1, [sp, #0]
 80074ca:	b300      	cbz	r0, 800750e <__d2b+0x82>
 80074cc:	9a01      	ldr	r2, [sp, #4]
 80074ce:	f1c0 0320 	rsb	r3, r0, #32
 80074d2:	fa02 f303 	lsl.w	r3, r2, r3
 80074d6:	430b      	orrs	r3, r1
 80074d8:	40c2      	lsrs	r2, r0
 80074da:	6163      	str	r3, [r4, #20]
 80074dc:	9201      	str	r2, [sp, #4]
 80074de:	9b01      	ldr	r3, [sp, #4]
 80074e0:	61a3      	str	r3, [r4, #24]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	bf14      	ite	ne
 80074e6:	2202      	movne	r2, #2
 80074e8:	2201      	moveq	r2, #1
 80074ea:	6122      	str	r2, [r4, #16]
 80074ec:	b1d5      	cbz	r5, 8007524 <__d2b+0x98>
 80074ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80074f2:	4405      	add	r5, r0
 80074f4:	f8c9 5000 	str.w	r5, [r9]
 80074f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80074fc:	f8c8 0000 	str.w	r0, [r8]
 8007500:	4620      	mov	r0, r4
 8007502:	b003      	add	sp, #12
 8007504:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007508:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800750c:	e7d5      	b.n	80074ba <__d2b+0x2e>
 800750e:	6161      	str	r1, [r4, #20]
 8007510:	e7e5      	b.n	80074de <__d2b+0x52>
 8007512:	a801      	add	r0, sp, #4
 8007514:	f7ff fce8 	bl	8006ee8 <__lo0bits>
 8007518:	9b01      	ldr	r3, [sp, #4]
 800751a:	6163      	str	r3, [r4, #20]
 800751c:	2201      	movs	r2, #1
 800751e:	6122      	str	r2, [r4, #16]
 8007520:	3020      	adds	r0, #32
 8007522:	e7e3      	b.n	80074ec <__d2b+0x60>
 8007524:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007528:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800752c:	f8c9 0000 	str.w	r0, [r9]
 8007530:	6918      	ldr	r0, [r3, #16]
 8007532:	f7ff fcb9 	bl	8006ea8 <__hi0bits>
 8007536:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800753a:	e7df      	b.n	80074fc <__d2b+0x70>
 800753c:	080086ac 	.word	0x080086ac
 8007540:	080087a0 	.word	0x080087a0

08007544 <__ratio>:
 8007544:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007548:	468a      	mov	sl, r1
 800754a:	4669      	mov	r1, sp
 800754c:	4683      	mov	fp, r0
 800754e:	f7ff ff4d 	bl	80073ec <__b2d>
 8007552:	a901      	add	r1, sp, #4
 8007554:	4650      	mov	r0, sl
 8007556:	ec59 8b10 	vmov	r8, r9, d0
 800755a:	ee10 6a10 	vmov	r6, s0
 800755e:	f7ff ff45 	bl	80073ec <__b2d>
 8007562:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007566:	f8da 2010 	ldr.w	r2, [sl, #16]
 800756a:	eba3 0c02 	sub.w	ip, r3, r2
 800756e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007572:	1a9b      	subs	r3, r3, r2
 8007574:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007578:	ec55 4b10 	vmov	r4, r5, d0
 800757c:	2b00      	cmp	r3, #0
 800757e:	ee10 0a10 	vmov	r0, s0
 8007582:	bfce      	itee	gt
 8007584:	464a      	movgt	r2, r9
 8007586:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800758a:	462a      	movle	r2, r5
 800758c:	464f      	mov	r7, r9
 800758e:	4629      	mov	r1, r5
 8007590:	bfcc      	ite	gt
 8007592:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007596:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800759a:	ec47 6b17 	vmov	d7, r6, r7
 800759e:	ec41 0b16 	vmov	d6, r0, r1
 80075a2:	ee87 0b06 	vdiv.f64	d0, d7, d6
 80075a6:	b003      	add	sp, #12
 80075a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075ac <__copybits>:
 80075ac:	3901      	subs	r1, #1
 80075ae:	b570      	push	{r4, r5, r6, lr}
 80075b0:	1149      	asrs	r1, r1, #5
 80075b2:	6914      	ldr	r4, [r2, #16]
 80075b4:	3101      	adds	r1, #1
 80075b6:	f102 0314 	add.w	r3, r2, #20
 80075ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80075be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80075c2:	1f05      	subs	r5, r0, #4
 80075c4:	42a3      	cmp	r3, r4
 80075c6:	d30c      	bcc.n	80075e2 <__copybits+0x36>
 80075c8:	1aa3      	subs	r3, r4, r2
 80075ca:	3b11      	subs	r3, #17
 80075cc:	f023 0303 	bic.w	r3, r3, #3
 80075d0:	3211      	adds	r2, #17
 80075d2:	42a2      	cmp	r2, r4
 80075d4:	bf88      	it	hi
 80075d6:	2300      	movhi	r3, #0
 80075d8:	4418      	add	r0, r3
 80075da:	2300      	movs	r3, #0
 80075dc:	4288      	cmp	r0, r1
 80075de:	d305      	bcc.n	80075ec <__copybits+0x40>
 80075e0:	bd70      	pop	{r4, r5, r6, pc}
 80075e2:	f853 6b04 	ldr.w	r6, [r3], #4
 80075e6:	f845 6f04 	str.w	r6, [r5, #4]!
 80075ea:	e7eb      	b.n	80075c4 <__copybits+0x18>
 80075ec:	f840 3b04 	str.w	r3, [r0], #4
 80075f0:	e7f4      	b.n	80075dc <__copybits+0x30>

080075f2 <__any_on>:
 80075f2:	f100 0214 	add.w	r2, r0, #20
 80075f6:	6900      	ldr	r0, [r0, #16]
 80075f8:	114b      	asrs	r3, r1, #5
 80075fa:	4298      	cmp	r0, r3
 80075fc:	b510      	push	{r4, lr}
 80075fe:	db11      	blt.n	8007624 <__any_on+0x32>
 8007600:	dd0a      	ble.n	8007618 <__any_on+0x26>
 8007602:	f011 011f 	ands.w	r1, r1, #31
 8007606:	d007      	beq.n	8007618 <__any_on+0x26>
 8007608:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800760c:	fa24 f001 	lsr.w	r0, r4, r1
 8007610:	fa00 f101 	lsl.w	r1, r0, r1
 8007614:	428c      	cmp	r4, r1
 8007616:	d10b      	bne.n	8007630 <__any_on+0x3e>
 8007618:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800761c:	4293      	cmp	r3, r2
 800761e:	d803      	bhi.n	8007628 <__any_on+0x36>
 8007620:	2000      	movs	r0, #0
 8007622:	bd10      	pop	{r4, pc}
 8007624:	4603      	mov	r3, r0
 8007626:	e7f7      	b.n	8007618 <__any_on+0x26>
 8007628:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800762c:	2900      	cmp	r1, #0
 800762e:	d0f5      	beq.n	800761c <__any_on+0x2a>
 8007630:	2001      	movs	r0, #1
 8007632:	e7f6      	b.n	8007622 <__any_on+0x30>

08007634 <_calloc_r>:
 8007634:	b513      	push	{r0, r1, r4, lr}
 8007636:	434a      	muls	r2, r1
 8007638:	4611      	mov	r1, r2
 800763a:	9201      	str	r2, [sp, #4]
 800763c:	f000 f85a 	bl	80076f4 <_malloc_r>
 8007640:	4604      	mov	r4, r0
 8007642:	b118      	cbz	r0, 800764c <_calloc_r+0x18>
 8007644:	9a01      	ldr	r2, [sp, #4]
 8007646:	2100      	movs	r1, #0
 8007648:	f7fc fb88 	bl	8003d5c <memset>
 800764c:	4620      	mov	r0, r4
 800764e:	b002      	add	sp, #8
 8007650:	bd10      	pop	{r4, pc}
	...

08007654 <_free_r>:
 8007654:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007656:	2900      	cmp	r1, #0
 8007658:	d048      	beq.n	80076ec <_free_r+0x98>
 800765a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800765e:	9001      	str	r0, [sp, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	f1a1 0404 	sub.w	r4, r1, #4
 8007666:	bfb8      	it	lt
 8007668:	18e4      	addlt	r4, r4, r3
 800766a:	f000 fe35 	bl	80082d8 <__malloc_lock>
 800766e:	4a20      	ldr	r2, [pc, #128]	; (80076f0 <_free_r+0x9c>)
 8007670:	9801      	ldr	r0, [sp, #4]
 8007672:	6813      	ldr	r3, [r2, #0]
 8007674:	4615      	mov	r5, r2
 8007676:	b933      	cbnz	r3, 8007686 <_free_r+0x32>
 8007678:	6063      	str	r3, [r4, #4]
 800767a:	6014      	str	r4, [r2, #0]
 800767c:	b003      	add	sp, #12
 800767e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007682:	f000 be2f 	b.w	80082e4 <__malloc_unlock>
 8007686:	42a3      	cmp	r3, r4
 8007688:	d90b      	bls.n	80076a2 <_free_r+0x4e>
 800768a:	6821      	ldr	r1, [r4, #0]
 800768c:	1862      	adds	r2, r4, r1
 800768e:	4293      	cmp	r3, r2
 8007690:	bf04      	itt	eq
 8007692:	681a      	ldreq	r2, [r3, #0]
 8007694:	685b      	ldreq	r3, [r3, #4]
 8007696:	6063      	str	r3, [r4, #4]
 8007698:	bf04      	itt	eq
 800769a:	1852      	addeq	r2, r2, r1
 800769c:	6022      	streq	r2, [r4, #0]
 800769e:	602c      	str	r4, [r5, #0]
 80076a0:	e7ec      	b.n	800767c <_free_r+0x28>
 80076a2:	461a      	mov	r2, r3
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	b10b      	cbz	r3, 80076ac <_free_r+0x58>
 80076a8:	42a3      	cmp	r3, r4
 80076aa:	d9fa      	bls.n	80076a2 <_free_r+0x4e>
 80076ac:	6811      	ldr	r1, [r2, #0]
 80076ae:	1855      	adds	r5, r2, r1
 80076b0:	42a5      	cmp	r5, r4
 80076b2:	d10b      	bne.n	80076cc <_free_r+0x78>
 80076b4:	6824      	ldr	r4, [r4, #0]
 80076b6:	4421      	add	r1, r4
 80076b8:	1854      	adds	r4, r2, r1
 80076ba:	42a3      	cmp	r3, r4
 80076bc:	6011      	str	r1, [r2, #0]
 80076be:	d1dd      	bne.n	800767c <_free_r+0x28>
 80076c0:	681c      	ldr	r4, [r3, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	6053      	str	r3, [r2, #4]
 80076c6:	4421      	add	r1, r4
 80076c8:	6011      	str	r1, [r2, #0]
 80076ca:	e7d7      	b.n	800767c <_free_r+0x28>
 80076cc:	d902      	bls.n	80076d4 <_free_r+0x80>
 80076ce:	230c      	movs	r3, #12
 80076d0:	6003      	str	r3, [r0, #0]
 80076d2:	e7d3      	b.n	800767c <_free_r+0x28>
 80076d4:	6825      	ldr	r5, [r4, #0]
 80076d6:	1961      	adds	r1, r4, r5
 80076d8:	428b      	cmp	r3, r1
 80076da:	bf04      	itt	eq
 80076dc:	6819      	ldreq	r1, [r3, #0]
 80076de:	685b      	ldreq	r3, [r3, #4]
 80076e0:	6063      	str	r3, [r4, #4]
 80076e2:	bf04      	itt	eq
 80076e4:	1949      	addeq	r1, r1, r5
 80076e6:	6021      	streq	r1, [r4, #0]
 80076e8:	6054      	str	r4, [r2, #4]
 80076ea:	e7c7      	b.n	800767c <_free_r+0x28>
 80076ec:	b003      	add	sp, #12
 80076ee:	bd30      	pop	{r4, r5, pc}
 80076f0:	2000020c 	.word	0x2000020c

080076f4 <_malloc_r>:
 80076f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076f6:	1ccd      	adds	r5, r1, #3
 80076f8:	f025 0503 	bic.w	r5, r5, #3
 80076fc:	3508      	adds	r5, #8
 80076fe:	2d0c      	cmp	r5, #12
 8007700:	bf38      	it	cc
 8007702:	250c      	movcc	r5, #12
 8007704:	2d00      	cmp	r5, #0
 8007706:	4606      	mov	r6, r0
 8007708:	db01      	blt.n	800770e <_malloc_r+0x1a>
 800770a:	42a9      	cmp	r1, r5
 800770c:	d903      	bls.n	8007716 <_malloc_r+0x22>
 800770e:	230c      	movs	r3, #12
 8007710:	6033      	str	r3, [r6, #0]
 8007712:	2000      	movs	r0, #0
 8007714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007716:	f000 fddf 	bl	80082d8 <__malloc_lock>
 800771a:	4921      	ldr	r1, [pc, #132]	; (80077a0 <_malloc_r+0xac>)
 800771c:	680a      	ldr	r2, [r1, #0]
 800771e:	4614      	mov	r4, r2
 8007720:	b99c      	cbnz	r4, 800774a <_malloc_r+0x56>
 8007722:	4f20      	ldr	r7, [pc, #128]	; (80077a4 <_malloc_r+0xb0>)
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	b923      	cbnz	r3, 8007732 <_malloc_r+0x3e>
 8007728:	4621      	mov	r1, r4
 800772a:	4630      	mov	r0, r6
 800772c:	f000 fafc 	bl	8007d28 <_sbrk_r>
 8007730:	6038      	str	r0, [r7, #0]
 8007732:	4629      	mov	r1, r5
 8007734:	4630      	mov	r0, r6
 8007736:	f000 faf7 	bl	8007d28 <_sbrk_r>
 800773a:	1c43      	adds	r3, r0, #1
 800773c:	d123      	bne.n	8007786 <_malloc_r+0x92>
 800773e:	230c      	movs	r3, #12
 8007740:	6033      	str	r3, [r6, #0]
 8007742:	4630      	mov	r0, r6
 8007744:	f000 fdce 	bl	80082e4 <__malloc_unlock>
 8007748:	e7e3      	b.n	8007712 <_malloc_r+0x1e>
 800774a:	6823      	ldr	r3, [r4, #0]
 800774c:	1b5b      	subs	r3, r3, r5
 800774e:	d417      	bmi.n	8007780 <_malloc_r+0x8c>
 8007750:	2b0b      	cmp	r3, #11
 8007752:	d903      	bls.n	800775c <_malloc_r+0x68>
 8007754:	6023      	str	r3, [r4, #0]
 8007756:	441c      	add	r4, r3
 8007758:	6025      	str	r5, [r4, #0]
 800775a:	e004      	b.n	8007766 <_malloc_r+0x72>
 800775c:	6863      	ldr	r3, [r4, #4]
 800775e:	42a2      	cmp	r2, r4
 8007760:	bf0c      	ite	eq
 8007762:	600b      	streq	r3, [r1, #0]
 8007764:	6053      	strne	r3, [r2, #4]
 8007766:	4630      	mov	r0, r6
 8007768:	f000 fdbc 	bl	80082e4 <__malloc_unlock>
 800776c:	f104 000b 	add.w	r0, r4, #11
 8007770:	1d23      	adds	r3, r4, #4
 8007772:	f020 0007 	bic.w	r0, r0, #7
 8007776:	1ac2      	subs	r2, r0, r3
 8007778:	d0cc      	beq.n	8007714 <_malloc_r+0x20>
 800777a:	1a1b      	subs	r3, r3, r0
 800777c:	50a3      	str	r3, [r4, r2]
 800777e:	e7c9      	b.n	8007714 <_malloc_r+0x20>
 8007780:	4622      	mov	r2, r4
 8007782:	6864      	ldr	r4, [r4, #4]
 8007784:	e7cc      	b.n	8007720 <_malloc_r+0x2c>
 8007786:	1cc4      	adds	r4, r0, #3
 8007788:	f024 0403 	bic.w	r4, r4, #3
 800778c:	42a0      	cmp	r0, r4
 800778e:	d0e3      	beq.n	8007758 <_malloc_r+0x64>
 8007790:	1a21      	subs	r1, r4, r0
 8007792:	4630      	mov	r0, r6
 8007794:	f000 fac8 	bl	8007d28 <_sbrk_r>
 8007798:	3001      	adds	r0, #1
 800779a:	d1dd      	bne.n	8007758 <_malloc_r+0x64>
 800779c:	e7cf      	b.n	800773e <_malloc_r+0x4a>
 800779e:	bf00      	nop
 80077a0:	2000020c 	.word	0x2000020c
 80077a4:	20000210 	.word	0x20000210

080077a8 <__ssputs_r>:
 80077a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077ac:	688e      	ldr	r6, [r1, #8]
 80077ae:	429e      	cmp	r6, r3
 80077b0:	4682      	mov	sl, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	4690      	mov	r8, r2
 80077b6:	461f      	mov	r7, r3
 80077b8:	d838      	bhi.n	800782c <__ssputs_r+0x84>
 80077ba:	898a      	ldrh	r2, [r1, #12]
 80077bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077c0:	d032      	beq.n	8007828 <__ssputs_r+0x80>
 80077c2:	6825      	ldr	r5, [r4, #0]
 80077c4:	6909      	ldr	r1, [r1, #16]
 80077c6:	eba5 0901 	sub.w	r9, r5, r1
 80077ca:	6965      	ldr	r5, [r4, #20]
 80077cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077d4:	3301      	adds	r3, #1
 80077d6:	444b      	add	r3, r9
 80077d8:	106d      	asrs	r5, r5, #1
 80077da:	429d      	cmp	r5, r3
 80077dc:	bf38      	it	cc
 80077de:	461d      	movcc	r5, r3
 80077e0:	0553      	lsls	r3, r2, #21
 80077e2:	d531      	bpl.n	8007848 <__ssputs_r+0xa0>
 80077e4:	4629      	mov	r1, r5
 80077e6:	f7ff ff85 	bl	80076f4 <_malloc_r>
 80077ea:	4606      	mov	r6, r0
 80077ec:	b950      	cbnz	r0, 8007804 <__ssputs_r+0x5c>
 80077ee:	230c      	movs	r3, #12
 80077f0:	f8ca 3000 	str.w	r3, [sl]
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077fa:	81a3      	strh	r3, [r4, #12]
 80077fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007804:	6921      	ldr	r1, [r4, #16]
 8007806:	464a      	mov	r2, r9
 8007808:	f7ff fa4a 	bl	8006ca0 <memcpy>
 800780c:	89a3      	ldrh	r3, [r4, #12]
 800780e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007816:	81a3      	strh	r3, [r4, #12]
 8007818:	6126      	str	r6, [r4, #16]
 800781a:	6165      	str	r5, [r4, #20]
 800781c:	444e      	add	r6, r9
 800781e:	eba5 0509 	sub.w	r5, r5, r9
 8007822:	6026      	str	r6, [r4, #0]
 8007824:	60a5      	str	r5, [r4, #8]
 8007826:	463e      	mov	r6, r7
 8007828:	42be      	cmp	r6, r7
 800782a:	d900      	bls.n	800782e <__ssputs_r+0x86>
 800782c:	463e      	mov	r6, r7
 800782e:	4632      	mov	r2, r6
 8007830:	6820      	ldr	r0, [r4, #0]
 8007832:	4641      	mov	r1, r8
 8007834:	f000 fd36 	bl	80082a4 <memmove>
 8007838:	68a3      	ldr	r3, [r4, #8]
 800783a:	6822      	ldr	r2, [r4, #0]
 800783c:	1b9b      	subs	r3, r3, r6
 800783e:	4432      	add	r2, r6
 8007840:	60a3      	str	r3, [r4, #8]
 8007842:	6022      	str	r2, [r4, #0]
 8007844:	2000      	movs	r0, #0
 8007846:	e7db      	b.n	8007800 <__ssputs_r+0x58>
 8007848:	462a      	mov	r2, r5
 800784a:	f000 fd51 	bl	80082f0 <_realloc_r>
 800784e:	4606      	mov	r6, r0
 8007850:	2800      	cmp	r0, #0
 8007852:	d1e1      	bne.n	8007818 <__ssputs_r+0x70>
 8007854:	6921      	ldr	r1, [r4, #16]
 8007856:	4650      	mov	r0, sl
 8007858:	f7ff fefc 	bl	8007654 <_free_r>
 800785c:	e7c7      	b.n	80077ee <__ssputs_r+0x46>
	...

08007860 <_svfiprintf_r>:
 8007860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007864:	4698      	mov	r8, r3
 8007866:	898b      	ldrh	r3, [r1, #12]
 8007868:	061b      	lsls	r3, r3, #24
 800786a:	b09d      	sub	sp, #116	; 0x74
 800786c:	4607      	mov	r7, r0
 800786e:	460d      	mov	r5, r1
 8007870:	4614      	mov	r4, r2
 8007872:	d50e      	bpl.n	8007892 <_svfiprintf_r+0x32>
 8007874:	690b      	ldr	r3, [r1, #16]
 8007876:	b963      	cbnz	r3, 8007892 <_svfiprintf_r+0x32>
 8007878:	2140      	movs	r1, #64	; 0x40
 800787a:	f7ff ff3b 	bl	80076f4 <_malloc_r>
 800787e:	6028      	str	r0, [r5, #0]
 8007880:	6128      	str	r0, [r5, #16]
 8007882:	b920      	cbnz	r0, 800788e <_svfiprintf_r+0x2e>
 8007884:	230c      	movs	r3, #12
 8007886:	603b      	str	r3, [r7, #0]
 8007888:	f04f 30ff 	mov.w	r0, #4294967295
 800788c:	e0d1      	b.n	8007a32 <_svfiprintf_r+0x1d2>
 800788e:	2340      	movs	r3, #64	; 0x40
 8007890:	616b      	str	r3, [r5, #20]
 8007892:	2300      	movs	r3, #0
 8007894:	9309      	str	r3, [sp, #36]	; 0x24
 8007896:	2320      	movs	r3, #32
 8007898:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800789c:	f8cd 800c 	str.w	r8, [sp, #12]
 80078a0:	2330      	movs	r3, #48	; 0x30
 80078a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a4c <_svfiprintf_r+0x1ec>
 80078a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078aa:	f04f 0901 	mov.w	r9, #1
 80078ae:	4623      	mov	r3, r4
 80078b0:	469a      	mov	sl, r3
 80078b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078b6:	b10a      	cbz	r2, 80078bc <_svfiprintf_r+0x5c>
 80078b8:	2a25      	cmp	r2, #37	; 0x25
 80078ba:	d1f9      	bne.n	80078b0 <_svfiprintf_r+0x50>
 80078bc:	ebba 0b04 	subs.w	fp, sl, r4
 80078c0:	d00b      	beq.n	80078da <_svfiprintf_r+0x7a>
 80078c2:	465b      	mov	r3, fp
 80078c4:	4622      	mov	r2, r4
 80078c6:	4629      	mov	r1, r5
 80078c8:	4638      	mov	r0, r7
 80078ca:	f7ff ff6d 	bl	80077a8 <__ssputs_r>
 80078ce:	3001      	adds	r0, #1
 80078d0:	f000 80aa 	beq.w	8007a28 <_svfiprintf_r+0x1c8>
 80078d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078d6:	445a      	add	r2, fp
 80078d8:	9209      	str	r2, [sp, #36]	; 0x24
 80078da:	f89a 3000 	ldrb.w	r3, [sl]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 80a2 	beq.w	8007a28 <_svfiprintf_r+0x1c8>
 80078e4:	2300      	movs	r3, #0
 80078e6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078ee:	f10a 0a01 	add.w	sl, sl, #1
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	9307      	str	r3, [sp, #28]
 80078f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078fa:	931a      	str	r3, [sp, #104]	; 0x68
 80078fc:	4654      	mov	r4, sl
 80078fe:	2205      	movs	r2, #5
 8007900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007904:	4851      	ldr	r0, [pc, #324]	; (8007a4c <_svfiprintf_r+0x1ec>)
 8007906:	f7f8 fca3 	bl	8000250 <memchr>
 800790a:	9a04      	ldr	r2, [sp, #16]
 800790c:	b9d8      	cbnz	r0, 8007946 <_svfiprintf_r+0xe6>
 800790e:	06d0      	lsls	r0, r2, #27
 8007910:	bf44      	itt	mi
 8007912:	2320      	movmi	r3, #32
 8007914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007918:	0711      	lsls	r1, r2, #28
 800791a:	bf44      	itt	mi
 800791c:	232b      	movmi	r3, #43	; 0x2b
 800791e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007922:	f89a 3000 	ldrb.w	r3, [sl]
 8007926:	2b2a      	cmp	r3, #42	; 0x2a
 8007928:	d015      	beq.n	8007956 <_svfiprintf_r+0xf6>
 800792a:	9a07      	ldr	r2, [sp, #28]
 800792c:	4654      	mov	r4, sl
 800792e:	2000      	movs	r0, #0
 8007930:	f04f 0c0a 	mov.w	ip, #10
 8007934:	4621      	mov	r1, r4
 8007936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800793a:	3b30      	subs	r3, #48	; 0x30
 800793c:	2b09      	cmp	r3, #9
 800793e:	d94e      	bls.n	80079de <_svfiprintf_r+0x17e>
 8007940:	b1b0      	cbz	r0, 8007970 <_svfiprintf_r+0x110>
 8007942:	9207      	str	r2, [sp, #28]
 8007944:	e014      	b.n	8007970 <_svfiprintf_r+0x110>
 8007946:	eba0 0308 	sub.w	r3, r0, r8
 800794a:	fa09 f303 	lsl.w	r3, r9, r3
 800794e:	4313      	orrs	r3, r2
 8007950:	9304      	str	r3, [sp, #16]
 8007952:	46a2      	mov	sl, r4
 8007954:	e7d2      	b.n	80078fc <_svfiprintf_r+0x9c>
 8007956:	9b03      	ldr	r3, [sp, #12]
 8007958:	1d19      	adds	r1, r3, #4
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	9103      	str	r1, [sp, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	bfbb      	ittet	lt
 8007962:	425b      	neglt	r3, r3
 8007964:	f042 0202 	orrlt.w	r2, r2, #2
 8007968:	9307      	strge	r3, [sp, #28]
 800796a:	9307      	strlt	r3, [sp, #28]
 800796c:	bfb8      	it	lt
 800796e:	9204      	strlt	r2, [sp, #16]
 8007970:	7823      	ldrb	r3, [r4, #0]
 8007972:	2b2e      	cmp	r3, #46	; 0x2e
 8007974:	d10c      	bne.n	8007990 <_svfiprintf_r+0x130>
 8007976:	7863      	ldrb	r3, [r4, #1]
 8007978:	2b2a      	cmp	r3, #42	; 0x2a
 800797a:	d135      	bne.n	80079e8 <_svfiprintf_r+0x188>
 800797c:	9b03      	ldr	r3, [sp, #12]
 800797e:	1d1a      	adds	r2, r3, #4
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	9203      	str	r2, [sp, #12]
 8007984:	2b00      	cmp	r3, #0
 8007986:	bfb8      	it	lt
 8007988:	f04f 33ff 	movlt.w	r3, #4294967295
 800798c:	3402      	adds	r4, #2
 800798e:	9305      	str	r3, [sp, #20]
 8007990:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a5c <_svfiprintf_r+0x1fc>
 8007994:	7821      	ldrb	r1, [r4, #0]
 8007996:	2203      	movs	r2, #3
 8007998:	4650      	mov	r0, sl
 800799a:	f7f8 fc59 	bl	8000250 <memchr>
 800799e:	b140      	cbz	r0, 80079b2 <_svfiprintf_r+0x152>
 80079a0:	2340      	movs	r3, #64	; 0x40
 80079a2:	eba0 000a 	sub.w	r0, r0, sl
 80079a6:	fa03 f000 	lsl.w	r0, r3, r0
 80079aa:	9b04      	ldr	r3, [sp, #16]
 80079ac:	4303      	orrs	r3, r0
 80079ae:	3401      	adds	r4, #1
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b6:	4826      	ldr	r0, [pc, #152]	; (8007a50 <_svfiprintf_r+0x1f0>)
 80079b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079bc:	2206      	movs	r2, #6
 80079be:	f7f8 fc47 	bl	8000250 <memchr>
 80079c2:	2800      	cmp	r0, #0
 80079c4:	d038      	beq.n	8007a38 <_svfiprintf_r+0x1d8>
 80079c6:	4b23      	ldr	r3, [pc, #140]	; (8007a54 <_svfiprintf_r+0x1f4>)
 80079c8:	bb1b      	cbnz	r3, 8007a12 <_svfiprintf_r+0x1b2>
 80079ca:	9b03      	ldr	r3, [sp, #12]
 80079cc:	3307      	adds	r3, #7
 80079ce:	f023 0307 	bic.w	r3, r3, #7
 80079d2:	3308      	adds	r3, #8
 80079d4:	9303      	str	r3, [sp, #12]
 80079d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d8:	4433      	add	r3, r6
 80079da:	9309      	str	r3, [sp, #36]	; 0x24
 80079dc:	e767      	b.n	80078ae <_svfiprintf_r+0x4e>
 80079de:	fb0c 3202 	mla	r2, ip, r2, r3
 80079e2:	460c      	mov	r4, r1
 80079e4:	2001      	movs	r0, #1
 80079e6:	e7a5      	b.n	8007934 <_svfiprintf_r+0xd4>
 80079e8:	2300      	movs	r3, #0
 80079ea:	3401      	adds	r4, #1
 80079ec:	9305      	str	r3, [sp, #20]
 80079ee:	4619      	mov	r1, r3
 80079f0:	f04f 0c0a 	mov.w	ip, #10
 80079f4:	4620      	mov	r0, r4
 80079f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079fa:	3a30      	subs	r2, #48	; 0x30
 80079fc:	2a09      	cmp	r2, #9
 80079fe:	d903      	bls.n	8007a08 <_svfiprintf_r+0x1a8>
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d0c5      	beq.n	8007990 <_svfiprintf_r+0x130>
 8007a04:	9105      	str	r1, [sp, #20]
 8007a06:	e7c3      	b.n	8007990 <_svfiprintf_r+0x130>
 8007a08:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a0c:	4604      	mov	r4, r0
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e7f0      	b.n	80079f4 <_svfiprintf_r+0x194>
 8007a12:	ab03      	add	r3, sp, #12
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	462a      	mov	r2, r5
 8007a18:	4b0f      	ldr	r3, [pc, #60]	; (8007a58 <_svfiprintf_r+0x1f8>)
 8007a1a:	a904      	add	r1, sp, #16
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f7fc fa37 	bl	8003e90 <_printf_float>
 8007a22:	1c42      	adds	r2, r0, #1
 8007a24:	4606      	mov	r6, r0
 8007a26:	d1d6      	bne.n	80079d6 <_svfiprintf_r+0x176>
 8007a28:	89ab      	ldrh	r3, [r5, #12]
 8007a2a:	065b      	lsls	r3, r3, #25
 8007a2c:	f53f af2c 	bmi.w	8007888 <_svfiprintf_r+0x28>
 8007a30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a32:	b01d      	add	sp, #116	; 0x74
 8007a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a38:	ab03      	add	r3, sp, #12
 8007a3a:	9300      	str	r3, [sp, #0]
 8007a3c:	462a      	mov	r2, r5
 8007a3e:	4b06      	ldr	r3, [pc, #24]	; (8007a58 <_svfiprintf_r+0x1f8>)
 8007a40:	a904      	add	r1, sp, #16
 8007a42:	4638      	mov	r0, r7
 8007a44:	f7fc fcb0 	bl	80043a8 <_printf_i>
 8007a48:	e7eb      	b.n	8007a22 <_svfiprintf_r+0x1c2>
 8007a4a:	bf00      	nop
 8007a4c:	080088fc 	.word	0x080088fc
 8007a50:	08008906 	.word	0x08008906
 8007a54:	08003e91 	.word	0x08003e91
 8007a58:	080077a9 	.word	0x080077a9
 8007a5c:	08008902 	.word	0x08008902

08007a60 <__sfputc_r>:
 8007a60:	6893      	ldr	r3, [r2, #8]
 8007a62:	3b01      	subs	r3, #1
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	b410      	push	{r4}
 8007a68:	6093      	str	r3, [r2, #8]
 8007a6a:	da08      	bge.n	8007a7e <__sfputc_r+0x1e>
 8007a6c:	6994      	ldr	r4, [r2, #24]
 8007a6e:	42a3      	cmp	r3, r4
 8007a70:	db01      	blt.n	8007a76 <__sfputc_r+0x16>
 8007a72:	290a      	cmp	r1, #10
 8007a74:	d103      	bne.n	8007a7e <__sfputc_r+0x1e>
 8007a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a7a:	f000 b9bb 	b.w	8007df4 <__swbuf_r>
 8007a7e:	6813      	ldr	r3, [r2, #0]
 8007a80:	1c58      	adds	r0, r3, #1
 8007a82:	6010      	str	r0, [r2, #0]
 8007a84:	7019      	strb	r1, [r3, #0]
 8007a86:	4608      	mov	r0, r1
 8007a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <__sfputs_r>:
 8007a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a90:	4606      	mov	r6, r0
 8007a92:	460f      	mov	r7, r1
 8007a94:	4614      	mov	r4, r2
 8007a96:	18d5      	adds	r5, r2, r3
 8007a98:	42ac      	cmp	r4, r5
 8007a9a:	d101      	bne.n	8007aa0 <__sfputs_r+0x12>
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	e007      	b.n	8007ab0 <__sfputs_r+0x22>
 8007aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa4:	463a      	mov	r2, r7
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f7ff ffda 	bl	8007a60 <__sfputc_r>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d1f3      	bne.n	8007a98 <__sfputs_r+0xa>
 8007ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ab4 <_vfiprintf_r>:
 8007ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab8:	460d      	mov	r5, r1
 8007aba:	b09d      	sub	sp, #116	; 0x74
 8007abc:	4614      	mov	r4, r2
 8007abe:	4698      	mov	r8, r3
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	b118      	cbz	r0, 8007acc <_vfiprintf_r+0x18>
 8007ac4:	6983      	ldr	r3, [r0, #24]
 8007ac6:	b90b      	cbnz	r3, 8007acc <_vfiprintf_r+0x18>
 8007ac8:	f7fe fcbc 	bl	8006444 <__sinit>
 8007acc:	4b89      	ldr	r3, [pc, #548]	; (8007cf4 <_vfiprintf_r+0x240>)
 8007ace:	429d      	cmp	r5, r3
 8007ad0:	d11b      	bne.n	8007b0a <_vfiprintf_r+0x56>
 8007ad2:	6875      	ldr	r5, [r6, #4]
 8007ad4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ad6:	07d9      	lsls	r1, r3, #31
 8007ad8:	d405      	bmi.n	8007ae6 <_vfiprintf_r+0x32>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	059a      	lsls	r2, r3, #22
 8007ade:	d402      	bmi.n	8007ae6 <_vfiprintf_r+0x32>
 8007ae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ae2:	f7ff f8c0 	bl	8006c66 <__retarget_lock_acquire_recursive>
 8007ae6:	89ab      	ldrh	r3, [r5, #12]
 8007ae8:	071b      	lsls	r3, r3, #28
 8007aea:	d501      	bpl.n	8007af0 <_vfiprintf_r+0x3c>
 8007aec:	692b      	ldr	r3, [r5, #16]
 8007aee:	b9eb      	cbnz	r3, 8007b2c <_vfiprintf_r+0x78>
 8007af0:	4629      	mov	r1, r5
 8007af2:	4630      	mov	r0, r6
 8007af4:	f000 f9f0 	bl	8007ed8 <__swsetup_r>
 8007af8:	b1c0      	cbz	r0, 8007b2c <_vfiprintf_r+0x78>
 8007afa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007afc:	07dc      	lsls	r4, r3, #31
 8007afe:	d50e      	bpl.n	8007b1e <_vfiprintf_r+0x6a>
 8007b00:	f04f 30ff 	mov.w	r0, #4294967295
 8007b04:	b01d      	add	sp, #116	; 0x74
 8007b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0a:	4b7b      	ldr	r3, [pc, #492]	; (8007cf8 <_vfiprintf_r+0x244>)
 8007b0c:	429d      	cmp	r5, r3
 8007b0e:	d101      	bne.n	8007b14 <_vfiprintf_r+0x60>
 8007b10:	68b5      	ldr	r5, [r6, #8]
 8007b12:	e7df      	b.n	8007ad4 <_vfiprintf_r+0x20>
 8007b14:	4b79      	ldr	r3, [pc, #484]	; (8007cfc <_vfiprintf_r+0x248>)
 8007b16:	429d      	cmp	r5, r3
 8007b18:	bf08      	it	eq
 8007b1a:	68f5      	ldreq	r5, [r6, #12]
 8007b1c:	e7da      	b.n	8007ad4 <_vfiprintf_r+0x20>
 8007b1e:	89ab      	ldrh	r3, [r5, #12]
 8007b20:	0598      	lsls	r0, r3, #22
 8007b22:	d4ed      	bmi.n	8007b00 <_vfiprintf_r+0x4c>
 8007b24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b26:	f7ff f89f 	bl	8006c68 <__retarget_lock_release_recursive>
 8007b2a:	e7e9      	b.n	8007b00 <_vfiprintf_r+0x4c>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b30:	2320      	movs	r3, #32
 8007b32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b3a:	2330      	movs	r3, #48	; 0x30
 8007b3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007d00 <_vfiprintf_r+0x24c>
 8007b40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b44:	f04f 0901 	mov.w	r9, #1
 8007b48:	4623      	mov	r3, r4
 8007b4a:	469a      	mov	sl, r3
 8007b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b50:	b10a      	cbz	r2, 8007b56 <_vfiprintf_r+0xa2>
 8007b52:	2a25      	cmp	r2, #37	; 0x25
 8007b54:	d1f9      	bne.n	8007b4a <_vfiprintf_r+0x96>
 8007b56:	ebba 0b04 	subs.w	fp, sl, r4
 8007b5a:	d00b      	beq.n	8007b74 <_vfiprintf_r+0xc0>
 8007b5c:	465b      	mov	r3, fp
 8007b5e:	4622      	mov	r2, r4
 8007b60:	4629      	mov	r1, r5
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ff93 	bl	8007a8e <__sfputs_r>
 8007b68:	3001      	adds	r0, #1
 8007b6a:	f000 80aa 	beq.w	8007cc2 <_vfiprintf_r+0x20e>
 8007b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b70:	445a      	add	r2, fp
 8007b72:	9209      	str	r2, [sp, #36]	; 0x24
 8007b74:	f89a 3000 	ldrb.w	r3, [sl]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 80a2 	beq.w	8007cc2 <_vfiprintf_r+0x20e>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f04f 32ff 	mov.w	r2, #4294967295
 8007b84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b88:	f10a 0a01 	add.w	sl, sl, #1
 8007b8c:	9304      	str	r3, [sp, #16]
 8007b8e:	9307      	str	r3, [sp, #28]
 8007b90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b94:	931a      	str	r3, [sp, #104]	; 0x68
 8007b96:	4654      	mov	r4, sl
 8007b98:	2205      	movs	r2, #5
 8007b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b9e:	4858      	ldr	r0, [pc, #352]	; (8007d00 <_vfiprintf_r+0x24c>)
 8007ba0:	f7f8 fb56 	bl	8000250 <memchr>
 8007ba4:	9a04      	ldr	r2, [sp, #16]
 8007ba6:	b9d8      	cbnz	r0, 8007be0 <_vfiprintf_r+0x12c>
 8007ba8:	06d1      	lsls	r1, r2, #27
 8007baa:	bf44      	itt	mi
 8007bac:	2320      	movmi	r3, #32
 8007bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bb2:	0713      	lsls	r3, r2, #28
 8007bb4:	bf44      	itt	mi
 8007bb6:	232b      	movmi	r3, #43	; 0x2b
 8007bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007bc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007bc2:	d015      	beq.n	8007bf0 <_vfiprintf_r+0x13c>
 8007bc4:	9a07      	ldr	r2, [sp, #28]
 8007bc6:	4654      	mov	r4, sl
 8007bc8:	2000      	movs	r0, #0
 8007bca:	f04f 0c0a 	mov.w	ip, #10
 8007bce:	4621      	mov	r1, r4
 8007bd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bd4:	3b30      	subs	r3, #48	; 0x30
 8007bd6:	2b09      	cmp	r3, #9
 8007bd8:	d94e      	bls.n	8007c78 <_vfiprintf_r+0x1c4>
 8007bda:	b1b0      	cbz	r0, 8007c0a <_vfiprintf_r+0x156>
 8007bdc:	9207      	str	r2, [sp, #28]
 8007bde:	e014      	b.n	8007c0a <_vfiprintf_r+0x156>
 8007be0:	eba0 0308 	sub.w	r3, r0, r8
 8007be4:	fa09 f303 	lsl.w	r3, r9, r3
 8007be8:	4313      	orrs	r3, r2
 8007bea:	9304      	str	r3, [sp, #16]
 8007bec:	46a2      	mov	sl, r4
 8007bee:	e7d2      	b.n	8007b96 <_vfiprintf_r+0xe2>
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	1d19      	adds	r1, r3, #4
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	9103      	str	r1, [sp, #12]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	bfbb      	ittet	lt
 8007bfc:	425b      	neglt	r3, r3
 8007bfe:	f042 0202 	orrlt.w	r2, r2, #2
 8007c02:	9307      	strge	r3, [sp, #28]
 8007c04:	9307      	strlt	r3, [sp, #28]
 8007c06:	bfb8      	it	lt
 8007c08:	9204      	strlt	r2, [sp, #16]
 8007c0a:	7823      	ldrb	r3, [r4, #0]
 8007c0c:	2b2e      	cmp	r3, #46	; 0x2e
 8007c0e:	d10c      	bne.n	8007c2a <_vfiprintf_r+0x176>
 8007c10:	7863      	ldrb	r3, [r4, #1]
 8007c12:	2b2a      	cmp	r3, #42	; 0x2a
 8007c14:	d135      	bne.n	8007c82 <_vfiprintf_r+0x1ce>
 8007c16:	9b03      	ldr	r3, [sp, #12]
 8007c18:	1d1a      	adds	r2, r3, #4
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	9203      	str	r2, [sp, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	bfb8      	it	lt
 8007c22:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c26:	3402      	adds	r4, #2
 8007c28:	9305      	str	r3, [sp, #20]
 8007c2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007d10 <_vfiprintf_r+0x25c>
 8007c2e:	7821      	ldrb	r1, [r4, #0]
 8007c30:	2203      	movs	r2, #3
 8007c32:	4650      	mov	r0, sl
 8007c34:	f7f8 fb0c 	bl	8000250 <memchr>
 8007c38:	b140      	cbz	r0, 8007c4c <_vfiprintf_r+0x198>
 8007c3a:	2340      	movs	r3, #64	; 0x40
 8007c3c:	eba0 000a 	sub.w	r0, r0, sl
 8007c40:	fa03 f000 	lsl.w	r0, r3, r0
 8007c44:	9b04      	ldr	r3, [sp, #16]
 8007c46:	4303      	orrs	r3, r0
 8007c48:	3401      	adds	r4, #1
 8007c4a:	9304      	str	r3, [sp, #16]
 8007c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c50:	482c      	ldr	r0, [pc, #176]	; (8007d04 <_vfiprintf_r+0x250>)
 8007c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c56:	2206      	movs	r2, #6
 8007c58:	f7f8 fafa 	bl	8000250 <memchr>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d03f      	beq.n	8007ce0 <_vfiprintf_r+0x22c>
 8007c60:	4b29      	ldr	r3, [pc, #164]	; (8007d08 <_vfiprintf_r+0x254>)
 8007c62:	bb1b      	cbnz	r3, 8007cac <_vfiprintf_r+0x1f8>
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	3307      	adds	r3, #7
 8007c68:	f023 0307 	bic.w	r3, r3, #7
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	9303      	str	r3, [sp, #12]
 8007c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c72:	443b      	add	r3, r7
 8007c74:	9309      	str	r3, [sp, #36]	; 0x24
 8007c76:	e767      	b.n	8007b48 <_vfiprintf_r+0x94>
 8007c78:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	2001      	movs	r0, #1
 8007c80:	e7a5      	b.n	8007bce <_vfiprintf_r+0x11a>
 8007c82:	2300      	movs	r3, #0
 8007c84:	3401      	adds	r4, #1
 8007c86:	9305      	str	r3, [sp, #20]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	f04f 0c0a 	mov.w	ip, #10
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c94:	3a30      	subs	r2, #48	; 0x30
 8007c96:	2a09      	cmp	r2, #9
 8007c98:	d903      	bls.n	8007ca2 <_vfiprintf_r+0x1ee>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0c5      	beq.n	8007c2a <_vfiprintf_r+0x176>
 8007c9e:	9105      	str	r1, [sp, #20]
 8007ca0:	e7c3      	b.n	8007c2a <_vfiprintf_r+0x176>
 8007ca2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e7f0      	b.n	8007c8e <_vfiprintf_r+0x1da>
 8007cac:	ab03      	add	r3, sp, #12
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	4b16      	ldr	r3, [pc, #88]	; (8007d0c <_vfiprintf_r+0x258>)
 8007cb4:	a904      	add	r1, sp, #16
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f7fc f8ea 	bl	8003e90 <_printf_float>
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	1c78      	adds	r0, r7, #1
 8007cc0:	d1d6      	bne.n	8007c70 <_vfiprintf_r+0x1bc>
 8007cc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc4:	07d9      	lsls	r1, r3, #31
 8007cc6:	d405      	bmi.n	8007cd4 <_vfiprintf_r+0x220>
 8007cc8:	89ab      	ldrh	r3, [r5, #12]
 8007cca:	059a      	lsls	r2, r3, #22
 8007ccc:	d402      	bmi.n	8007cd4 <_vfiprintf_r+0x220>
 8007cce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cd0:	f7fe ffca 	bl	8006c68 <__retarget_lock_release_recursive>
 8007cd4:	89ab      	ldrh	r3, [r5, #12]
 8007cd6:	065b      	lsls	r3, r3, #25
 8007cd8:	f53f af12 	bmi.w	8007b00 <_vfiprintf_r+0x4c>
 8007cdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cde:	e711      	b.n	8007b04 <_vfiprintf_r+0x50>
 8007ce0:	ab03      	add	r3, sp, #12
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	462a      	mov	r2, r5
 8007ce6:	4b09      	ldr	r3, [pc, #36]	; (8007d0c <_vfiprintf_r+0x258>)
 8007ce8:	a904      	add	r1, sp, #16
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7fc fb5c 	bl	80043a8 <_printf_i>
 8007cf0:	e7e4      	b.n	8007cbc <_vfiprintf_r+0x208>
 8007cf2:	bf00      	nop
 8007cf4:	080086e0 	.word	0x080086e0
 8007cf8:	08008700 	.word	0x08008700
 8007cfc:	080086c0 	.word	0x080086c0
 8007d00:	080088fc 	.word	0x080088fc
 8007d04:	08008906 	.word	0x08008906
 8007d08:	08003e91 	.word	0x08003e91
 8007d0c:	08007a8f 	.word	0x08007a8f
 8007d10:	08008902 	.word	0x08008902
 8007d14:	00000000 	.word	0x00000000

08007d18 <nan>:
 8007d18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007d20 <nan+0x8>
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	00000000 	.word	0x00000000
 8007d24:	7ff80000 	.word	0x7ff80000

08007d28 <_sbrk_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	4d06      	ldr	r5, [pc, #24]	; (8007d44 <_sbrk_r+0x1c>)
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	4604      	mov	r4, r0
 8007d30:	4608      	mov	r0, r1
 8007d32:	602b      	str	r3, [r5, #0]
 8007d34:	f7f9 f970 	bl	8001018 <_sbrk>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d102      	bne.n	8007d42 <_sbrk_r+0x1a>
 8007d3c:	682b      	ldr	r3, [r5, #0]
 8007d3e:	b103      	cbz	r3, 8007d42 <_sbrk_r+0x1a>
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	bd38      	pop	{r3, r4, r5, pc}
 8007d44:	20000308 	.word	0x20000308

08007d48 <__sread>:
 8007d48:	b510      	push	{r4, lr}
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d50:	f000 faf4 	bl	800833c <_read_r>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	bfab      	itete	ge
 8007d58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d5a:	89a3      	ldrhlt	r3, [r4, #12]
 8007d5c:	181b      	addge	r3, r3, r0
 8007d5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d62:	bfac      	ite	ge
 8007d64:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d66:	81a3      	strhlt	r3, [r4, #12]
 8007d68:	bd10      	pop	{r4, pc}

08007d6a <__swrite>:
 8007d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d6e:	461f      	mov	r7, r3
 8007d70:	898b      	ldrh	r3, [r1, #12]
 8007d72:	05db      	lsls	r3, r3, #23
 8007d74:	4605      	mov	r5, r0
 8007d76:	460c      	mov	r4, r1
 8007d78:	4616      	mov	r6, r2
 8007d7a:	d505      	bpl.n	8007d88 <__swrite+0x1e>
 8007d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d80:	2302      	movs	r3, #2
 8007d82:	2200      	movs	r2, #0
 8007d84:	f000 fa18 	bl	80081b8 <_lseek_r>
 8007d88:	89a3      	ldrh	r3, [r4, #12]
 8007d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d92:	81a3      	strh	r3, [r4, #12]
 8007d94:	4632      	mov	r2, r6
 8007d96:	463b      	mov	r3, r7
 8007d98:	4628      	mov	r0, r5
 8007d9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9e:	f000 b889 	b.w	8007eb4 <_write_r>

08007da2 <__sseek>:
 8007da2:	b510      	push	{r4, lr}
 8007da4:	460c      	mov	r4, r1
 8007da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007daa:	f000 fa05 	bl	80081b8 <_lseek_r>
 8007dae:	1c43      	adds	r3, r0, #1
 8007db0:	89a3      	ldrh	r3, [r4, #12]
 8007db2:	bf15      	itete	ne
 8007db4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007db6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007dba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007dbe:	81a3      	strheq	r3, [r4, #12]
 8007dc0:	bf18      	it	ne
 8007dc2:	81a3      	strhne	r3, [r4, #12]
 8007dc4:	bd10      	pop	{r4, pc}

08007dc6 <__sclose>:
 8007dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dca:	f000 b911 	b.w	8007ff0 <_close_r>

08007dce <strncmp>:
 8007dce:	b510      	push	{r4, lr}
 8007dd0:	b16a      	cbz	r2, 8007dee <strncmp+0x20>
 8007dd2:	3901      	subs	r1, #1
 8007dd4:	1884      	adds	r4, r0, r2
 8007dd6:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007dda:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d103      	bne.n	8007dea <strncmp+0x1c>
 8007de2:	42a0      	cmp	r0, r4
 8007de4:	d001      	beq.n	8007dea <strncmp+0x1c>
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1f5      	bne.n	8007dd6 <strncmp+0x8>
 8007dea:	1a98      	subs	r0, r3, r2
 8007dec:	bd10      	pop	{r4, pc}
 8007dee:	4610      	mov	r0, r2
 8007df0:	e7fc      	b.n	8007dec <strncmp+0x1e>
	...

08007df4 <__swbuf_r>:
 8007df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007df6:	460e      	mov	r6, r1
 8007df8:	4614      	mov	r4, r2
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	b118      	cbz	r0, 8007e06 <__swbuf_r+0x12>
 8007dfe:	6983      	ldr	r3, [r0, #24]
 8007e00:	b90b      	cbnz	r3, 8007e06 <__swbuf_r+0x12>
 8007e02:	f7fe fb1f 	bl	8006444 <__sinit>
 8007e06:	4b21      	ldr	r3, [pc, #132]	; (8007e8c <__swbuf_r+0x98>)
 8007e08:	429c      	cmp	r4, r3
 8007e0a:	d12b      	bne.n	8007e64 <__swbuf_r+0x70>
 8007e0c:	686c      	ldr	r4, [r5, #4]
 8007e0e:	69a3      	ldr	r3, [r4, #24]
 8007e10:	60a3      	str	r3, [r4, #8]
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	071a      	lsls	r2, r3, #28
 8007e16:	d52f      	bpl.n	8007e78 <__swbuf_r+0x84>
 8007e18:	6923      	ldr	r3, [r4, #16]
 8007e1a:	b36b      	cbz	r3, 8007e78 <__swbuf_r+0x84>
 8007e1c:	6923      	ldr	r3, [r4, #16]
 8007e1e:	6820      	ldr	r0, [r4, #0]
 8007e20:	1ac0      	subs	r0, r0, r3
 8007e22:	6963      	ldr	r3, [r4, #20]
 8007e24:	b2f6      	uxtb	r6, r6
 8007e26:	4283      	cmp	r3, r0
 8007e28:	4637      	mov	r7, r6
 8007e2a:	dc04      	bgt.n	8007e36 <__swbuf_r+0x42>
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	4628      	mov	r0, r5
 8007e30:	f000 f974 	bl	800811c <_fflush_r>
 8007e34:	bb30      	cbnz	r0, 8007e84 <__swbuf_r+0x90>
 8007e36:	68a3      	ldr	r3, [r4, #8]
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	60a3      	str	r3, [r4, #8]
 8007e3c:	6823      	ldr	r3, [r4, #0]
 8007e3e:	1c5a      	adds	r2, r3, #1
 8007e40:	6022      	str	r2, [r4, #0]
 8007e42:	701e      	strb	r6, [r3, #0]
 8007e44:	6963      	ldr	r3, [r4, #20]
 8007e46:	3001      	adds	r0, #1
 8007e48:	4283      	cmp	r3, r0
 8007e4a:	d004      	beq.n	8007e56 <__swbuf_r+0x62>
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	07db      	lsls	r3, r3, #31
 8007e50:	d506      	bpl.n	8007e60 <__swbuf_r+0x6c>
 8007e52:	2e0a      	cmp	r6, #10
 8007e54:	d104      	bne.n	8007e60 <__swbuf_r+0x6c>
 8007e56:	4621      	mov	r1, r4
 8007e58:	4628      	mov	r0, r5
 8007e5a:	f000 f95f 	bl	800811c <_fflush_r>
 8007e5e:	b988      	cbnz	r0, 8007e84 <__swbuf_r+0x90>
 8007e60:	4638      	mov	r0, r7
 8007e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e64:	4b0a      	ldr	r3, [pc, #40]	; (8007e90 <__swbuf_r+0x9c>)
 8007e66:	429c      	cmp	r4, r3
 8007e68:	d101      	bne.n	8007e6e <__swbuf_r+0x7a>
 8007e6a:	68ac      	ldr	r4, [r5, #8]
 8007e6c:	e7cf      	b.n	8007e0e <__swbuf_r+0x1a>
 8007e6e:	4b09      	ldr	r3, [pc, #36]	; (8007e94 <__swbuf_r+0xa0>)
 8007e70:	429c      	cmp	r4, r3
 8007e72:	bf08      	it	eq
 8007e74:	68ec      	ldreq	r4, [r5, #12]
 8007e76:	e7ca      	b.n	8007e0e <__swbuf_r+0x1a>
 8007e78:	4621      	mov	r1, r4
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	f000 f82c 	bl	8007ed8 <__swsetup_r>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d0cb      	beq.n	8007e1c <__swbuf_r+0x28>
 8007e84:	f04f 37ff 	mov.w	r7, #4294967295
 8007e88:	e7ea      	b.n	8007e60 <__swbuf_r+0x6c>
 8007e8a:	bf00      	nop
 8007e8c:	080086e0 	.word	0x080086e0
 8007e90:	08008700 	.word	0x08008700
 8007e94:	080086c0 	.word	0x080086c0

08007e98 <__ascii_wctomb>:
 8007e98:	b149      	cbz	r1, 8007eae <__ascii_wctomb+0x16>
 8007e9a:	2aff      	cmp	r2, #255	; 0xff
 8007e9c:	bf85      	ittet	hi
 8007e9e:	238a      	movhi	r3, #138	; 0x8a
 8007ea0:	6003      	strhi	r3, [r0, #0]
 8007ea2:	700a      	strbls	r2, [r1, #0]
 8007ea4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ea8:	bf98      	it	ls
 8007eaa:	2001      	movls	r0, #1
 8007eac:	4770      	bx	lr
 8007eae:	4608      	mov	r0, r1
 8007eb0:	4770      	bx	lr
	...

08007eb4 <_write_r>:
 8007eb4:	b538      	push	{r3, r4, r5, lr}
 8007eb6:	4d07      	ldr	r5, [pc, #28]	; (8007ed4 <_write_r+0x20>)
 8007eb8:	4604      	mov	r4, r0
 8007eba:	4608      	mov	r0, r1
 8007ebc:	4611      	mov	r1, r2
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	602a      	str	r2, [r5, #0]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	f7f9 f857 	bl	8000f76 <_write>
 8007ec8:	1c43      	adds	r3, r0, #1
 8007eca:	d102      	bne.n	8007ed2 <_write_r+0x1e>
 8007ecc:	682b      	ldr	r3, [r5, #0]
 8007ece:	b103      	cbz	r3, 8007ed2 <_write_r+0x1e>
 8007ed0:	6023      	str	r3, [r4, #0]
 8007ed2:	bd38      	pop	{r3, r4, r5, pc}
 8007ed4:	20000308 	.word	0x20000308

08007ed8 <__swsetup_r>:
 8007ed8:	4b32      	ldr	r3, [pc, #200]	; (8007fa4 <__swsetup_r+0xcc>)
 8007eda:	b570      	push	{r4, r5, r6, lr}
 8007edc:	681d      	ldr	r5, [r3, #0]
 8007ede:	4606      	mov	r6, r0
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	b125      	cbz	r5, 8007eee <__swsetup_r+0x16>
 8007ee4:	69ab      	ldr	r3, [r5, #24]
 8007ee6:	b913      	cbnz	r3, 8007eee <__swsetup_r+0x16>
 8007ee8:	4628      	mov	r0, r5
 8007eea:	f7fe faab 	bl	8006444 <__sinit>
 8007eee:	4b2e      	ldr	r3, [pc, #184]	; (8007fa8 <__swsetup_r+0xd0>)
 8007ef0:	429c      	cmp	r4, r3
 8007ef2:	d10f      	bne.n	8007f14 <__swsetup_r+0x3c>
 8007ef4:	686c      	ldr	r4, [r5, #4]
 8007ef6:	89a3      	ldrh	r3, [r4, #12]
 8007ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007efc:	0719      	lsls	r1, r3, #28
 8007efe:	d42c      	bmi.n	8007f5a <__swsetup_r+0x82>
 8007f00:	06dd      	lsls	r5, r3, #27
 8007f02:	d411      	bmi.n	8007f28 <__swsetup_r+0x50>
 8007f04:	2309      	movs	r3, #9
 8007f06:	6033      	str	r3, [r6, #0]
 8007f08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f0c:	81a3      	strh	r3, [r4, #12]
 8007f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f12:	e03e      	b.n	8007f92 <__swsetup_r+0xba>
 8007f14:	4b25      	ldr	r3, [pc, #148]	; (8007fac <__swsetup_r+0xd4>)
 8007f16:	429c      	cmp	r4, r3
 8007f18:	d101      	bne.n	8007f1e <__swsetup_r+0x46>
 8007f1a:	68ac      	ldr	r4, [r5, #8]
 8007f1c:	e7eb      	b.n	8007ef6 <__swsetup_r+0x1e>
 8007f1e:	4b24      	ldr	r3, [pc, #144]	; (8007fb0 <__swsetup_r+0xd8>)
 8007f20:	429c      	cmp	r4, r3
 8007f22:	bf08      	it	eq
 8007f24:	68ec      	ldreq	r4, [r5, #12]
 8007f26:	e7e6      	b.n	8007ef6 <__swsetup_r+0x1e>
 8007f28:	0758      	lsls	r0, r3, #29
 8007f2a:	d512      	bpl.n	8007f52 <__swsetup_r+0x7a>
 8007f2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f2e:	b141      	cbz	r1, 8007f42 <__swsetup_r+0x6a>
 8007f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f34:	4299      	cmp	r1, r3
 8007f36:	d002      	beq.n	8007f3e <__swsetup_r+0x66>
 8007f38:	4630      	mov	r0, r6
 8007f3a:	f7ff fb8b 	bl	8007654 <_free_r>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	6363      	str	r3, [r4, #52]	; 0x34
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f48:	81a3      	strh	r3, [r4, #12]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	6063      	str	r3, [r4, #4]
 8007f4e:	6923      	ldr	r3, [r4, #16]
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	f043 0308 	orr.w	r3, r3, #8
 8007f58:	81a3      	strh	r3, [r4, #12]
 8007f5a:	6923      	ldr	r3, [r4, #16]
 8007f5c:	b94b      	cbnz	r3, 8007f72 <__swsetup_r+0x9a>
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f68:	d003      	beq.n	8007f72 <__swsetup_r+0x9a>
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f000 f959 	bl	8008224 <__smakebuf_r>
 8007f72:	89a0      	ldrh	r0, [r4, #12]
 8007f74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f78:	f010 0301 	ands.w	r3, r0, #1
 8007f7c:	d00a      	beq.n	8007f94 <__swsetup_r+0xbc>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60a3      	str	r3, [r4, #8]
 8007f82:	6963      	ldr	r3, [r4, #20]
 8007f84:	425b      	negs	r3, r3
 8007f86:	61a3      	str	r3, [r4, #24]
 8007f88:	6923      	ldr	r3, [r4, #16]
 8007f8a:	b943      	cbnz	r3, 8007f9e <__swsetup_r+0xc6>
 8007f8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007f90:	d1ba      	bne.n	8007f08 <__swsetup_r+0x30>
 8007f92:	bd70      	pop	{r4, r5, r6, pc}
 8007f94:	0781      	lsls	r1, r0, #30
 8007f96:	bf58      	it	pl
 8007f98:	6963      	ldrpl	r3, [r4, #20]
 8007f9a:	60a3      	str	r3, [r4, #8]
 8007f9c:	e7f4      	b.n	8007f88 <__swsetup_r+0xb0>
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	e7f7      	b.n	8007f92 <__swsetup_r+0xba>
 8007fa2:	bf00      	nop
 8007fa4:	20000010 	.word	0x20000010
 8007fa8:	080086e0 	.word	0x080086e0
 8007fac:	08008700 	.word	0x08008700
 8007fb0:	080086c0 	.word	0x080086c0

08007fb4 <__assert_func>:
 8007fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fb6:	4614      	mov	r4, r2
 8007fb8:	461a      	mov	r2, r3
 8007fba:	4b09      	ldr	r3, [pc, #36]	; (8007fe0 <__assert_func+0x2c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	68d8      	ldr	r0, [r3, #12]
 8007fc2:	b14c      	cbz	r4, 8007fd8 <__assert_func+0x24>
 8007fc4:	4b07      	ldr	r3, [pc, #28]	; (8007fe4 <__assert_func+0x30>)
 8007fc6:	9100      	str	r1, [sp, #0]
 8007fc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fcc:	4906      	ldr	r1, [pc, #24]	; (8007fe8 <__assert_func+0x34>)
 8007fce:	462b      	mov	r3, r5
 8007fd0:	f000 f8e0 	bl	8008194 <fiprintf>
 8007fd4:	f000 f9c4 	bl	8008360 <abort>
 8007fd8:	4b04      	ldr	r3, [pc, #16]	; (8007fec <__assert_func+0x38>)
 8007fda:	461c      	mov	r4, r3
 8007fdc:	e7f3      	b.n	8007fc6 <__assert_func+0x12>
 8007fde:	bf00      	nop
 8007fe0:	20000010 	.word	0x20000010
 8007fe4:	0800890d 	.word	0x0800890d
 8007fe8:	0800891a 	.word	0x0800891a
 8007fec:	08008948 	.word	0x08008948

08007ff0 <_close_r>:
 8007ff0:	b538      	push	{r3, r4, r5, lr}
 8007ff2:	4d06      	ldr	r5, [pc, #24]	; (800800c <_close_r+0x1c>)
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	4608      	mov	r0, r1
 8007ffa:	602b      	str	r3, [r5, #0]
 8007ffc:	f7f8 ffd7 	bl	8000fae <_close>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d102      	bne.n	800800a <_close_r+0x1a>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b103      	cbz	r3, 800800a <_close_r+0x1a>
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	bd38      	pop	{r3, r4, r5, pc}
 800800c:	20000308 	.word	0x20000308

08008010 <__sflush_r>:
 8008010:	898a      	ldrh	r2, [r1, #12]
 8008012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008016:	4605      	mov	r5, r0
 8008018:	0710      	lsls	r0, r2, #28
 800801a:	460c      	mov	r4, r1
 800801c:	d458      	bmi.n	80080d0 <__sflush_r+0xc0>
 800801e:	684b      	ldr	r3, [r1, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	dc05      	bgt.n	8008030 <__sflush_r+0x20>
 8008024:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008026:	2b00      	cmp	r3, #0
 8008028:	dc02      	bgt.n	8008030 <__sflush_r+0x20>
 800802a:	2000      	movs	r0, #0
 800802c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008032:	2e00      	cmp	r6, #0
 8008034:	d0f9      	beq.n	800802a <__sflush_r+0x1a>
 8008036:	2300      	movs	r3, #0
 8008038:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800803c:	682f      	ldr	r7, [r5, #0]
 800803e:	602b      	str	r3, [r5, #0]
 8008040:	d032      	beq.n	80080a8 <__sflush_r+0x98>
 8008042:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008044:	89a3      	ldrh	r3, [r4, #12]
 8008046:	075a      	lsls	r2, r3, #29
 8008048:	d505      	bpl.n	8008056 <__sflush_r+0x46>
 800804a:	6863      	ldr	r3, [r4, #4]
 800804c:	1ac0      	subs	r0, r0, r3
 800804e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008050:	b10b      	cbz	r3, 8008056 <__sflush_r+0x46>
 8008052:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008054:	1ac0      	subs	r0, r0, r3
 8008056:	2300      	movs	r3, #0
 8008058:	4602      	mov	r2, r0
 800805a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800805c:	6a21      	ldr	r1, [r4, #32]
 800805e:	4628      	mov	r0, r5
 8008060:	47b0      	blx	r6
 8008062:	1c43      	adds	r3, r0, #1
 8008064:	89a3      	ldrh	r3, [r4, #12]
 8008066:	d106      	bne.n	8008076 <__sflush_r+0x66>
 8008068:	6829      	ldr	r1, [r5, #0]
 800806a:	291d      	cmp	r1, #29
 800806c:	d82c      	bhi.n	80080c8 <__sflush_r+0xb8>
 800806e:	4a2a      	ldr	r2, [pc, #168]	; (8008118 <__sflush_r+0x108>)
 8008070:	40ca      	lsrs	r2, r1
 8008072:	07d6      	lsls	r6, r2, #31
 8008074:	d528      	bpl.n	80080c8 <__sflush_r+0xb8>
 8008076:	2200      	movs	r2, #0
 8008078:	6062      	str	r2, [r4, #4]
 800807a:	04d9      	lsls	r1, r3, #19
 800807c:	6922      	ldr	r2, [r4, #16]
 800807e:	6022      	str	r2, [r4, #0]
 8008080:	d504      	bpl.n	800808c <__sflush_r+0x7c>
 8008082:	1c42      	adds	r2, r0, #1
 8008084:	d101      	bne.n	800808a <__sflush_r+0x7a>
 8008086:	682b      	ldr	r3, [r5, #0]
 8008088:	b903      	cbnz	r3, 800808c <__sflush_r+0x7c>
 800808a:	6560      	str	r0, [r4, #84]	; 0x54
 800808c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800808e:	602f      	str	r7, [r5, #0]
 8008090:	2900      	cmp	r1, #0
 8008092:	d0ca      	beq.n	800802a <__sflush_r+0x1a>
 8008094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008098:	4299      	cmp	r1, r3
 800809a:	d002      	beq.n	80080a2 <__sflush_r+0x92>
 800809c:	4628      	mov	r0, r5
 800809e:	f7ff fad9 	bl	8007654 <_free_r>
 80080a2:	2000      	movs	r0, #0
 80080a4:	6360      	str	r0, [r4, #52]	; 0x34
 80080a6:	e7c1      	b.n	800802c <__sflush_r+0x1c>
 80080a8:	6a21      	ldr	r1, [r4, #32]
 80080aa:	2301      	movs	r3, #1
 80080ac:	4628      	mov	r0, r5
 80080ae:	47b0      	blx	r6
 80080b0:	1c41      	adds	r1, r0, #1
 80080b2:	d1c7      	bne.n	8008044 <__sflush_r+0x34>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d0c4      	beq.n	8008044 <__sflush_r+0x34>
 80080ba:	2b1d      	cmp	r3, #29
 80080bc:	d001      	beq.n	80080c2 <__sflush_r+0xb2>
 80080be:	2b16      	cmp	r3, #22
 80080c0:	d101      	bne.n	80080c6 <__sflush_r+0xb6>
 80080c2:	602f      	str	r7, [r5, #0]
 80080c4:	e7b1      	b.n	800802a <__sflush_r+0x1a>
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080cc:	81a3      	strh	r3, [r4, #12]
 80080ce:	e7ad      	b.n	800802c <__sflush_r+0x1c>
 80080d0:	690f      	ldr	r7, [r1, #16]
 80080d2:	2f00      	cmp	r7, #0
 80080d4:	d0a9      	beq.n	800802a <__sflush_r+0x1a>
 80080d6:	0793      	lsls	r3, r2, #30
 80080d8:	680e      	ldr	r6, [r1, #0]
 80080da:	bf08      	it	eq
 80080dc:	694b      	ldreq	r3, [r1, #20]
 80080de:	600f      	str	r7, [r1, #0]
 80080e0:	bf18      	it	ne
 80080e2:	2300      	movne	r3, #0
 80080e4:	eba6 0807 	sub.w	r8, r6, r7
 80080e8:	608b      	str	r3, [r1, #8]
 80080ea:	f1b8 0f00 	cmp.w	r8, #0
 80080ee:	dd9c      	ble.n	800802a <__sflush_r+0x1a>
 80080f0:	6a21      	ldr	r1, [r4, #32]
 80080f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080f4:	4643      	mov	r3, r8
 80080f6:	463a      	mov	r2, r7
 80080f8:	4628      	mov	r0, r5
 80080fa:	47b0      	blx	r6
 80080fc:	2800      	cmp	r0, #0
 80080fe:	dc06      	bgt.n	800810e <__sflush_r+0xfe>
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	f04f 30ff 	mov.w	r0, #4294967295
 800810c:	e78e      	b.n	800802c <__sflush_r+0x1c>
 800810e:	4407      	add	r7, r0
 8008110:	eba8 0800 	sub.w	r8, r8, r0
 8008114:	e7e9      	b.n	80080ea <__sflush_r+0xda>
 8008116:	bf00      	nop
 8008118:	20400001 	.word	0x20400001

0800811c <_fflush_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	690b      	ldr	r3, [r1, #16]
 8008120:	4605      	mov	r5, r0
 8008122:	460c      	mov	r4, r1
 8008124:	b913      	cbnz	r3, 800812c <_fflush_r+0x10>
 8008126:	2500      	movs	r5, #0
 8008128:	4628      	mov	r0, r5
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	b118      	cbz	r0, 8008136 <_fflush_r+0x1a>
 800812e:	6983      	ldr	r3, [r0, #24]
 8008130:	b90b      	cbnz	r3, 8008136 <_fflush_r+0x1a>
 8008132:	f7fe f987 	bl	8006444 <__sinit>
 8008136:	4b14      	ldr	r3, [pc, #80]	; (8008188 <_fflush_r+0x6c>)
 8008138:	429c      	cmp	r4, r3
 800813a:	d11b      	bne.n	8008174 <_fflush_r+0x58>
 800813c:	686c      	ldr	r4, [r5, #4]
 800813e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0ef      	beq.n	8008126 <_fflush_r+0xa>
 8008146:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008148:	07d0      	lsls	r0, r2, #31
 800814a:	d404      	bmi.n	8008156 <_fflush_r+0x3a>
 800814c:	0599      	lsls	r1, r3, #22
 800814e:	d402      	bmi.n	8008156 <_fflush_r+0x3a>
 8008150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008152:	f7fe fd88 	bl	8006c66 <__retarget_lock_acquire_recursive>
 8008156:	4628      	mov	r0, r5
 8008158:	4621      	mov	r1, r4
 800815a:	f7ff ff59 	bl	8008010 <__sflush_r>
 800815e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008160:	07da      	lsls	r2, r3, #31
 8008162:	4605      	mov	r5, r0
 8008164:	d4e0      	bmi.n	8008128 <_fflush_r+0xc>
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	059b      	lsls	r3, r3, #22
 800816a:	d4dd      	bmi.n	8008128 <_fflush_r+0xc>
 800816c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800816e:	f7fe fd7b 	bl	8006c68 <__retarget_lock_release_recursive>
 8008172:	e7d9      	b.n	8008128 <_fflush_r+0xc>
 8008174:	4b05      	ldr	r3, [pc, #20]	; (800818c <_fflush_r+0x70>)
 8008176:	429c      	cmp	r4, r3
 8008178:	d101      	bne.n	800817e <_fflush_r+0x62>
 800817a:	68ac      	ldr	r4, [r5, #8]
 800817c:	e7df      	b.n	800813e <_fflush_r+0x22>
 800817e:	4b04      	ldr	r3, [pc, #16]	; (8008190 <_fflush_r+0x74>)
 8008180:	429c      	cmp	r4, r3
 8008182:	bf08      	it	eq
 8008184:	68ec      	ldreq	r4, [r5, #12]
 8008186:	e7da      	b.n	800813e <_fflush_r+0x22>
 8008188:	080086e0 	.word	0x080086e0
 800818c:	08008700 	.word	0x08008700
 8008190:	080086c0 	.word	0x080086c0

08008194 <fiprintf>:
 8008194:	b40e      	push	{r1, r2, r3}
 8008196:	b503      	push	{r0, r1, lr}
 8008198:	4601      	mov	r1, r0
 800819a:	ab03      	add	r3, sp, #12
 800819c:	4805      	ldr	r0, [pc, #20]	; (80081b4 <fiprintf+0x20>)
 800819e:	f853 2b04 	ldr.w	r2, [r3], #4
 80081a2:	6800      	ldr	r0, [r0, #0]
 80081a4:	9301      	str	r3, [sp, #4]
 80081a6:	f7ff fc85 	bl	8007ab4 <_vfiprintf_r>
 80081aa:	b002      	add	sp, #8
 80081ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80081b0:	b003      	add	sp, #12
 80081b2:	4770      	bx	lr
 80081b4:	20000010 	.word	0x20000010

080081b8 <_lseek_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d07      	ldr	r5, [pc, #28]	; (80081d8 <_lseek_r+0x20>)
 80081bc:	4604      	mov	r4, r0
 80081be:	4608      	mov	r0, r1
 80081c0:	4611      	mov	r1, r2
 80081c2:	2200      	movs	r2, #0
 80081c4:	602a      	str	r2, [r5, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	f7f8 ff18 	bl	8000ffc <_lseek>
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	d102      	bne.n	80081d6 <_lseek_r+0x1e>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	b103      	cbz	r3, 80081d6 <_lseek_r+0x1e>
 80081d4:	6023      	str	r3, [r4, #0]
 80081d6:	bd38      	pop	{r3, r4, r5, pc}
 80081d8:	20000308 	.word	0x20000308

080081dc <__swhatbuf_r>:
 80081dc:	b570      	push	{r4, r5, r6, lr}
 80081de:	460e      	mov	r6, r1
 80081e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e4:	2900      	cmp	r1, #0
 80081e6:	b096      	sub	sp, #88	; 0x58
 80081e8:	4614      	mov	r4, r2
 80081ea:	461d      	mov	r5, r3
 80081ec:	da07      	bge.n	80081fe <__swhatbuf_r+0x22>
 80081ee:	2300      	movs	r3, #0
 80081f0:	602b      	str	r3, [r5, #0]
 80081f2:	89b3      	ldrh	r3, [r6, #12]
 80081f4:	061a      	lsls	r2, r3, #24
 80081f6:	d410      	bmi.n	800821a <__swhatbuf_r+0x3e>
 80081f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081fc:	e00e      	b.n	800821c <__swhatbuf_r+0x40>
 80081fe:	466a      	mov	r2, sp
 8008200:	f000 f8b6 	bl	8008370 <_fstat_r>
 8008204:	2800      	cmp	r0, #0
 8008206:	dbf2      	blt.n	80081ee <__swhatbuf_r+0x12>
 8008208:	9a01      	ldr	r2, [sp, #4]
 800820a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800820e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008212:	425a      	negs	r2, r3
 8008214:	415a      	adcs	r2, r3
 8008216:	602a      	str	r2, [r5, #0]
 8008218:	e7ee      	b.n	80081f8 <__swhatbuf_r+0x1c>
 800821a:	2340      	movs	r3, #64	; 0x40
 800821c:	2000      	movs	r0, #0
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	b016      	add	sp, #88	; 0x58
 8008222:	bd70      	pop	{r4, r5, r6, pc}

08008224 <__smakebuf_r>:
 8008224:	898b      	ldrh	r3, [r1, #12]
 8008226:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008228:	079d      	lsls	r5, r3, #30
 800822a:	4606      	mov	r6, r0
 800822c:	460c      	mov	r4, r1
 800822e:	d507      	bpl.n	8008240 <__smakebuf_r+0x1c>
 8008230:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	6123      	str	r3, [r4, #16]
 8008238:	2301      	movs	r3, #1
 800823a:	6163      	str	r3, [r4, #20]
 800823c:	b002      	add	sp, #8
 800823e:	bd70      	pop	{r4, r5, r6, pc}
 8008240:	ab01      	add	r3, sp, #4
 8008242:	466a      	mov	r2, sp
 8008244:	f7ff ffca 	bl	80081dc <__swhatbuf_r>
 8008248:	9900      	ldr	r1, [sp, #0]
 800824a:	4605      	mov	r5, r0
 800824c:	4630      	mov	r0, r6
 800824e:	f7ff fa51 	bl	80076f4 <_malloc_r>
 8008252:	b948      	cbnz	r0, 8008268 <__smakebuf_r+0x44>
 8008254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008258:	059a      	lsls	r2, r3, #22
 800825a:	d4ef      	bmi.n	800823c <__smakebuf_r+0x18>
 800825c:	f023 0303 	bic.w	r3, r3, #3
 8008260:	f043 0302 	orr.w	r3, r3, #2
 8008264:	81a3      	strh	r3, [r4, #12]
 8008266:	e7e3      	b.n	8008230 <__smakebuf_r+0xc>
 8008268:	4b0d      	ldr	r3, [pc, #52]	; (80082a0 <__smakebuf_r+0x7c>)
 800826a:	62b3      	str	r3, [r6, #40]	; 0x28
 800826c:	89a3      	ldrh	r3, [r4, #12]
 800826e:	6020      	str	r0, [r4, #0]
 8008270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008274:	81a3      	strh	r3, [r4, #12]
 8008276:	9b00      	ldr	r3, [sp, #0]
 8008278:	6163      	str	r3, [r4, #20]
 800827a:	9b01      	ldr	r3, [sp, #4]
 800827c:	6120      	str	r0, [r4, #16]
 800827e:	b15b      	cbz	r3, 8008298 <__smakebuf_r+0x74>
 8008280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008284:	4630      	mov	r0, r6
 8008286:	f000 f885 	bl	8008394 <_isatty_r>
 800828a:	b128      	cbz	r0, 8008298 <__smakebuf_r+0x74>
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	f023 0303 	bic.w	r3, r3, #3
 8008292:	f043 0301 	orr.w	r3, r3, #1
 8008296:	81a3      	strh	r3, [r4, #12]
 8008298:	89a0      	ldrh	r0, [r4, #12]
 800829a:	4305      	orrs	r5, r0
 800829c:	81a5      	strh	r5, [r4, #12]
 800829e:	e7cd      	b.n	800823c <__smakebuf_r+0x18>
 80082a0:	080063dd 	.word	0x080063dd

080082a4 <memmove>:
 80082a4:	4288      	cmp	r0, r1
 80082a6:	b510      	push	{r4, lr}
 80082a8:	eb01 0402 	add.w	r4, r1, r2
 80082ac:	d902      	bls.n	80082b4 <memmove+0x10>
 80082ae:	4284      	cmp	r4, r0
 80082b0:	4623      	mov	r3, r4
 80082b2:	d807      	bhi.n	80082c4 <memmove+0x20>
 80082b4:	1e43      	subs	r3, r0, #1
 80082b6:	42a1      	cmp	r1, r4
 80082b8:	d008      	beq.n	80082cc <memmove+0x28>
 80082ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082c2:	e7f8      	b.n	80082b6 <memmove+0x12>
 80082c4:	4402      	add	r2, r0
 80082c6:	4601      	mov	r1, r0
 80082c8:	428a      	cmp	r2, r1
 80082ca:	d100      	bne.n	80082ce <memmove+0x2a>
 80082cc:	bd10      	pop	{r4, pc}
 80082ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082d6:	e7f7      	b.n	80082c8 <memmove+0x24>

080082d8 <__malloc_lock>:
 80082d8:	4801      	ldr	r0, [pc, #4]	; (80082e0 <__malloc_lock+0x8>)
 80082da:	f7fe bcc4 	b.w	8006c66 <__retarget_lock_acquire_recursive>
 80082de:	bf00      	nop
 80082e0:	20000300 	.word	0x20000300

080082e4 <__malloc_unlock>:
 80082e4:	4801      	ldr	r0, [pc, #4]	; (80082ec <__malloc_unlock+0x8>)
 80082e6:	f7fe bcbf 	b.w	8006c68 <__retarget_lock_release_recursive>
 80082ea:	bf00      	nop
 80082ec:	20000300 	.word	0x20000300

080082f0 <_realloc_r>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	4607      	mov	r7, r0
 80082f4:	4614      	mov	r4, r2
 80082f6:	460e      	mov	r6, r1
 80082f8:	b921      	cbnz	r1, 8008304 <_realloc_r+0x14>
 80082fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80082fe:	4611      	mov	r1, r2
 8008300:	f7ff b9f8 	b.w	80076f4 <_malloc_r>
 8008304:	b922      	cbnz	r2, 8008310 <_realloc_r+0x20>
 8008306:	f7ff f9a5 	bl	8007654 <_free_r>
 800830a:	4625      	mov	r5, r4
 800830c:	4628      	mov	r0, r5
 800830e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008310:	f000 f850 	bl	80083b4 <_malloc_usable_size_r>
 8008314:	42a0      	cmp	r0, r4
 8008316:	d20f      	bcs.n	8008338 <_realloc_r+0x48>
 8008318:	4621      	mov	r1, r4
 800831a:	4638      	mov	r0, r7
 800831c:	f7ff f9ea 	bl	80076f4 <_malloc_r>
 8008320:	4605      	mov	r5, r0
 8008322:	2800      	cmp	r0, #0
 8008324:	d0f2      	beq.n	800830c <_realloc_r+0x1c>
 8008326:	4631      	mov	r1, r6
 8008328:	4622      	mov	r2, r4
 800832a:	f7fe fcb9 	bl	8006ca0 <memcpy>
 800832e:	4631      	mov	r1, r6
 8008330:	4638      	mov	r0, r7
 8008332:	f7ff f98f 	bl	8007654 <_free_r>
 8008336:	e7e9      	b.n	800830c <_realloc_r+0x1c>
 8008338:	4635      	mov	r5, r6
 800833a:	e7e7      	b.n	800830c <_realloc_r+0x1c>

0800833c <_read_r>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	4d07      	ldr	r5, [pc, #28]	; (800835c <_read_r+0x20>)
 8008340:	4604      	mov	r4, r0
 8008342:	4608      	mov	r0, r1
 8008344:	4611      	mov	r1, r2
 8008346:	2200      	movs	r2, #0
 8008348:	602a      	str	r2, [r5, #0]
 800834a:	461a      	mov	r2, r3
 800834c:	f7f8 fdf6 	bl	8000f3c <_read>
 8008350:	1c43      	adds	r3, r0, #1
 8008352:	d102      	bne.n	800835a <_read_r+0x1e>
 8008354:	682b      	ldr	r3, [r5, #0]
 8008356:	b103      	cbz	r3, 800835a <_read_r+0x1e>
 8008358:	6023      	str	r3, [r4, #0]
 800835a:	bd38      	pop	{r3, r4, r5, pc}
 800835c:	20000308 	.word	0x20000308

08008360 <abort>:
 8008360:	b508      	push	{r3, lr}
 8008362:	2006      	movs	r0, #6
 8008364:	f000 f856 	bl	8008414 <raise>
 8008368:	2001      	movs	r0, #1
 800836a:	f7f8 fddd 	bl	8000f28 <_exit>
	...

08008370 <_fstat_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4d07      	ldr	r5, [pc, #28]	; (8008390 <_fstat_r+0x20>)
 8008374:	2300      	movs	r3, #0
 8008376:	4604      	mov	r4, r0
 8008378:	4608      	mov	r0, r1
 800837a:	4611      	mov	r1, r2
 800837c:	602b      	str	r3, [r5, #0]
 800837e:	f7f8 fe22 	bl	8000fc6 <_fstat>
 8008382:	1c43      	adds	r3, r0, #1
 8008384:	d102      	bne.n	800838c <_fstat_r+0x1c>
 8008386:	682b      	ldr	r3, [r5, #0]
 8008388:	b103      	cbz	r3, 800838c <_fstat_r+0x1c>
 800838a:	6023      	str	r3, [r4, #0]
 800838c:	bd38      	pop	{r3, r4, r5, pc}
 800838e:	bf00      	nop
 8008390:	20000308 	.word	0x20000308

08008394 <_isatty_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d06      	ldr	r5, [pc, #24]	; (80083b0 <_isatty_r+0x1c>)
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	602b      	str	r3, [r5, #0]
 80083a0:	f7f8 fe21 	bl	8000fe6 <_isatty>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_isatty_r+0x1a>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_isatty_r+0x1a>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20000308 	.word	0x20000308

080083b4 <_malloc_usable_size_r>:
 80083b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083b8:	1f18      	subs	r0, r3, #4
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	bfbc      	itt	lt
 80083be:	580b      	ldrlt	r3, [r1, r0]
 80083c0:	18c0      	addlt	r0, r0, r3
 80083c2:	4770      	bx	lr

080083c4 <_raise_r>:
 80083c4:	291f      	cmp	r1, #31
 80083c6:	b538      	push	{r3, r4, r5, lr}
 80083c8:	4604      	mov	r4, r0
 80083ca:	460d      	mov	r5, r1
 80083cc:	d904      	bls.n	80083d8 <_raise_r+0x14>
 80083ce:	2316      	movs	r3, #22
 80083d0:	6003      	str	r3, [r0, #0]
 80083d2:	f04f 30ff 	mov.w	r0, #4294967295
 80083d6:	bd38      	pop	{r3, r4, r5, pc}
 80083d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80083da:	b112      	cbz	r2, 80083e2 <_raise_r+0x1e>
 80083dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083e0:	b94b      	cbnz	r3, 80083f6 <_raise_r+0x32>
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 f830 	bl	8008448 <_getpid_r>
 80083e8:	462a      	mov	r2, r5
 80083ea:	4601      	mov	r1, r0
 80083ec:	4620      	mov	r0, r4
 80083ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083f2:	f000 b817 	b.w	8008424 <_kill_r>
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d00a      	beq.n	8008410 <_raise_r+0x4c>
 80083fa:	1c59      	adds	r1, r3, #1
 80083fc:	d103      	bne.n	8008406 <_raise_r+0x42>
 80083fe:	2316      	movs	r3, #22
 8008400:	6003      	str	r3, [r0, #0]
 8008402:	2001      	movs	r0, #1
 8008404:	e7e7      	b.n	80083d6 <_raise_r+0x12>
 8008406:	2400      	movs	r4, #0
 8008408:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800840c:	4628      	mov	r0, r5
 800840e:	4798      	blx	r3
 8008410:	2000      	movs	r0, #0
 8008412:	e7e0      	b.n	80083d6 <_raise_r+0x12>

08008414 <raise>:
 8008414:	4b02      	ldr	r3, [pc, #8]	; (8008420 <raise+0xc>)
 8008416:	4601      	mov	r1, r0
 8008418:	6818      	ldr	r0, [r3, #0]
 800841a:	f7ff bfd3 	b.w	80083c4 <_raise_r>
 800841e:	bf00      	nop
 8008420:	20000010 	.word	0x20000010

08008424 <_kill_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4d07      	ldr	r5, [pc, #28]	; (8008444 <_kill_r+0x20>)
 8008428:	2300      	movs	r3, #0
 800842a:	4604      	mov	r4, r0
 800842c:	4608      	mov	r0, r1
 800842e:	4611      	mov	r1, r2
 8008430:	602b      	str	r3, [r5, #0]
 8008432:	f7f8 fd69 	bl	8000f08 <_kill>
 8008436:	1c43      	adds	r3, r0, #1
 8008438:	d102      	bne.n	8008440 <_kill_r+0x1c>
 800843a:	682b      	ldr	r3, [r5, #0]
 800843c:	b103      	cbz	r3, 8008440 <_kill_r+0x1c>
 800843e:	6023      	str	r3, [r4, #0]
 8008440:	bd38      	pop	{r3, r4, r5, pc}
 8008442:	bf00      	nop
 8008444:	20000308 	.word	0x20000308

08008448 <_getpid_r>:
 8008448:	f7f8 bd56 	b.w	8000ef8 <_getpid>

0800844c <_init>:
 800844c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844e:	bf00      	nop
 8008450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008452:	bc08      	pop	{r3}
 8008454:	469e      	mov	lr, r3
 8008456:	4770      	bx	lr

08008458 <_fini>:
 8008458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845a:	bf00      	nop
 800845c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800845e:	bc08      	pop	{r3}
 8008460:	469e      	mov	lr, r3
 8008462:	4770      	bx	lr
