Clock Phase-Lock Loop Clock Driver, 24-200MHz, 3.3V, SOIC-8/TSSOP-8
pll clock driver
http://www.ti.com/lit/ds/symlink/cdcvf2505.pdf


	      +---------+
	CLKIN |[1]   [8]| CLKOUT
	  1Y1 |[2]   [7]| 1Y3
	  1Y0 |[3]   [6]| VDD
	  GND |[4]   [5]| 1Y2
	      +---------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/Timer_PLL.kicad_sym