; This file specifies additional latches that were not recognized by the application
; Format: pairs of transistor numbers that make up a latch, one pair per line
;         latch name after a semicolon (in uppercase; convention, not enforced)
;         optional latch comment after the second semicolon
; If possible, the first transistor should represent a latch value
; "-" for the latch name will remove that latch (use for incorrectly autodetected latches)

; Instruction Register latches
4241,4274 ; IR0
4391,4553 ; IR1
4662,4779 ; IR2
5448,5511 ; IR3
5661,5745 ; IR4
5838,5976 ; IR5
4972,5034 ; IR6
5279,5361 ; IR7

; M and T state latches
4063,4038 ; M1
5502,5758 ; M2
2777,7003 ; M3
2691,6968 ; M4
6891,6903 ; M5
3599,3654 ; M6
7463,8813 ; T1
7600,8768 ; T2
7422,7752 ; T3
7300,7196 ; T4
7555,8590 ; T5
7361,7371 ; T6

; General sequence and timing
8705,8560 ; T1_HOLD ; Holds the T1 from sequencing (ex. during the reset)

; Interrupt
2714,2712 ; IFF1
3246,3187 ; IFF2
7010,2789 ; IMFA
3215,3218 ; IMFB

; Prefixes
2954,2940 ; IX/IY
2974,2934 ; ED
2956,2922 ; CB

; Hold the state of I/O pins
8087,7910 ; BUSRQ_FF1
2926,3240 ; BUSRQ_FF2
3222,2969 ; BUSAK
3870,4015 ; WAIT
5664,5934 ; RD
3694,3522 ; WR
3622,3517 ; M1
3521,3559 ; RFSH

3955,3978 ; EX_BCDEHL
3723,3716 ; EX_DE_HL0
3722,3717 ; EX_DE_HL1
3878,3879 ; EX_AF_AF

8250,8191 ; INC_R
7400,7413 ; LOAD_IR1

7157,7168 ; -
4664,7157 ; CF
7711,7817 ; HF
