/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [3:0] celloutsig_0_23z;
  reg [23:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  reg [13:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_48z;
  reg [10:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [11:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [15:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [24:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_6z[11] ? celloutsig_0_2z : celloutsig_0_5z[1];
  assign celloutsig_0_33z = ~(celloutsig_0_7z & celloutsig_0_32z);
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_4z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_1_12z = ~(celloutsig_1_7z[18] ^ celloutsig_1_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z ^ in_data[75]);
  assign celloutsig_0_31z = ~(celloutsig_0_14z ^ celloutsig_0_30z);
  assign celloutsig_0_32z = ~(celloutsig_0_23z[3] ^ celloutsig_0_6z[12]);
  assign celloutsig_0_36z = { in_data[84:82], celloutsig_0_29z, celloutsig_0_21z } & { celloutsig_0_19z[0], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_48z = in_data[5:1] & { celloutsig_0_23z, celloutsig_0_38z };
  assign celloutsig_0_5z = celloutsig_0_4z[9:3] & { celloutsig_0_4z[10:6], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_8z[7:3], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } & { celloutsig_0_8z[10:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_4z[9:6], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z } / { 1'h1, celloutsig_0_8z[14:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[119:113] >= { celloutsig_1_0z[3:1], celloutsig_1_0z };
  assign celloutsig_0_27z = celloutsig_0_17z[13:4] >= celloutsig_0_4z[10:1];
  assign celloutsig_0_0z = in_data[59:43] > in_data[45:29];
  assign celloutsig_0_38z = celloutsig_0_17z[8:2] > { celloutsig_0_5z[4:0], celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z } > { in_data[124:123], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_22z = celloutsig_0_4z[5:2] > { celloutsig_0_4z[5:3], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_1z } > { celloutsig_0_9z[4:3], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[60:57], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } > { in_data[73:68], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_82z = celloutsig_0_55z[11:2] <= celloutsig_0_24z[18:9];
  assign celloutsig_0_20z = { celloutsig_0_9z[12:3], celloutsig_0_13z } <= celloutsig_0_16z[12:2];
  assign celloutsig_0_30z = { celloutsig_0_5z[4:3], celloutsig_0_27z } <= { celloutsig_0_24z[9], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_1_4z = ! celloutsig_1_2z[11:4];
  assign celloutsig_0_29z = ! celloutsig_0_24z[11:3];
  assign celloutsig_0_83z = celloutsig_0_41z[2] & ~(celloutsig_0_34z[12]);
  assign celloutsig_1_18z = in_data[167] & ~(celloutsig_1_14z[1]);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_6z[8]);
  assign celloutsig_0_41z = { celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_22z } * { celloutsig_0_17z[3:1], celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_55z = { celloutsig_0_48z[3:1], celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_12z } * { celloutsig_0_19z[9:6], celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_54z, celloutsig_0_10z };
  assign celloutsig_0_6z = { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } * { celloutsig_0_5z[4:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[148:145] * in_data[132:129];
  assign celloutsig_0_9z = celloutsig_0_6z[12:0] * { celloutsig_0_4z[5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_14z = { celloutsig_1_8z[8:3], celloutsig_1_10z, celloutsig_1_4z } * { celloutsig_1_7z[5], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_2z[23:15], celloutsig_1_12z, celloutsig_1_6z } * celloutsig_1_8z;
  assign celloutsig_1_10z = celloutsig_1_9z[5:1] != celloutsig_1_7z[14:10];
  assign celloutsig_1_11z = celloutsig_1_0z != { celloutsig_1_8z[4:2], celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_16z[12:11], celloutsig_0_8z } != { celloutsig_0_9z[8:2], celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_54z = celloutsig_0_38z & celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_0z[3] & celloutsig_1_0z[0];
  assign celloutsig_0_28z = celloutsig_0_9z[12] & celloutsig_0_26z;
  assign celloutsig_0_12z = ~^ celloutsig_0_9z[6:2];
  assign celloutsig_0_1z = ~^ { in_data[25:19], celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_6z[8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[13:0], celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[130:108], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_2z[24:1], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_8z[10:1], celloutsig_1_6z } >> { in_data[180:171], celloutsig_1_6z };
  assign celloutsig_0_18z = celloutsig_0_17z[3:1] << { celloutsig_0_16z[12], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_2z[19:13], celloutsig_1_0z } ^ { celloutsig_1_2z[21:12], celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_34z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_34z = { celloutsig_0_24z[9:4], celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_4z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[82:73], celloutsig_0_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 25'h0000000;
    else if (!clkin_data[64]) celloutsig_1_2z = { in_data[190:168], celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_19z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_19z = celloutsig_0_6z[13:4];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_23z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_23z = celloutsig_0_6z[4:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_23z[2:0], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_1z };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
