Initializing gui preferences from file  /homedir01/aimtiaz23/.synopsys_dc_gui/preferences.tcl
#################################################################
#     Synthesis script for Synopsys Design Compiler 
#     (c) 2023 Univ. of Oulu
#################################################################
set systemTime [clock seconds]
1746309201
puts "Script start time: [clock format $systemTime -format %H:%M:%S]"
Script start time: 00:53:21
set sh_continue_on_error false
false
#################################################################
# Customizable variables
#################################################################
set INSERT_SCAN_CHAINS                0
0
set GATE_CLOCK                        0
0
set CLOCK_GATE_MAX_FANOUT             16 
16
set SYNTHESIS_FIX_HOLD                0
0
set SYNTHESIS_RECREM_ARCS             0
0
set RTL_POWER_ESTIMATION              0
0
set VHDL_ARCHITECTURE                 "rtl"
rtl
set SYNOPSYS_ANALYZE_OPTIONS          ""
set SYNOPSYS_ELABORATE_OPTIONS        ""
set SYNOPSYS_PATHANALYZER_PATHS       100
100
set SYNOPSYS_PATHANALYZER_SLACK_LIMIT 10
10
set DC_COMPILE_OPTIONS                ""
set DC_WRITE_PARASITICS               1
1
set DC_LINK_LIBRARY_FILES             ""
set DFT_SETUP_FILE                    ""
if {$in_gui_session == false } {
    set INTERACTIVE 0
}
#################################################################
# Read technology and design settings
#################################################################
set EDA_TOOL "Design-Compiler"
Design-Compiler
set EDA_TOOL_TARGET "ASIC"
ASIC
source -echo scripts/0_setup.tcl
##################################################################################################
# Flow settings
##################################################################################################
set script_debug_enabled 0
set TEXT_EDITOR "gedit"
set SHOW_REPORTS 0
set DUT_INSTANCE_NAME "DUT_INSTANCE"
set LAUNCH_DIR        [pwd]
set ::env(LAUNCH_DIR) [pwd]
set DESIGN_DIR        [pwd]
set INPUT_DIR         "input"
set RESULTS_DIR       "results"
if { [file exists $RESULTS_DIR ] == 0 } {
    exec mkdir $RESULTS_DIR
}
set REPORTS_DIR       "reports"
if { [file exists $REPORTS_DIR ] == 0 } {
    exec mkdir $REPORTS_DIR
}
set OUTPUT_DIR        "output"
if { [file exists $OUTPUT_DIR ] == 0 } {
    exec mkdir $OUTPUT_DIR
}
if { [info exists INTERACTIVE ] == 0} {
    set INTERACTIVE 1
}
if {[catch {fconfigure stdin -mode}]} {
    set INTERACTIVE 0
} 
# Override with environment variable so that shell scripts can run be use in batch mode
if [info exists env(ELLAB_DIGITAL_FLOW_MODE) ] {
    if { $env(ELLAB_DIGITAL_FLOW_MODE) == "INTERACTIVE" } {
        set INTERACTIVE 1
    } else {
        set INTERACTIVE 0
    }
}
##################################################################################################
# Design Settings
##################################################################################################
set DESIGN_FILES    {}
set RTL_FILES       {}
set SVA_FILES       {}
set TESTBENCH_FILES {}
source ${INPUT_DIR}/0_setup_design.tcl
if { [info exists TESTBENCH_NAME] == 0 } {
    set TESTBENCH_NAME ${DESIGN_NAME}_tb
}
##################################################################################################
# Technology specific settings
##################################################################################################
if { [info exists TARGET_TECHNOLOGY ] == 0} {
    if { [info exists EDA_TOOL_TARGET] } {
        if { $EDA_TOOL_TARGET == "ASIC" } {
            set TARGET_TECHNOLOGY "NANGate"
        } else {
            #   set TARGET_TECHNOLOGY "Xilinx"
            set TARGET_TECHNOLOGY "Altera"
        }
    } else {
        set TARGET_TECHNOLOGY "NANGate"
    }
}
if [info exists env(ELLAB_DIGITAL_FLOW_TECH) ] {
    set TARGET_TECHNOLOGY $env(ELLAB_DIGITAL_FLOW_TECH)
}
set setup_file scripts/0_setup_${TARGET_TECHNOLOGY}.tcl
if [file exists $setup_file] {
    source $setup_file
} else {
    puts "Technology settings not found for ${TARGET_TECHNOLOGY}"
    exit
}
set tmp_list { }
if { [info exists DESIGN_FILES ] } {
    foreach filename ${DESIGN_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        } else {
            if { $script_debug_enabled } {
                puts "File ${filename} not found"
                return
            }
        }
    }
}
set DESIGN_FILES $tmp_list
set tmp_list { }
if { [info exists RTL_FILES ] } {
    foreach filename ${RTL_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        } else {
            if { $script_debug_enabled } {
                puts "File ${filename} not found"
                return
            }
        }
    }
}
set RTL_FILES $tmp_list
set tmp_list { }
if { [info exists SVA_FILES ] } {
    foreach filename ${SVA_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        } else {
            if { $script_debug_enabled } {
                puts "File ${filename} not found"
                return
            }
        }
    }
}
set SVA_FILES $tmp_list
set tmp_list { }
if { [info exists TESTBENCH_FILES ] } {
    foreach filename ${TESTBENCH_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        } else {
        }
    }
}
set TESTBENCH_FILES $tmp_list
set tmp_list { }
if { [info exists SYSTEMC_SOURCE_FILES ] } {
    foreach filename ${SYSTEMC_SOURCE_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        }
    }
}
set SYSTEMC_SOURCE_FILES $tmp_list
set tmp_list { }
if { [info exists SYSTEMC_HEADER_FILES ] } {
    foreach filename ${SYSTEMC_HEADER_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        }
    }
}
set SYSTEMC_HEADER_FILES $tmp_list
set tmp_list { }
if { [info exists SYSTEMC_TESTBENCH_FILES ] } {
    foreach filename ${SYSTEMC_TESTBENCH_FILES} {
        if { [file exists $filename ] == 1 } {
            lappend tmp_list ${filename}
        }
    }
}
set SYSTEMC_TESTBENCH_FILES $tmp_list
set chan [open ${OUTPUT_DIR}/last_design_name w]
puts $chan $DESIGN_NAME
close $chan
file delete -force [glob -nocomplain $REPORTS_DIR/4_dc_${DESIGN_NAME}_* ]
#################################################################
# Design Compiler Settings
#################################################################
remove_design -designs
1
set sh_output_log_file ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_rtl_synthesis_log.txt
reports/4_dc_audioport_rtl_synthesis_log.txt
set_app_var hdlin_vhdl_std 2008
2008
if { [info exists DC_ALIB_PATH ] } {
    set_app_var alib_library_analysis_path $DC_ALIB_PATH
}
/research/cas/public/DT3_2025/lib/logic_lib/alib
if { [info exists DC_SUPPRESS_MESSAGES ] } {
    foreach msg_id $DC_SUPPRESS_MESSAGES {
        suppress_message $msg_id
    }
}
set work_dir ${OUTPUT_DIR}/${DESIGN_NAME}_SYNOPSYS_WORK
output/audioport_SYNOPSYS_WORK
file delete -force $work_dir
define_design_lib WORK -path $work_dir
1
if { $SYNTHESIS_RECREM_ARCS == 1 } {
    set enable_recovery_removal_arcs true
}
set hdlin_while_loop_iterations 3000
3000
set_svf ${RESULTS_DIR}/${DESIGN_NAME}.svf
1
#####################################################################################
#  TECHNOLOGY SETTINGS
#####################################################################################
set search_path        "$search_path  $DC_LIBRARY_PATH $work_dir"
. /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/syn_ver /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/sim_ver  /research/cas/public/DT3_2025/lib/logic_lib output/audioport_SYNOPSYS_WORK
set link_library       [concat "* $DC_TARGET_LIBRARY_FILE dw_foundation.sldb  " $DC_LINK_LIBRARY_FILES]
* NangateOpenCellLibrary_typical.db dw_foundation.sldb
set target_library     ${DC_TARGET_LIBRARY_FILE}
NangateOpenCellLibrary_typical.db
set symbol_library     ${DC_TARGET_LIBRARY_FILE}
NangateOpenCellLibrary_typical.db
set synthetic_library  "dw_foundation.sldb"
dw_foundation.sldb
if { $RTL_POWER_ESTIMATION == 1 } {
    saif_map -start
}
Information: The SAIF name mapping information database is now active. (PWR-602)
1
#####################################################################################
#  RTL HDL INPUT
#####################################################################################
foreach filename [concat ${DESIGN_FILES} ${RTL_FILES} ] {
    set ext [file extension $filename]
    if { $ext == ".vhd" } {
        analyze -library WORK -format vhdl $filename
    } elseif { $ext == ".sv" } {
        eval "analyze -library WORK -format sverilog $filename -define { design_top_is_$DESIGN_NAME} $SYNOPSYS_ANALYZE_OPTIONS"
    } elseif { $ext == ".v" } {
        eval "analyze -library WORK -format verilog $filename  -define { design_top_is_$DESIGN_NAME} $SYNOPSYS_ANALYZE_OPTIONS"
    }
}
Running PRESTO HDLC
Compiling source file ./input/apb_pkg.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Loading db file '/research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file ./input/audioport_pkg.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./input/audioport_util_pkg.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./input/control_unit.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./results/dsp_unit_hls_rtl.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./input/dsp_unit.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./input/cdc_unit.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration I2S_UNIT
Compiling Architecture RTL of I2S_UNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./input/audioport.sv
Opening include file ./input/audioport.svh
Presto compilation completed successfully.
if { $RTL_LANGUAGE == "VHDL" } {
    eval "elaborate $DESIGN_NAME -architecture $VHDL_ARCHITECTURE -library WORK $SYNOPSYS_ELABORATE_OPTIONS"
} else {
    eval "elaborate $DESIGN_NAME -library WORK $SYNOPSYS_ELABORATE_OPTIONS"
}
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/gtech.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (audioport)
Elaborated 1 design.
Current design is now 'audioport'.
Information: Building the design 'control_unit'. (HDL-193)
Warning:  ./input/control_unit.sv:200: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input/control_unit.sv:210: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input/control_unit.sv:220: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input/control_unit.sv:307: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input/control_unit.sv:317: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input/control_unit.sv:327: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
        in routine control_unit line 61 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     play_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine control_unit line 71 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      req_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine control_unit line 142 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rbank_r_reg     | Flip-flop | 4416  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine control_unit line 173 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    llooped_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ldata_r_reg     | Flip-flop | 1344  |  Y  | N  | Y  | N  | N  | N  | N  |
|     lhead_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ltail_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine control_unit line 280 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rlooped_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rdata_r_reg     | Flip-flop | 1344  |  Y  | N  | Y  | N  | N  | N  | N  |
|     rhead_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rtail_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine control_unit line 373 in file
                './input/control_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      irq_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_unit)
Information: Building the design 'dsp_unit'. (HDL-193)
Presto compilation completed successfully. (dsp_unit)
Information: Building the design 'cdc_unit'. (HDL-193)

Inferred memory devices in process
        in routine cdc_unit line 71 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mrst_n_sync2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mrst_n_sync1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cdc_unit line 86 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  play_in_sync2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  play_in_sync1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cdc_unit line 104 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   req_in_prev_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  req_in_sync1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  req_in_sync2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cdc_unit line 126 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  handshake_req_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   audio0_reg_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   audio1_reg_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cdc_unit line 146 in file
                './input/cdc_unit.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| handshake_req_sync2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| handshake_req_sync1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine cdc_unit line 157 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  handshake_ack_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cdc_unit line 170 in file
                './input/cdc_unit.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| handshake_ack_sync2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| handshake_ack_sync1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine cdc_unit line 181 in file
                './input/cdc_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tick_prev_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   audio0_out_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   audio1_out_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  tick_out_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cdc_unit)
Information: Building the design 'i2s_unit'. (HDL-193)

Inferred memory devices in process
        in routine i2s_unit line 58 in file
                './input/i2s_unit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     play_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine i2s_unit line 73 in file
                './input/i2s_unit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine i2s_unit line 92 in file
                './input/i2s_unit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    input_reg_reg    | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine i2s_unit line 106 in file
                './input/i2s_unit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (i2s_unit)
Information: Building the design 'dsp_unit_rtl'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_rtl)
Information: Building the design 'dsp_unit_dsp_proc'. (HDL-193)
Warning:  ./results/dsp_unit_hls_rtl.v:4603: signed to unsigned part selection occurs. (VER-318)
Warning:  ./results/dsp_unit_hls_rtl.v:4722: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 2634 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3305 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5699           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4159 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5401           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4557 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5187           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4575 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5103           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4723 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5718           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4729 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           5485           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3305 in file
                './results/dsp_unit_hls_rtl.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            FILTER_LOOP_i_6_0_sva_reg            | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
| scheduled_region_else_if_else_acc0_54_0_sva_reg | Flip-flop |  55   |  Y  | N  | Y  | N  | N  | N  | N  |
| scheduled_region_else_if_else_acc1_54_0_sva_reg | Flip-flop |  55   |  Y  | N  | Y  | N  | N  | N  | N  |
|       reg_read_inputs_mioi_iswt0_cse_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3322 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data0_r_0_sva_reg  | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  data1_r_0_sva_reg  | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3334 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_1_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_1_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3346 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_10_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_10_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3358 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_10_sva_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_10_sva_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3370 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_11_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_11_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3382 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_12_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_12_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3394 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_13_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_13_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3406 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_14_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_14_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3418 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_15_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_15_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3430 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_16_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_16_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3442 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_17_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_17_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3454 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_18_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_18_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3466 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_19_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_19_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3478 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_2_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_2_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3490 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_20_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_20_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3502 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_21_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_21_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3514 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_22_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_22_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3526 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_23_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_23_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3538 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_24_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_24_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3550 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_25_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_25_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3562 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_26_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_26_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3574 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_27_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_27_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3586 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_28_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_28_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3598 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_29_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_29_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3610 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_3_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_3_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3622 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_30_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_30_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3634 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_31_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_31_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3646 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_32_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_32_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3658 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_33_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_33_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3670 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_34_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_34_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3682 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_35_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_35_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3694 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_36_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_36_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3706 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_37_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_37_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3718 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_38_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_38_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3730 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_39_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_39_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3742 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_4_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_4_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3754 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_40_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_40_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3766 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_41_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_41_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3778 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_42_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_42_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3790 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_43_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_43_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3802 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_44_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_44_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3814 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_45_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_45_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3826 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_46_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_46_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3838 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_47_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_47_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3850 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_48_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_48_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3862 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_49_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_49_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3874 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_5_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_5_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3886 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_50_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_50_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3898 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_51_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_51_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3910 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_52_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_52_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3922 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_53_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_53_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3934 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_54_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_54_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3946 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_55_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_55_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3958 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_56_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_56_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3970 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_57_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_57_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3982 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_58_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_58_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 3994 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_59_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_59_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4006 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_6_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_6_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4018 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_60_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_60_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4030 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_61_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_61_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4042 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_62_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_62_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4054 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_63_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_63_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4066 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_64_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_64_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4078 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data1_r_65_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_65_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4090 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_7_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_7_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4102 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data1_r_8_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data0_r_8_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4114 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   level1_v_sva_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| audio0_in_v_sva_reg  | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   level0_v_sva_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| audio1_in_v_sva_reg  | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| filter_cfg_v_sva_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4130 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  clr_in_v_sva_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  tick_in_v_sva_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc line 4140 in file
                './results/dsp_unit_hls_rtl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data0_r_66_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| data1_r_66_lpi_2_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (dsp_unit_dsp_proc)
Information: Building the design 'dsp_unit_regs_proc'. (HDL-193)

Inferred memory devices in process
        in routine dsp_unit_regs_proc line 709 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dsp_regs_r_2_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_0_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_1_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    filter_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_133_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_132_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_131_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_130_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_129_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_128_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_127_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_126_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_125_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_124_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_123_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_122_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_121_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_120_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_119_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_118_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_117_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_116_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_115_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_114_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_113_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_112_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_111_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_110_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_109_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_108_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_107_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_106_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_105_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_104_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_103_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_102_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_101_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| dsp_regs_r_100_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_99_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_98_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_97_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_96_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_95_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_94_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_93_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_92_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_91_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_90_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_89_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_88_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_87_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_86_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_85_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_84_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_83_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_82_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_81_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_80_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_79_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_78_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_77_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_76_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_75_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_74_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_73_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_72_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_71_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_70_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_69_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_68_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_67_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_66_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_65_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_64_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_63_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_62_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_61_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_60_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_59_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_58_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_57_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_56_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_55_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_54_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_53_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_52_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_51_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_50_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_49_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_48_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_47_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_46_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_45_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_44_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_43_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_42_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_41_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_40_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_39_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_38_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_37_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_36_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_35_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_34_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_33_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_32_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_31_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_30_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_29_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_28_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_27_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_26_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_25_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_24_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_23_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_22_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_21_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_20_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_19_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_18_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_17_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_16_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_15_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_14_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_13_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_12_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_11_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_10_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_9_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_8_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_7_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_6_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_5_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_4_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dsp_regs_r_3_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_regs_proc line 985 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    level1_r_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_regs_proc line 993 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    level0_r_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dsp_unit_regs_proc)
Information: Building the design 'dsp_unit_dsp_proc_read_inputs_mioi'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_dsp_proc_read_inputs_mioi)
Information: Building the design 'dsp_unit_dsp_proc_write_outputs_mioi'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_dsp_proc_write_outputs_mioi)
Information: Building the design 'dsp_unit_dsp_proc_staller'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_dsp_proc_staller)
Information: Building the design 'dsp_unit_dsp_proc_dsp_proc_fsm'. (HDL-193)

Statistics for case statements in always block at line 1039 in file
        './results/dsp_unit_hls_rtl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1041           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine dsp_unit_dsp_proc_dsp_proc_fsm line 1092 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_var_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dsp_unit_dsp_proc_dsp_proc_fsm)
Information: Building the design 'dsp_unit_read_inputs'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_read_inputs)
Information: Building the design 'dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl)
Information: Building the design 'dsp_unit_write_outputs'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_write_outputs)
Information: Building the design 'dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl'. (HDL-193)
Presto compilation completed successfully. (dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl)
Information: Building the design 'dsp_unit_read_inputs_core'. (HDL-193)

Inferred memory devices in process
        in routine dsp_unit_read_inputs_core line 194 in file
                './results/dsp_unit_hls_rtl.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
| io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===========================================================================================================
Presto compilation completed successfully. (dsp_unit_read_inputs_core)
Information: Building the design 'dsp_unit_write_outputs_core'. (HDL-193)

Inferred memory devices in process
        in routine dsp_unit_write_outputs_core line 318 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  this_tick_out_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dsp_unit_write_outputs_core line 326 in file
                './results/dsp_unit_hls_rtl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| this_audio0_out_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| this_audio1_out_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dsp_unit_write_outputs_core)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=1,width=1". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid1_width1)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=2,width=1". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid2_width1)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=3,width=1". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid3_width1)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=4,width=16". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid4_width16)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=5,width=16". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid5_width16)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=6,width=24". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid6_width24)
Information: Building the design 'mgc_out_dreg_v2' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=7,width=24". (HDL-193)
Presto compilation completed successfully. (mgc_out_dreg_v2_rscid7_width24)
Information: Building the design 'ccs_in_v1' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=15,width=1". (HDL-193)
Presto compilation completed successfully. (ccs_in_v1_rscid15_width1)
Information: Building the design 'ccs_sync_out_vld_v1' instantiated from design 'dsp_unit_read_inputs_core' with
        the parameters "rscid=16". (HDL-193)
Presto compilation completed successfully. (ccs_sync_out_vld_v1_rscid16)
Information: Building the design 'ccs_in_v1' instantiated from design 'dsp_unit_write_outputs_core' with
        the parameters "rscid=8,width=24". (HDL-193)
Presto compilation completed successfully. (ccs_in_v1_rscid8_width24)
Information: Building the design 'ccs_in_v1' instantiated from design 'dsp_unit_write_outputs_core' with
        the parameters "rscid=9,width=24". (HDL-193)
Presto compilation completed successfully. (ccs_in_v1_rscid9_width24)
Information: Building the design 'ccs_in_v1' instantiated from design 'dsp_unit_write_outputs_core' with
        the parameters "rscid=14,width=1". (HDL-193)
Presto compilation completed successfully. (ccs_in_v1_rscid14_width1)
1
if { [current_design_name] != $DESIGN_NAME } {
    rename_design [current_design_name] $DESIGN_NAME
}
link

  Linking design 'audioport'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/audioport.db, etc
  NangateOpenCellLibrary (library) /research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.db
  dw_foundation.sldb (library) /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/dw_foundation.sldb

1
set file_name [concat ${DESIGN_NAME}_elaborated.ddc]
audioport_elaborated.ddc
write -hierarchy -format ddc -output ${OUTPUT_DIR}/$file_name $DESIGN_NAME
Writing ddc file 'output/audioport_elaborated.ddc'.
1
#####################################################################################
#  CONSTRAINTS
#####################################################################################
set_operating_conditions -library $DC_TARGET_LIBRARY $DC_OPERATING_CONDITIONS
Using operating conditions 'typical' found in library 'NangateOpenCellLibrary'.
1
if { [info exists SDC_FILE ] } {
    if { [file exists $SDC_FILE ] } {
        echo "4_dc_srtl_synthesis: Reading SDC_FILE ${SDC_FILE}"
        read_sdc -echo $SDC_FILE
    }
}
4_dc_srtl_synthesis: Reading SDC_FILE input/audioport.sdc

Reading SDC version 2.1...
##############################################
# audioport.sdc: Timing Constraints File
##############################################
##############################################
# clk clock domain
##############################################
# 1. Define clock period and clock edge times in ns
create_clock -name clk -period 17.5 clk
set_clock_latency  0. clk
set_clock_uncertainty 0.0 clk
# 2. Define reset input timing w.r.t. clock in ns
set_input_delay  -clock clk 8.25 rst_n
# 3. Define input external delays (arrival times) wrt clock in ns
set_input_delay -clock clk 5.0 PSEL
set_input_delay -clock clk 5.0 PENABLE
set_input_delay -clock clk 5.0 PWRITE
set_input_delay -clock clk 5.0 PADDR
set_input_delay -clock clk 5.0 PWDATA
set_input_delay -clock clk 5.0 test_mode_in
set_input_delay -clock clk 5.0 scan_en_in
# 4. Define output external delays (setup times) wrt clock in ns
set_output_delay -clock clk 5.0 PRDATA
set_output_delay -clock clk 5.0 PREADY
set_output_delay -clock clk 5.0 PSLVERR
set_output_delay -clock clk 5.0 irq_out
##############################################
# mclk clock domain
##############################################
# 1. Define clock period and clock edge times in ns
create_clock -name mclk -period 54.25 mclk
# 2. Define input external delays (arrival times) wrt clock in ns
# 3. Define output external delays (setup times) wrt clock in ns
set_output_delay -clock mclk 0.0 ws_out
set_output_delay -clock mclk 0.0 sck_out
set_output_delay -clock mclk 0.0 sdo_out
set_clock_groups -asynchronous -name audioport_clk_domains -group clk -group mclk
##############################################
# Input drives and output loads
##############################################
set_load 0.2 [all_outputs]
##############################################
# Timing Exceptions
##############################################
#set_case_analysis 0 scan_en_in
#set_case_analysis 0 test_mode_in
1
if { [info exists SYNTHESIS_CONSTRAINTS_FILE ] } {
    source -echo $SYNTHESIS_CONSTRAINTS_FILE
}
if { $EDA_TOOL == "Design-Compiler" } {
    set_ungroup control_unit_1 false
    set_ungroup dsp_unit_1     false
    set_ungroup i2s_unit_1     false
    set_ungroup cdc_unit_1     false
}
if { $EDA_TOOL == "Genus" } {
    set_db [vfind / -hinst control_unit_1] .ungroup_ok false
    set_db [vfind / -hinst dsp_unit_1]     .ungroup_ok false
    set_db [vfind / -hinst cdc_unit_1]     .ungroup_ok false
    set_db [vfind / -hinst i2s_unit_1]     .ungroup_ok false
}
# Create path groups
suppress_message UID-101
set all_clocks [get_clocks -quiet]
{clk mclk}
set clock_ports [filter_collection [get_attribute [get_clocks -quiet] sources] object_class==port]
{clk mclk}
set non_clock_inputs [remove_from_collection [all_inputs] ${clock_ports} ] 
{rst_n PSEL PENABLE PWRITE PADDR[31] PADDR[30] PADDR[29] PADDR[28] PADDR[27] PADDR[26] PADDR[25] PADDR[24] PADDR[23] PADDR[22] PADDR[21] PADDR[20] PADDR[19] PADDR[18] PADDR[17] PADDR[16] PADDR[15] PADDR[14] PADDR[13] PADDR[12] PADDR[11] PADDR[10] PADDR[9] PADDR[8] PADDR[7] PADDR[6] PADDR[5] PADDR[4] PADDR[3] PADDR[2] PADDR[1] PADDR[0] PWDATA[31] PWDATA[30] PWDATA[29] PWDATA[28] PWDATA[27] PWDATA[26] PWDATA[25] PWDATA[24] PWDATA[23] PWDATA[22] PWDATA[21] PWDATA[20] PWDATA[19] PWDATA[18] PWDATA[17] PWDATA[16] PWDATA[15] PWDATA[14] PWDATA[13] PWDATA[12] PWDATA[11] PWDATA[10] PWDATA[9] PWDATA[8] PWDATA[7] PWDATA[6] PWDATA[5] PWDATA[4] PWDATA[3] PWDATA[2] PWDATA[1] PWDATA[0] test_mode_in scan_en_in}
unsuppress_message UID-101
foreach_in_collection clock $all_clocks {
    if { [get_attribute -quiet $clock sources] != "" } {
        set clock_name [get_object_name $clock]
        set reglist [all_registers -clock $clock_name]
        if { [llength $reglist] > 0 } {
            group_path -name ${clock_name}_reg2reg -from [all_registers -clock $clock_name -clock_pins] -to [all_registers -data_pins]
            group_path -name ${clock_name}_in2reg  -from $non_clock_inputs -to [all_registers -clock $clock_name -data_pins]
            group_path -name ${clock_name}_reg2out -from [all_registers -clock $clock_name -clock_pins] -to [all_outputs]
        }
        group_path -name ${clock_name}_in2out  -from [all_inputs] -to [all_outputs]
    }
}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'alt1' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
Information: Changed wire load model for 'apparch' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
Information: Updating graph... (UID-83)
Information: Updating graph... (UID-83)
Information: Updating graph... (UID-83)
Information: Updating graph... (UID-83)
Information: Updating graph... (UID-83)
Information: Updating graph... (UID-83)
# Enable hold fixing
if { $SYNTHESIS_FIX_HOLD == 1 } {
    foreach clock $CLOCK_NAMES {
        set_fix_hold $clock
    }
}
#####################################################################################
#  COMPILATION
#####################################################################################
set_fix_multiple_port_nets -all -buffer_constants
1
if {$INSERT_SCAN_CHAINS > 0 } {

    #####################################################################################
    #  COMPILATION WITH DFT
    #####################################################################################

    if { $GATE_CLOCK == 1 } {
        set_clock_gating_style -max_fanout $CLOCK_GATE_MAX_FANOUT \
                               -positive_edge_logic {integrated } \
                               -negative_edge_logic {or} \
                               -control_point before \
                               -control_signal scan_enable 
        eval "compile_ultra $DC_COMPILE_OPTIONS -gate_clock -scan"
    } else {
        eval "compile_ultra $DC_COMPILE_OPTIONS -scan"
    }

    set file_name [concat ${DESIGN_NAME}_compiled.ddc]
    write -hierarchy -format ddc -output ${OUTPUT_DIR}/$file_name $DESIGN_NAME

    
    if { [file exists $DFT_SETUP_FILE] } {
        source -echo $DFT_SETUP_FILE
    }
    
    if { [info exists "DFT_AUTOFIX_SCRIPT" ] } {
        source -echo $DFT_AUTOFIX_SCRIPT
    }
    
    create_test_protocol -infer_clock -infer_asynch
    dft_drc
    dft_drc -verbose > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_dft_drc.txt
    preview_dft        > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_preview_dft.txt
    insert_dft

    compile_ultra -incremental -scan

} else {

    #####################################################################################
    #  COMPILATION WITHOUT DFT
    #####################################################################################

    if { $GATE_CLOCK == 1 } {
        set_clock_gating_style -max_fanout $CLOCK_GATE_MAX_FANOUT \
                               -positive_edge_logic {integrated } \
                               -negative_edge_logic {or}
        eval "compile_ultra $DC_COMPILE_OPTIONS -gate_clock"
    } else {
        eval "compile_ultra $DC_COMPILE_OPTIONS"
    }
    
}

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 16
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated 
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -scan -gate_clock                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 43759                                  |
| Number of User Hierarchies                              | 29                                     |
| Sequential Cell Count                                   | 15141                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 11                                     |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 1556                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 15141                                  |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 242 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'audioport'

Loaded alib file '/research/cas/public/DT3_2025/lib/logic_lib/alib/alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_staller_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/tick_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/clr_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/filter_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level0_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level1_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio0_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio1_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_start_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_done_synci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp0_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp1_rsci before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/ccs_ccore_start_rsci before Pass 1 (OPT-776)
Information: Ungrouping 24 of 1036 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dsp_unit_dsp_proc'
Information: Added key list 'DesignWare' to design 'dsp_unit_dsp_proc'. (DDB-72)
 Implement Synthetic for 'dsp_unit_dsp_proc'.
  Processing 'control_unit'
Information: Added key list 'DesignWare' to design 'control_unit'. (DDB-72)
 Implement Synthetic for 'control_unit'.
  Processing 'dsp_unit'
  Processing 'audioport'
  Processing 'i2s_unit'
Information: Added key list 'DesignWare' to design 'i2s_unit'. (DDB-72)
 Implement Synthetic for 'i2s_unit'.
  Processing 'cdc_unit'
 Implement Synthetic for 'cdc_unit'.
  Processing 'SNPS_CLOCK_GATE_HIGH_i2s_unit_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cdc_unit_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dsp_unit_write_outputs_core_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_dsp_proc_fsm'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_control_unit_0'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 171 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: Skipping clock gating on design audioport, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control_unit_DW01_inc_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control_unit_DW01_inc_J2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control_unit_DW01_inc_J2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control_unit_DW01_inc_J2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design i2s_unit_DW01_inc_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_dsp_proc_fsm, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_write_outputs_core_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dsp_unit_dsp_proc_DP_OP_705J1_123_5522_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dsp_unit_dsp_proc_DP_OP_704J1_122_5522_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_i2s_unit_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cdc_unit_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_regs_proc_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_write_outputs_core_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_write_outputs_core_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dsp_unit_dsp_proc_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_control_unit_503, since there are no registers. (PWR-806)
Information: Performing clock-gating on design cdc_unit. (PWR-730)
Information: Performing clock-gating on design i2s_unit. (PWR-730)
Information: Performing clock-gating on design control_unit. (PWR-730)
Information: Performing clock-gating on design dsp_unit_dsp_proc. (PWR-730)
Information: Performing clock-gating on design dsp_unit. (PWR-730)
Information: There are 171 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: There are 171 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:32  193904.4      0.00       0.0    4968.7                           5471945.0000
    0:03:35  193902.0      0.00       0.0    5113.3                           5471892.5000

  Beginning Constant Register Removal
  -----------------------------------
    0:03:38  200223.5      0.00       0.0    5113.3                           5806046.0000
    0:03:40  200223.5      0.00       0.0    5113.3                           5806046.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:04:01  142203.3      0.00       0.0    1028.4                           2725988.7500
    0:04:01  142203.3      0.00       0.0    1028.4                           2725988.7500
    0:04:01  142203.3      0.00       0.0    1028.4                           2725988.7500
    0:04:02  142203.3      0.00       0.0    1028.4                           2725988.7500
    0:04:07  142199.1      0.00       0.0    1028.0                           2725941.2500
    0:04:10  142199.1      0.00       0.0    1028.0                           2725941.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:32  139547.3      0.00       0.0     930.7                           2594887.2500
    0:04:36  134397.0      0.00       0.0     930.2                           2332611.0000
    0:04:36  134397.0      0.00       0.0     930.2                           2332611.0000
    0:04:36  134397.0      0.00       0.0     930.2                           2332611.0000
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:41  134218.3      0.00       0.0     766.6                           2312334.7500
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:04:42  134238.5      0.00       0.0       0.0                           2313376.7500
    0:04:42  134238.5      0.00       0.0       0.0                           2313376.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:42  134238.5      0.00       0.0       0.0                           2313376.7500
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:04:50  136734.1      0.00       0.0       0.0                           2437610.0000
    0:04:50  146355.3      0.00       0.0       0.0                           2945742.7500
    0:04:50  146355.3      0.00       0.0       0.0                           2945742.7500
    0:04:50  146355.3      0.00       0.0       0.0                           2945742.7500
    0:04:53  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:53  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:53  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:53  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:53  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000
    0:04:54  135283.9      0.00       0.0       0.0                           2330802.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:57  135284.9      0.00       0.0       0.0                           2330830.7500
    0:05:00  134970.5      0.00       0.0       0.0                           2331392.5000
    0:05:00  134970.5      0.00       0.0       0.0                           2331392.5000
    0:05:00  134970.5      0.00       0.0       0.0                           2331392.5000
    0:05:03  134945.0      0.00       0.0       0.0                           2327600.0000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
    0:05:19  133782.8      0.00       0.0       0.0                           2306692.5000
Loading db file '/research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'output/audioport_compiled.ddc'.
#################################################################################
# Scan Chain Setup File for audioport
#################################################################################
# Scan clock (rises at 45ns, falls at 55ns, test clock period is 100ns by default)
set_dft_signal -view existing_dft -type ScanClock -timing { 45 55 } -port clk
Accepted dft signal specification for modes: all_dft
# Reset
set_dft_signal -view existing_dft -type Reset -port rst_n -active_state 0
Accepted dft signal specification for modes: all_dft
# Test mode select input tied to low in test mode
set_dft_signal -view existing_dft -type Constant -port test_mode_in -active_state 1
Accepted dft signal specification for modes: all_dft
# Unused clock input mclk tied to low in test mode
set_dft_signal -view existing_dft -type Constant -port mclk -active_state 0
Accepted dft signal specification for modes: all_dft
# Scan enable input    
set_dft_signal -view spec -type ScanEnable -port scan_en_in -active_state 1
Accepted dft signal specification for modes: all_dft
# Settings for two scan paths
set_scan_configuration -style multiplexed_flip_flop \
                       -chain_count 2 \
                       -clock_mixing mix_clocks 
Accepted scan configuration for modes: all_dft
# Scan path inputs and outputs
set_dft_signal -view spec -type ScanDataIn  -port "PADDR[0]"
Accepted dft signal specification for modes: all_dft
set_dft_signal -view spec -type ScanDataOut -port "PRDATA[0]"
Accepted dft signal specification for modes: all_dft
set_dft_signal -view spec -type ScanDataIn  -port "PADDR[1]"
Accepted dft signal specification for modes: all_dft
set_dft_signal -view spec -type ScanDataOut -port "PRDATA[1]"
Accepted dft signal specification for modes: all_dft
if { $EDA_TOOL == "Design-Compiler" } {

    # Define clock port as test data used for fixing
    set_dft_signal -view spec -type TestData -port clk

    # Enable fixing of uncontrollable clock, reset and set pins of flip-flops
    set_dft_configuration     -fix_clock enable
    set_dft_configuration     -fix_reset enable
    set_dft_configuration     -fix_set   enable

    # Chose OR-gate based solution
    set_autofix_configuration -type clock -control_signal test_mode_in
    set_autofix_configuration -type set   -control_signal test_mode_in
    set_autofix_configuration -type reset -control_signal test_mode_in

} 
Accepted dft signal specification for modes: all_dft
Accepted dft configuration specification.
Accepted dft configuration specification.
Accepted dft configuration specification.
Error: Control signal port test_mode_in must have the TestMode, ScanEnable, or lbistEnable signal type. (TESTXG-10)
Discarded Autofix configuration specifications.
Error: Control signal port test_mode_in must have the TestMode, ScanEnable, or lbistEnable signal type. (TESTXG-10)
Discarded Autofix configuration specifications.
Error: Control signal port test_mode_in must have the TestMode, ScanEnable, or lbistEnable signal type. (TESTXG-10)
Discarded Autofix configuration specifications.
if { $EDA_TOOL == "Genus" } {

    fix_dft_violations -test_control test_mode_in -async_set -async_reset

}
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port clk (45.0,55.0). (TEST-260)
  ...inferring asynchronous signals...
Information: Inferred active low asynchronous control port rst_n. (TEST-261)
In mode: all_dft...
  Pre-DFT DRC enabled
Information: There are 171 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
        ...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...
  ...saving simulation value info...

-----------------------------------------------------------------
Begin Pre-DFT violations...

Information: There are 1004 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2010

-----------------------------------------------------------------

1005 PRE-DFT VIOLATIONS
  1005 Test pin of clock gating cell is unconnected violations (TEST-130)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1005 out of 16146 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *1005 cells are clock gating cells
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *15134 cells are valid scan cells
      *   7 cells are non-scan shift-register cells

Information: Test design rule checking completed. (TEST-123)
Current design is 'audioport'.
Current design is 'audioport'.
Current design is 'audioport'.
Current design is 'audioport'.
  Information: Using test design rule information from previous dft_drc run.
    Running Autofix
Information: No test design rule violation needs to be fixed by Autofix. (TEST-215)
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Information: There are 172 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental -scan                                                  |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 39044                                  |
| Number of User Hierarchies                              | 1010                                   |
| Sequential Cell Count                                   | 16146                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 10                                     |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 16142                                  |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 167 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 172 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Information: There are 172 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12  133786.6      0.00       0.0       0.0                           2306764.5000
    0:00:12  133786.6      0.00       0.0       0.0                           2306764.5000

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20  133785.5      0.00       0.0       0.0                           2306735.7500
    0:00:24  149423.9      0.00       0.0       0.0                           3064283.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:28  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:29  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:29  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:31  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:32  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:34  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136201.8      0.00       0.0       0.0                           2351102.0000
    0:00:35  136202.9      0.00       0.0       0.0                           2351130.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:36  136202.9      0.00       0.0       0.0                           2351130.5000
    0:00:39  136202.9      0.00       0.0       0.0                           2351130.5000
    0:00:59  134893.7      0.00       0.0       0.0                           2323188.5000
    0:01:06  133885.8      0.00       0.0       0.0                           2308282.5000
    0:01:06  133885.8      0.00       0.0       0.0                           2308282.5000
    0:01:06  133885.8      0.00       0.0       0.0                           2308282.5000
    0:01:06  133885.8      0.00       0.0       0.0                           2308282.5000
    0:01:09  133882.3      0.00       0.0       0.0                           2308110.2500
Loading db file '/research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
remove_unconnected_ports -blast_buses [find -hierarchy cell "*" ]
Removing port 'cfg_reg_in[31]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[30]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[29]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[28]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[27]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[26]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[25]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[24]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[23]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[22]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[21]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[20]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[19]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[18]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[17]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[16]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[15]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[14]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[13]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[12]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[11]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[10]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[9]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[8]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[7]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[6]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[5]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[4]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[3]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[2]' from design 'dsp_unit_test_1'
Removing port 'cfg_reg_in[1]' from design 'dsp_unit_test_1'
Removing port 'PADDR[31]' from design 'control_unit_test_1'
Removing port 'PADDR[30]' from design 'control_unit_test_1'
Removing port 'PADDR[29]' from design 'control_unit_test_1'
Removing port 'PADDR[28]' from design 'control_unit_test_1'
Removing port 'PADDR[27]' from design 'control_unit_test_1'
Removing port 'PADDR[26]' from design 'control_unit_test_1'
Removing port 'PADDR[25]' from design 'control_unit_test_1'
Removing port 'PADDR[24]' from design 'control_unit_test_1'
Removing port 'PADDR[23]' from design 'control_unit_test_1'
Removing port 'PADDR[22]' from design 'control_unit_test_1'
Removing port 'PADDR[21]' from design 'control_unit_test_1'
Removing port 'PADDR[20]' from design 'control_unit_test_1'
Removing port 'PADDR[19]' from design 'control_unit_test_1'
Removing port 'PADDR[18]' from design 'control_unit_test_1'
Removing port 'PADDR[17]' from design 'control_unit_test_1'
Removing port 'PADDR[16]' from design 'control_unit_test_1'
Removing port 'PADDR[15]' from design 'control_unit_test_1'
Removing port 'PADDR[14]' from design 'control_unit_test_1'
Removing port 'PADDR[13]' from design 'control_unit_test_1'
Removing port 'PADDR[12]' from design 'control_unit_test_1'
Removing port 'PADDR[11]' from design 'control_unit_test_1'
Removing port 'PADDR[10]' from design 'control_unit_test_1'
Removing port 'PADDR[1]' from design 'control_unit_test_1'
Removing port 'PADDR[0]' from design 'control_unit_test_1'
Removing port 'PSLVERR' from design 'control_unit_test_1'
Removing port 'PREADY' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[31]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[30]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[29]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[28]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[27]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[26]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[25]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[24]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[23]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[22]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[21]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[20]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[19]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[18]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[17]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[16]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[15]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[14]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[13]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[12]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[11]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[10]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[9]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[8]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[7]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[6]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[5]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[4]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[3]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[2]' from design 'control_unit_test_1'
Removing port 'cfg_reg_out[1]' from design 'control_unit_test_1'
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: There are 172 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05  133882.3      0.00       0.0       0.0                           2308112.0000
    0:00:30  133633.1      0.00       0.0       0.0                           2304128.5000
Loading db file '/research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
if { $SYNTHESIS_FIX_HOLD == 1 } {
    echo "4_dc_srtl_synthesis: Fixing hold violations with compile -incremental -only_hold_time"
    compile -incremental -only_hold_time
}
#####################################################################################
#  WRITE OUT RESULTS
#####################################################################################
if { $RTL_POWER_ESTIMATION == 1 } {
    read_saif -auto_map_names -input ${RESULTS_DIR}/${DESIGN_NAME}_rtl.saif -instance_name ${TESTBENCH_NAME}/${DUT_INSTANCE_NAME} -verbose
    report_power  > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_power.txt
    report_saif -hier -rtl_saif -missing > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_saif.txt
    saif_map -write_map ${RESULTS_DIR}/${DESIGN_NAME}_rtl.saifmap ; # Required by ICC2
}
Information: Writing SAIF name mapping information to file 'results/audioport_rtl.saifmap'. (PWR-635)
1
report_area -hierarchy -designware -nosplit  > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_area.txt
report_reference -hierarchy                  > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_reference.txt
report_timing  -delay_type max               > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_timing_setup.txt
report_timing -delay_type min                > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_timing_hold.txt
report_qor                                   > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_qor.txt
report_clock_timing -type summary            > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_gatelevel_clock_summary.txt
if {$INSERT_SCAN_CHAINS > 0 } {
    report_scan_path > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_scan_path.txt
}
if { $GATE_CLOCK == 1 } {
    report_clock_gating -verbose > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_clock_gating_summary.txt
    report_clock_gating -style > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_clock_gating_style.txt
    report_clock_gating -structure > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_clock_gating_structure.txt
    report_clock_gating -gated > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_clock_gating_gated.txt
    report_clock_gating -ungated > ${REPORTS_DIR}/4_dc_${DESIGN_NAME}_clock_gating_ungated.txt
}
change_names -rules verilog -hierarchy
1
write -hierarchy -format ddc -output ${OUTPUT_DIR}/${DESIGN_NAME}_gatelevel.ddc $DESIGN_NAME
Writing ddc file 'output/audioport_gatelevel.ddc'.
1
if {$INSERT_SCAN_CHAINS > 0 } {
    write_test_protocol -output ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.spf
    write_scan_def -output ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.scandef
}
Writing test protocol file '/study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/results/audioport_gatelevel.spf' for mode 'Internal_scan'...
1
write_sdc -version 1.7 ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.sdc
1
set verilogout_show_unconnected_pins  true
true
write -hierarchy -format verilog -output ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.v
Writing verilog file '/study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/results/audioport_gatelevel.v'.
1
if { $DC_WRITE_PARASITICS == 1 } {
    write_sdf -version 2.1 ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.sdf
}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir/results/audioport_gatelevel.sdf'. (WT-3)
1
set_svf -off
1
set systemTime [clock seconds]
1746309821
puts "Script end time: [clock format $systemTime -format %H:%M:%S]"
Script end time: 01:03:41
if { $INTERACTIVE == 0} {
    exit
} else {

# In interactive mode, create path categories for Timing > New Path Analyzer
    foreach_in_collection path_group [get_path_groups] {
        set group_name [get_object_name $path_group]
        set collname ${group_name}_max
        set $collname [get_timing_paths -group $group_name -delay_type max -nworst $SYNOPSYS_PATHANALYZER_PATHS -max $SYNOPSYS_PATHANALYZER_PATHS -slack_lesser_than $SYNOPSYS_PATHANALYZER_SLACK_LIMIT ]
        set collname ${group_name}_min
        set $collname [get_timing_paths -group $group_name -delay_type min -nworst $SYNOPSYS_PATHANALYZER_PATHS -max $SYNOPSYS_PATHANALYZER_PATHS -slack_lesser_than $SYNOPSYS_PATHANALYZER_SLACK_LIMIT ]
    }
}
dc_shell> exit

Memory usage for this session 565 Mbytes.
Memory usage for this session including child processes 565 Mbytes.
CPU usage for this session 516 seconds ( 0.14 hours ).
Elapsed time for this session 766 seconds ( 0.21 hours ).

Thank you...

