*****************************************************************

  Device    [IREG_IDDR_HP]

  Author    [wxcao]

  Abstract  [The Prim Device Of IREG_IDDR_HP]

  Revision History:

********************************************************************************/
prim
device IREG_IDDR_HP
{
    parameter
    (
        //iolhp_il_srce
        config string    CP_ISR_SYNC        = "ASYNC"   ,
        config string    CP_ISR_EN          = "FALSE"   ,
        config bit       CP_GRS_DIS         = 1'b0      ,
        config string    CP_IHSMEM_EN       = "RESET"   ,
        config string    CP_DDRI_EN         = "FALSE"   ,
        config bit       CP_NUM_ICE         = 1'b0      ,
        //iolhp_il_gearctrl
        config string    CP_DES_DDREN       = "FALSE"   ,
        config string    CP_DES_SDREN       = "FALSE"   ,
        config string    CP_ISERDES_MODE    = "SDR1TO2" ,
        config string    CP_LSMEM_EN        = "RESET"   ,
        config string    CP_SAMEPIPELINE_EN = "FALSE"   ,
        config string    CP_ISAME_EN        = "FALSE"   ,
        config string    CP_IOPPOSITE_EN    = "FALSE"   ,
        config string    CP_ILTHEN          = "FALSE"   ,
        config string    CP_IDFFEN          = "FALSE"   ,
        config string    CP_OVERSAMPLE_EN   = "FALSE"   ,
        config string    CP_MASTER          = "MASTER"  ,
        config string    CP_NETWORKING_EN   = "FALSE"   ,
        config string    CP_BITSLIP_EN      = "FALSE"   ,
        //iolhp_il_gear
        config string    CP_IFIFO_EN        = "FALSE"   ,
        config bit       CP_INIT_Q0         = 1'b0      ,
        config bit       CP_INIT_Q1         = 1'b0      ,
        config bit       CP_INIT_Q2         = 1'b0      ,
        config bit       CP_INIT_Q3         = 1'b0      ,
        config string    CP_SRVAL_Q0        = "RESET"   ,
        config string    CP_SRVAL_Q1        = "RESTE"   ,
        config string    CP_SRVAL_Q2        = "RESTE"   ,
        config string    CP_SRVAL_Q3        = "RESET"
    );
    port
    (
        input            SR                             ,
        input            ICE0                           ,
        input            ICE1                           ,
        input            CLK_STG0                       ,
        input            CLKB_STG0                      ,
        input            HSMEM_CLK                      ,
        input            HSMEM_CLKB                     ,
        input            CLK_STG1_0                     ,
        input            CLK_STG1_1                     ,
        input            CLK_STG1_2                     ,
        input            CLK_STG2_0                     ,
        input            CLK_STG2_1                     ,
        input            CLK_STG3                       ,
        input            CLK_FOR_BS                     ,
        input            DI_TO_GEAR                     ,
        input            BITSLIP                        ,
        input            ISHIFTIN0                      ,
        input            ISHIFTIN1                      ,
        input            IFIFO_WADDR[2:0]               ,
        input            IFIFO_RADDR[2:0]               ,
        output           BSCLK                          ,
        output           RSTN_OUT                       ,
        output           RX_DATA[7:0]                   ,
        output           ISHIFTOUT0                     ,
        output           ISHIFTOUT1
    );

}; // end of device IREG_IDDR_HP


