# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Intel Arc A770 on RISC-V
 - [https://www.reddit.com/r/RISCV/comments/1ftep9u/intel_arc_a770_on_riscv](https://www.reddit.com/r/RISCV/comments/1ftep9u/intel_arc_a770_on_riscv)
 - RSS feed: $source
 - date published: 2024-10-01T03:31:23+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1ftep9u/intel_arc_a770_on_riscv/"> <img src="https://external-preview.redd.it/qnWouQEt_H0sp1hAjEYZ3mRrwqYJnJK3sM2G882TWOs.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=64d1a60a19689c1c737a741aed05dd149ac12e9c" alt="Intel Arc A770 on RISC-V" title="Intel Arc A770 on RISC-V" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>Up until this point Intel GPUs did not support RISC-V. Thanks to the new Xe driver and the work by Revy! Requires Linux 6.12+.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/archanox"> /u/archanox </a> <br/> <span><a href="https://x.com/rabenda_issimo/status/1840775703811567916?s=46">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1ftep9u/intel_arc_a770_on_riscv/">[comments]</a></span> </td></tr></table>

