module partsel_00844(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [31:2] x4;
  wire [27:5] x5;
  wire [3:29] x6;
  wire [4:29] x7;
  wire signed [24:0] x8;
  wire [3:31] x9;
  wire [6:28] x10;
  wire signed [30:1] x11;
  wire [4:25] x12;
  wire signed [29:6] x13;
  wire signed [2:27] x14;
  wire signed [2:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [3:25] p0 = 787056345;
  localparam signed [31:0] p1 = 322208507;
  localparam [29:1] p2 = 401073057;
  localparam [24:2] p3 = 722918324;
  assign x4 = p3;
  assign x5 = (p2[15 + s2 -: 3] ^ p3[14]);
  assign x6 = (x1[25 + s0 +: 2] | ((ctrl[3] || !ctrl[3] && ctrl[2] ? ({x2[21 -: 2], x5[30 + s3 +: 3]} ^ (p2 & x5[18 +: 1])) : x5[18 + s0 -: 7]) - x0[13 -: 4]));
  assign x7 = x3[13 + s3 +: 7];
  assign x8 = {2{x1[22 + s1 -: 1]}};
  assign x9 = (({{{2{(x7[15 +: 1] ^ x5[13 -: 4])}}, (p1 | (p0[17 +: 4] | p2))}, p3[15 + s2]} - x7) + {2{p2[10]}});
  assign x10 = {({2{(!ctrl[0] && !ctrl[0] || !ctrl[3] ? p1 : (x7[20 -: 2] & p1[11 + s3 +: 4]))}} - (x7[18 +: 4] - {(x5 + x4[20 + s2 +: 4]), p0[9 + s3 -: 2]})), (ctrl[0] && ctrl[2] || ctrl[2] ? {p2[23], (p0 & p0)} : (((p1[18 + s2] ^ (p0 ^ x8)) + {2{p0[12 + s1]}}) | p3[16]))};
  assign x11 = (!ctrl[3] || !ctrl[0] && ctrl[3] ? {x5[14 +: 3], (p1 ^ x8[27 + s3 +: 7])} : p1[5 + s1]);
  assign x12 = x8[16];
  assign x13 = (x12[23 + s1 -: 8] + x3[19]);
  assign x14 = (p3[15] + (p0[18 + s3 -: 7] + p2[14 + s1]));
  assign x15 = x9[13];
  assign y0 = (({2{(x1[16 + s3] | (p2 ^ p0[27 + s3 +: 8]))}} - x5[18 +: 2]) & ({(x4[24 + s0 +: 7] - (p2[9 +: 4] | p0[6 + s2])), p0} & (((p2 | x1) + p3[5 + s3]) ^ p1)));
  assign y1 = p3;
  assign y2 = x8[13 -: 2];
  assign y3 = {(x3[18] | (x0[9 + s3 -: 3] - (!ctrl[3] || !ctrl[2] || ctrl[3] ? (x14 & x14[4 + s0 +: 3]) : (!ctrl[2] || ctrl[3] && ctrl[1] ? (x5[16 +: 4] ^ p3[22]) : x10)))), x9[27 + s1 +: 6]};
endmodule
