Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 22 23:04:25 2025
| Host         : DESKTOP-KPUS47E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.943        0.000                      0                 8357        0.093        0.000                      0                 8357       55.055        0.000                       0                  4511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        86.943        0.000                      0                 8357        0.093        0.000                      0                 8357       55.055        0.000                       0                  4511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       86.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.943ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.124ns  (logic 8.791ns (36.441%)  route 15.333ns (63.559%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 115.357 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.973 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.973    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    23.154 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37/O[2]
                         net (fo=3, routed)           1.025    24.179    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37_n_5
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.230    24.409 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16/O
                         net (fo=2, routed)           0.484    24.893    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.097    24.990 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8/O
                         net (fo=2, routed)           0.568    25.558    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    25.843 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.843    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.469    26.542    U_CORE/FRACTIONAL_DECIMATOR/acc0[29]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.225    26.767 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3/O
                         net (fo=1, routed)           0.000    26.767    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    27.066 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.066    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    27.225 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_4/O[0]
                         net (fo=1, routed)           1.181    28.406    U_APB/U_MPRAM/O[0]
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.224    28.630 r  U_APB/U_MPRAM/filter_out[12]_i_1/O
                         net (fo=1, routed)           0.000    28.630    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][12]
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.357   115.357    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[12]/C
                         clock pessimism              0.221   115.578    
                         clock uncertainty           -0.035   115.543    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.030   115.573    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[12]
  -------------------------------------------------------------------
                         required time                        115.573    
                         arrival time                         -28.630    
  -------------------------------------------------------------------
                         slack                                 86.943    

Slack (MET) :             86.962ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.106ns  (logic 8.863ns (36.766%)  route 15.243ns (63.234%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 115.357 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.973 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.973    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    23.154 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37/O[2]
                         net (fo=3, routed)           1.025    24.179    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37_n_5
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.230    24.409 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16/O
                         net (fo=2, routed)           0.484    24.893    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.097    24.990 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8/O
                         net (fo=2, routed)           0.568    25.558    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    25.843 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.843    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.469    26.542    U_CORE/FRACTIONAL_DECIMATOR/acc0[29]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.225    26.767 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3/O
                         net (fo=1, routed)           0.000    26.767    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    27.066 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.066    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    27.296 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_4/O[1]
                         net (fo=1, routed)           1.091    28.388    U_APB/U_MPRAM/O[1]
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.225    28.613 r  U_APB/U_MPRAM/filter_out[13]_i_1/O
                         net (fo=1, routed)           0.000    28.613    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][13]
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.357   115.357    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[13]/C
                         clock pessimism              0.221   115.578    
                         clock uncertainty           -0.035   115.543    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.032   115.575    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[13]
  -------------------------------------------------------------------
                         required time                        115.575    
                         arrival time                         -28.613    
  -------------------------------------------------------------------
                         slack                                 86.962    

Slack (MET) :             86.979ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.108ns  (logic 8.876ns (36.818%)  route 15.232ns (63.182%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 115.360 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.973 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.973    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    23.154 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37/O[2]
                         net (fo=3, routed)           1.025    24.179    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37_n_5
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.230    24.409 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16/O
                         net (fo=2, routed)           0.484    24.893    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.097    24.990 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8/O
                         net (fo=2, routed)           0.568    25.558    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    25.843 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.843    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.469    26.542    U_CORE/FRACTIONAL_DECIMATOR/acc0[29]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.225    26.767 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3/O
                         net (fo=1, routed)           0.000    26.767    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    27.066 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.066    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    27.300 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_4/O[3]
                         net (fo=1, routed)           1.080    28.380    U_APB/U_MPRAM/O[3]
    SLICE_X26Y83         LUT3 (Prop_lut3_I1_O)        0.234    28.614 r  U_APB/U_MPRAM/filter_out[15]_i_2/O
                         net (fo=1, routed)           0.000    28.614    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][15]
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.360   115.360    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]/C
                         clock pessimism              0.236   115.596    
                         clock uncertainty           -0.035   115.561    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.032   115.593    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]
  -------------------------------------------------------------------
                         required time                        115.593    
                         arrival time                         -28.614    
  -------------------------------------------------------------------
                         slack                                 86.979    

Slack (MET) :             87.177ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.891ns  (logic 8.819ns (36.913%)  route 15.072ns (63.087%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 115.357 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.973 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.973    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    23.154 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37/O[2]
                         net (fo=3, routed)           1.025    24.179    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_37_n_5
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.230    24.409 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16/O
                         net (fo=2, routed)           0.484    24.893    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_16_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.097    24.990 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8/O
                         net (fo=2, routed)           0.568    25.558    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_8_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    25.843 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.843    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.469    26.542    U_CORE/FRACTIONAL_DECIMATOR/acc0[29]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.225    26.767 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3/O
                         net (fo=1, routed)           0.000    26.767    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    27.066 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.066    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.247 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.920    28.168    U_APB/U_MPRAM/O[2]
    SLICE_X28Y82         LUT3 (Prop_lut3_I1_O)        0.230    28.398 r  U_APB/U_MPRAM/filter_out[14]_i_1/O
                         net (fo=1, routed)           0.000    28.398    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][14]
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.357   115.357    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[14]/C
                         clock pessimism              0.221   115.578    
                         clock uncertainty           -0.035   115.543    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.032   115.575    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[14]
  -------------------------------------------------------------------
                         required time                        115.575    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                 87.177    

Slack (MET) :             87.360ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.741ns  (logic 7.544ns (31.776%)  route 16.197ns (68.224%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 115.359 - 111.111 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.462     4.507    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.393     4.900 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/Q
                         net (fo=180, routed)         2.824     7.725    U_CORE/FRACTIONAL_DECIMATOR/cur_count[0]
    SLICE_X18Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.822 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10/O
                         net (fo=2, routed)           2.527    10.349    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10_n_0
    DSP48_X5Y21          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      2.823    13.172 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45/P[2]
                         net (fo=2, routed)           3.161    16.333    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_n_103
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.101    16.434 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472/O
                         net (fo=2, routed)           0.603    17.037    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.239    17.276 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475/O
                         net (fo=1, routed)           0.000    17.276    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    17.560 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.560    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.717 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232/O[0]
                         net (fo=2, routed)           0.741    18.459    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232_n_7
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.209    18.668 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177/O
                         net (fo=2, routed)           0.467    19.135    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.239    19.374 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181/O
                         net (fo=1, routed)           0.000    19.374    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.786 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.786    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    19.945 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70/O[0]
                         net (fo=3, routed)           2.013    21.957    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70_n_7
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.224    22.181 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130/O
                         net (fo=2, routed)           0.481    22.663    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130_n_0
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.097    22.760 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62/O
                         net (fo=2, routed)           0.495    23.255    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.097    23.352 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66/O
                         net (fo=1, routed)           0.000    23.352    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.764 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.764    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.853 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.853    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    24.083 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_8/O[1]
                         net (fo=7, routed)           0.632    24.715    U_CORE/FRACTIONAL_DECIMATOR/acc0[17]
    SLICE_X36Y61         LUT5 (Prop_lut5_I3_O)        0.225    24.940 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26/O
                         net (fo=1, routed)           0.416    25.356    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.097    25.453 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12/O
                         net (fo=1, routed)           0.552    26.005    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.097    26.102 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7/O
                         net (fo=1, routed)           0.000    26.102    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.497 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.497    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    26.731 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.283    28.014    U_APB/U_MPRAM/acc00__27_0[3]
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.234    28.248 r  U_APB/U_MPRAM/filter_out[7]_i_1/O
                         net (fo=1, routed)           0.000    28.248    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][7]
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.359   115.359    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]/C
                         clock pessimism              0.221   115.580    
                         clock uncertainty           -0.035   115.545    
    SLICE_X27Y82         FDCE (Setup_fdce_C_D)        0.064   115.609    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]
  -------------------------------------------------------------------
                         required time                        115.609    
                         arrival time                         -28.248    
  -------------------------------------------------------------------
                         slack                                 87.360    

Slack (MET) :             87.400ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.718ns  (logic 8.565ns (36.111%)  route 15.153ns (63.889%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 115.360 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    22.730 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.947    23.678    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_6
    SLICE_X38Y64         LUT3 (Prop_lut3_I1_O)        0.225    23.903 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17/O
                         net (fo=2, routed)           0.615    24.517    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17_n_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I4_O)        0.097    24.614 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9/O
                         net (fo=2, routed)           0.507    25.122    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.097    25.219 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13/O
                         net (fo=1, routed)           0.000    25.219    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    25.520 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.520    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    25.750 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.469    26.219    U_CORE/FRACTIONAL_DECIMATOR/acc0[25]
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.225    26.444 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3/O
                         net (fo=1, routed)           0.000    26.444    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.743 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.743    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.973 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/O[1]
                         net (fo=1, routed)           1.009    27.981    U_APB/U_MPRAM/acc00__27[1]
    SLICE_X26Y83         LUT3 (Prop_lut3_I1_O)        0.243    28.224 r  U_APB/U_MPRAM/filter_out[9]_i_1/O
                         net (fo=1, routed)           0.000    28.224    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][9]
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.360   115.360    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[9]/C
                         clock pessimism              0.236   115.596    
                         clock uncertainty           -0.035   115.561    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.064   115.625    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[9]
  -------------------------------------------------------------------
                         required time                        115.625    
                         arrival time                         -28.224    
  -------------------------------------------------------------------
                         slack                                 87.400    

Slack (MET) :             87.474ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.596ns  (logic 7.487ns (31.729%)  route 16.109ns (68.271%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 115.360 - 111.111 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.462     4.507    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.393     4.900 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/Q
                         net (fo=180, routed)         2.824     7.725    U_CORE/FRACTIONAL_DECIMATOR/cur_count[0]
    SLICE_X18Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.822 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10/O
                         net (fo=2, routed)           2.527    10.349    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10_n_0
    DSP48_X5Y21          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      2.823    13.172 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45/P[2]
                         net (fo=2, routed)           3.161    16.333    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_n_103
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.101    16.434 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472/O
                         net (fo=2, routed)           0.603    17.037    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.239    17.276 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475/O
                         net (fo=1, routed)           0.000    17.276    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    17.560 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.560    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.717 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232/O[0]
                         net (fo=2, routed)           0.741    18.459    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232_n_7
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.209    18.668 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177/O
                         net (fo=2, routed)           0.467    19.135    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.239    19.374 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181/O
                         net (fo=1, routed)           0.000    19.374    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.786 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.786    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    19.945 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70/O[0]
                         net (fo=3, routed)           2.013    21.957    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70_n_7
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.224    22.181 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130/O
                         net (fo=2, routed)           0.481    22.663    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130_n_0
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.097    22.760 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62/O
                         net (fo=2, routed)           0.495    23.255    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.097    23.352 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66/O
                         net (fo=1, routed)           0.000    23.352    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.764 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.764    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.853 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.853    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    24.083 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_8/O[1]
                         net (fo=7, routed)           0.632    24.715    U_CORE/FRACTIONAL_DECIMATOR/acc0[17]
    SLICE_X36Y61         LUT5 (Prop_lut5_I3_O)        0.225    24.940 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26/O
                         net (fo=1, routed)           0.416    25.356    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.097    25.453 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12/O
                         net (fo=1, routed)           0.552    26.005    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.097    26.102 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7/O
                         net (fo=1, routed)           0.000    26.102    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.497 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.497    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.678 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/O[2]
                         net (fo=1, routed)           1.196    27.874    U_APB/U_MPRAM/acc00__27_0[2]
    SLICE_X26Y83         LUT3 (Prop_lut3_I1_O)        0.230    28.104 r  U_APB/U_MPRAM/filter_out[6]_i_1/O
                         net (fo=1, routed)           0.000    28.104    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][6]
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.360   115.360    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[6]/C
                         clock pessimism              0.221   115.581    
                         clock uncertainty           -0.035   115.546    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.032   115.578    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[6]
  -------------------------------------------------------------------
                         required time                        115.578    
                         arrival time                         -28.104    
  -------------------------------------------------------------------
                         slack                                 87.474    

Slack (MET) :             87.476ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.626ns  (logic 7.531ns (31.876%)  route 16.095ns (68.124%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 115.359 - 111.111 ) 
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.462     4.507    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.393     4.900 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[0]/Q
                         net (fo=180, routed)         2.824     7.725    U_CORE/FRACTIONAL_DECIMATOR/cur_count[0]
    SLICE_X18Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.822 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10/O
                         net (fo=2, routed)           2.527    10.349    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_i_10_n_0
    DSP48_X5Y21          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      2.823    13.172 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__45/P[2]
                         net (fo=2, routed)           3.161    16.333    U_CORE/FRACTIONAL_DECIMATOR/acc00__45_n_103
    SLICE_X16Y36         LUT3 (Prop_lut3_I0_O)        0.101    16.434 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472/O
                         net (fo=2, routed)           0.603    17.037    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_472_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.239    17.276 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475/O
                         net (fo=1, routed)           0.000    17.276    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_475_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    17.560 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.000    17.560    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_340_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    17.717 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232/O[0]
                         net (fo=2, routed)           0.741    18.459    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_232_n_7
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.209    18.668 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177/O
                         net (fo=2, routed)           0.467    19.135    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_177_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.239    19.374 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181/O
                         net (fo=1, routed)           0.000    19.374    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_181_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.786 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.786    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_108_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    19.945 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70/O[0]
                         net (fo=3, routed)           2.013    21.957    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_70_n_7
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.224    22.181 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130/O
                         net (fo=2, routed)           0.481    22.663    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_130_n_0
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.097    22.760 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62/O
                         net (fo=2, routed)           0.495    23.255    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_62_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I0_O)        0.097    23.352 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66/O
                         net (fo=1, routed)           0.000    23.352    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_66_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    23.764 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.764    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_27_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.853 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.853    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_13_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    24.083 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_8/O[1]
                         net (fo=7, routed)           0.632    24.715    U_CORE/FRACTIONAL_DECIMATOR/acc0[17]
    SLICE_X36Y61         LUT5 (Prop_lut5_I3_O)        0.225    24.940 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26/O
                         net (fo=1, routed)           0.416    25.356    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_26_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.097    25.453 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12/O
                         net (fo=1, routed)           0.552    26.005    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_12_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.097    26.102 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7/O
                         net (fo=1, routed)           0.000    26.102    U_CORE/FRACTIONAL_DECIMATOR/filter_out[3]_i_7_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.497 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.497    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[3]_i_2_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    26.727 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           1.181    27.908    U_APB/U_MPRAM/acc00__27_0[1]
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.225    28.133 r  U_APB/U_MPRAM/filter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    28.133    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][5]
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.359   115.359    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[5]/C
                         clock pessimism              0.221   115.580    
                         clock uncertainty           -0.035   115.545    
    SLICE_X27Y82         FDCE (Setup_fdce_C_D)        0.064   115.609    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[5]
  -------------------------------------------------------------------
                         required time                        115.609    
                         arrival time                         -28.133    
  -------------------------------------------------------------------
                         slack                                 87.476    

Slack (MET) :             87.493ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.625ns  (logic 8.491ns (35.940%)  route 15.134ns (64.060%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 115.360 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    22.730 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.947    23.678    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_6
    SLICE_X38Y64         LUT3 (Prop_lut3_I1_O)        0.225    23.903 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17/O
                         net (fo=2, routed)           0.615    24.517    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17_n_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I4_O)        0.097    24.614 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9/O
                         net (fo=2, routed)           0.507    25.122    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.097    25.219 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13/O
                         net (fo=1, routed)           0.000    25.219    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    25.520 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.520    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    25.750 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.469    26.219    U_CORE/FRACTIONAL_DECIMATOR/acc0[25]
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.225    26.444 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3/O
                         net (fo=1, routed)           0.000    26.444    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.743 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.743    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    26.902 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.990    27.892    U_APB/U_MPRAM/acc00__27[0]
    SLICE_X26Y83         LUT3 (Prop_lut3_I1_O)        0.240    28.132 r  U_APB/U_MPRAM/filter_out[8]_i_1/O
                         net (fo=1, routed)           0.000    28.132    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][8]
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.360   115.360    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X26Y83         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[8]/C
                         clock pessimism              0.236   115.596    
                         clock uncertainty           -0.035   115.561    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.064   115.625    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[8]
  -------------------------------------------------------------------
                         required time                        115.625    
                         arrival time                         -28.132    
  -------------------------------------------------------------------
                         slack                                 87.493    

Slack (MET) :             87.508ns  (required time - arrival time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (sys_clk_pin rise@111.111ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.578ns  (logic 8.560ns (36.306%)  route 15.018ns (63.694%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 115.359 - 111.111 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.461     4.506    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y81         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDCE (Prop_fdce_C_Q)         0.341     4.847 r  U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0/Q
                         net (fo=180, routed)         4.698     9.545    U_CORE/FRACTIONAL_DECIMATOR/cur_count_reg[1]_rep__0_n_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I1_O)        0.097     9.642 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7/O
                         net (fo=2, routed)           2.032    11.673    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_i_7_n_0
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.970    14.643 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__57/PCOUT[47]
                         net (fo=1, routed)           0.002    14.645    U_CORE/FRACTIONAL_DECIMATOR/acc00__57_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    15.752 r  U_CORE/FRACTIONAL_DECIMATOR/acc00__58/P[0]
                         net (fo=2, routed)           2.095    17.847    U_CORE/FRACTIONAL_DECIMATOR/acc00__58_n_105
    SLICE_X21Y55         LUT2 (Prop_lut2_I0_O)        0.097    17.944 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209/O
                         net (fo=1, routed)           0.000    17.944    U_CORE/FRACTIONAL_DECIMATOR/filter_out[15]_i_1209_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.376 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645/O[2]
                         net (fo=2, routed)           0.714    19.090    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_645_n_5
    SLICE_X19Y56         LUT3 (Prop_lut3_I2_O)        0.236    19.326 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92/O
                         net (fo=2, routed)           0.507    19.833    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_92_n_0
    SLICE_X19Y56         LUT4 (Prop_lut4_I3_O)        0.240    20.073 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96/O
                         net (fo=1, routed)           0.000    20.073    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_96_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.372 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.372    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_59_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.531 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157/O[0]
                         net (fo=2, routed)           0.643    21.174    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[15]_i_157_n_7
    SLICE_X21Y65         LUT3 (Prop_lut3_I0_O)        0.232    21.406 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34/O
                         net (fo=2, routed)           0.916    22.322    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_34_n_0
    SLICE_X21Y65         LUT4 (Prop_lut4_I3_O)        0.239    22.561 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38/O
                         net (fo=1, routed)           0.000    22.561    U_CORE/FRACTIONAL_DECIMATOR/filter_out[11]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    22.730 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.947    23.678    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_19_n_6
    SLICE_X38Y64         LUT3 (Prop_lut3_I1_O)        0.225    23.903 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17/O
                         net (fo=2, routed)           0.615    24.517    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_17_n_0
    SLICE_X36Y64         LUT5 (Prop_lut5_I4_O)        0.097    24.614 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9/O
                         net (fo=2, routed)           0.507    25.122    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_9_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.097    25.219 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13/O
                         net (fo=1, routed)           0.000    25.219    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_13_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    25.520 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.520    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_7_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    25.750 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_7/O[1]
                         net (fo=1, routed)           0.469    26.219    U_CORE/FRACTIONAL_DECIMATOR/acc0[25]
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.225    26.444 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3/O
                         net (fo=1, routed)           0.000    26.444    U_CORE/FRACTIONAL_DECIMATOR/filter_out[7]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.743 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.743    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[7]_i_2_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    26.977 r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.873    27.850    U_APB/U_MPRAM/acc00__27[3]
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.234    28.084 r  U_APB/U_MPRAM/filter_out[11]_i_1/O
                         net (fo=1, routed)           0.000    28.084    U_CORE/FRACTIONAL_DECIMATOR/CTRL_reg[0][11]
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304   112.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514   113.928    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072   114.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        1.359   115.359    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X27Y82         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]/C
                         clock pessimism              0.236   115.595    
                         clock uncertainty           -0.035   115.560    
    SLICE_X27Y82         FDCE (Setup_fdce_C_D)        0.032   115.592    U_CORE/FRACTIONAL_DECIMATOR/filter_out_reg[11]
  -------------------------------------------------------------------
                         required time                        115.592    
                         arrival time                         -28.084    
  -------------------------------------------------------------------
                         slack                                 87.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.060%)  route 0.177ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.764     1.756    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.164     1.920 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][2]/Q
                         net (fo=3, routed)           0.177     2.098    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19]_19[2]
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.969     2.210    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][2]/C
                         clock pessimism             -0.257     1.953    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.052     2.005    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][2]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.180%)  route 0.183ns (58.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.764     1.756    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X21Y47         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.128     1.884 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][8]/Q
                         net (fo=3, routed)           0.183     2.067    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19]_19[8]
    SLICE_X20Y51         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.969     2.210    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y51         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][8]/C
                         clock pessimism             -0.257     1.953    
    SLICE_X20Y51         FDCE (Hold_fdce_C_D)         0.011     1.964    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][8]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.002%)  route 0.240ns (62.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.764     1.756    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X21Y47         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141     1.897 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][1]/Q
                         net (fo=3, routed)           0.240     2.138    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19]_19[1]
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.969     2.210    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][1]/C
                         clock pessimism             -0.257     1.953    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.059     2.012    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.528%)  route 0.204ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.763     1.755    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X21Y45         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.128     1.883 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][3]/Q
                         net (fo=3, routed)           0.204     2.088    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19]_19[3]
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.969     2.210    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y50         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][3]/C
                         clock pessimism             -0.257     1.953    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.009     1.962    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.418%)  route 0.068ns (32.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.691     1.684    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][9]/Q
                         net (fo=2, routed)           0.068     1.893    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg_n_0_[0][9]
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.968     2.209    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][9]/C
                         clock pessimism             -0.525     1.684    
    SLICE_X21Y93         FDCE (Hold_fdce_C_D)         0.078     1.762    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.691     1.684    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][8]/Q
                         net (fo=2, routed)           0.066     1.891    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg_n_0_[0][8]
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.968     2.209    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][8]/C
                         clock pessimism             -0.525     1.684    
    SLICE_X21Y93         FDCE (Hold_fdce_C_D)         0.076     1.760    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.640     1.633    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X67Y63         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[1][12]/Q
                         net (fo=3, routed)           0.066     1.840    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[1]_1[12]
    SLICE_X67Y63         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.914     2.155    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X67Y63         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[2][12]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X67Y63         FDCE (Hold_fdce_C_D)         0.075     1.708    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[29][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.643     1.636    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[29][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[29][0]/Q
                         net (fo=3, routed)           0.066     1.843    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[29]_29[0]
    SLICE_X47Y79         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.915     2.156    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[30][0]/C
                         clock pessimism             -0.520     1.636    
    SLICE_X47Y79         FDCE (Hold_fdce_C_D)         0.075     1.711    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[30][0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.681%)  route 0.229ns (58.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.764     1.756    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.164     1.920 r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19][7]/Q
                         net (fo=3, routed)           0.229     2.150    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[19]_19[7]
    SLICE_X20Y51         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.969     2.210    U_CORE/FRACTIONAL_DECIMATOR/clk_IBUF_BUFG
    SLICE_X20Y51         FDCE                                         r  U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][7]/C
                         clock pessimism             -0.257     1.953    
    SLICE_X20Y51         FDCE (Hold_fdce_C_D)         0.064     2.017    U_CORE/FRACTIONAL_DECIMATOR/delayline_reg[20][7]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.418%)  route 0.068ns (32.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.691     1.684    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][11]/Q
                         net (fo=2, routed)           0.068     1.893    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg_n_0_[0][11]
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=4510, routed)        0.968     2.209    U_CORE/IIR/IIR_1MHZ_NOTCH/clk_IBUF_BUFG
    SLICE_X21Y93         FDCE                                         r  U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][11]/C
                         clock pessimism             -0.525     1.684    
    SLICE_X21Y93         FDCE (Hold_fdce_C_D)         0.075     1.759    U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         111.111     109.519    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X9Y97    U_APB/U_APB/ADDR_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X9Y97    U_APB/U_APB/ADDR_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X14Y99   U_APB/U_APB/ADDR_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X28Y80   U_APB/U_APB/ADDR_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X31Y82   U_APB/U_APB/ADDR_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X31Y82   U_APB/U_APB/ADDR_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X31Y83   U_APB/U_APB/ADDR_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X17Y92   U_CORE/IIR/IIR_1MHZ_NOTCH/valid_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         111.111     110.111    SLICE_X19Y90   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X38Y97   U_CORE/IIR/IIR_2MHZ_NOTCH/den_coeff_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X38Y96   U_CORE/IIR/IIR_2MHZ_NOTCH/den_coeff_reg[1][8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X28Y94   U_CORE/IIR/IIR_2MHZ_NOTCH/iir_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X28Y94   U_CORE/IIR/IIR_2MHZ_NOTCH/iir_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X28Y94   U_CORE/IIR/IIR_2MHZ_NOTCH/iir_out_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         55.555      55.055     SLICE_X43Y89   U_CORE/IIR/IIR_2MHZ_NOTCH/num_coeff_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         55.555      55.055     SLICE_X40Y94   U_CORE/IIR/IIR_2MHZ_NOTCH/num_coeff_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X40Y94   U_CORE/IIR/IIR_2MHZ_NOTCH/num_coeff_reg[0][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         55.555      55.055     SLICE_X43Y89   U_CORE/IIR/IIR_2MHZ_NOTCH/num_coeff_reg[0][1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         55.555      55.055     SLICE_X43Y89   U_CORE/IIR/IIR_2MHZ_NOTCH/num_coeff_reg[1][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X9Y97    U_APB/U_APB/ADDR_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X9Y97    U_APB/U_APB/ADDR_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X14Y99   U_APB/U_APB/ADDR_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X31Y82   U_APB/U_APB/ADDR_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X31Y82   U_APB/U_APB/ADDR_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X21Y93   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X21Y93   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X21Y93   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X21Y93   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[0][9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         55.556      55.056     SLICE_X21Y93   U_CORE/IIR/IIR_1MHZ_NOTCH/x_delay_reg[1][11]/C



