{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588877070260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588877070267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:44:30 2020 " "Processing started: Thu May 07 13:44:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588877070267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877070267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877070267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588877071097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588877071097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcgenerator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tcgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TCGenerator16 " "Found entity 1: TCGenerator16" {  } { { "TCGenerator.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/TCGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083405 ""} { "Info" "ISGN_ENTITY_NAME" "2 TCGenerator32 " "Found entity 2: TCGenerator32" {  } { { "TCGenerator.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/TCGenerator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 5 5 " "Found 5 design units, including 5 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083413 ""} { "Info" "ISGN_ENTITY_NAME" "2 sext_5_16 " "Found entity 2: sext_5_16" {  } { { "alu.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083413 ""} { "Info" "ISGN_ENTITY_NAME" "3 sext_6_16 " "Found entity 3: sext_6_16" {  } { { "alu.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083413 ""} { "Info" "ISGN_ENTITY_NAME" "4 sext_9_16 " "Found entity 4: sext_9_16" {  } { { "alu.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083413 ""} { "Info" "ISGN_ENTITY_NAME" "5 sext_11_16 " "Found entity 5: sext_11_16" {  } { { "alu.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wallacetree.sv 1 1 " "Found 1 design units, including 1 entities, in source file wallacetree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WallaceTree " "Found entity 1: WallaceTree" {  } { { "WallaceTree.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.sv 6 6 " "Found 6 design units, including 6 entities, in source file adders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""} { "Info" "ISGN_ENTITY_NAME" "3 carry_lookahead_adder32 " "Found entity 3: carry_lookahead_adder32" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_lookahead_adder " "Found entity 4: carry_lookahead_adder" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""} { "Info" "ISGN_ENTITY_NAME" "5 four_bit_cla " "Found entity 5: four_bit_cla" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""} { "Info" "ISGN_ENTITY_NAME" "6 bit_cla " "Found entity 6: bit_cla" {  } { { "adders.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_increment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_increment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_increment " "Found entity 1: pc_increment" {  } { { "pc_increment.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/pc_increment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 5 5 " "Found 5 design units, including 5 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083449 ""} { "Info" "ISGN_ENTITY_NAME" "2 register12 " "Found entity 2: register12" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083449 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4_16 " "Found entity 3: mux4_16" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083449 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_16 " "Found entity 4: mux2_16" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083449 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_3 " "Found entity 5: mux2_3" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588877083454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 2 2 " "Found 2 design units, including 2 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083461 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_gate " "Found entity 2: tristate_gate" {  } { { "tristate.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/tristate.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR1MUX addr1mux addr_unit.sv(8) " "Verilog HDL Declaration information at addr_unit.sv(8): object \"ADDR1MUX\" differs only in case from object \"addr1mux\" in the same scope" {  } { { "addr_unit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_unit " "Found entity 1: addr_unit" {  } { { "addr_unit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lru.sv(83) " "Verilog HDL information at lru.sv(83): always construct contains both blocking and non-blocking assignments" {  } { { "lru.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588877083515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lru.sv(221) " "Verilog HDL information at lru.sv(221): always construct contains both blocking and non-blocking assignments" {  } { { "lru.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588877083517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lru.sv 3 3 " "Found 3 design units, including 3 entities, in source file lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "lru.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083523 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmc " "Found entity 2: dmc" {  } { { "lru.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083523 ""} { "Info" "ISGN_ENTITY_NAME" "3 lru " "Found entity 3: lru" {  } { { "lru.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider.sv(14) " "Verilog HDL information at divider.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "divider.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/divider.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588877083527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "divider.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877083530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "active divider.sv(12) " "Verilog HDL Implicit Net warning at divider.sv(12): created implicit net for \"active\"" {  } { { "divider.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/divider.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588877083618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache slc3:my_slc\|cache:lruCache " "Elaborating entity \"cache\" for hierarchy \"slc3:my_slc\|cache:lruCache\"" {  } { { "slc3.sv" "lruCache" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmc slc3:my_slc\|cache:lruCache\|dmc:q " "Elaborating entity \"dmc\" for hierarchy \"slc3:my_slc\|cache:lruCache\|dmc:q\"" {  } { { "lru.sv" "q" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lru.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r7 R7 registerunit.sv(10) " "Verilog HDL Declaration information at registerunit.sv(10): object \"r7\" differs only in case from object \"R7\" in the same scope" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877083717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerunit.sv 1 1 " "Using design file registerunit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerUnit " "Found entity 1: registerUnit" {  } { { "registerunit.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877083719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877083719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerUnit slc3:my_slc\|registerUnit:regFile " "Elaborating entity \"registerUnit\" for hierarchy \"slc3:my_slc\|registerUnit:regFile\"" {  } { { "slc3.sv" "regFile" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_3 slc3:my_slc\|registerUnit:regFile\|mux2_3:DR_mux " "Elaborating entity \"mux2_3\" for hierarchy \"slc3:my_slc\|registerUnit:regFile\|mux2_3:DR_mux\"" {  } { { "registerunit.sv" "DR_mux" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 slc3:my_slc\|registerUnit:regFile\|register16:R0 " "Elaborating entity \"register16\" for hierarchy \"slc3:my_slc\|registerUnit:regFile\|register16:R0\"" {  } { { "registerunit.sv" "R0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/registerunit.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext_5_16 slc3:my_slc\|sext_5_16:sext516 " "Elaborating entity \"sext_5_16\" for hierarchy \"slc3:my_slc\|sext_5_16:sext516\"" {  } { { "slc3.sv" "sext516" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_16 slc3:my_slc\|mux2_16:sr2_mux " "Elaborating entity \"mux2_16\" for hierarchy \"slc3:my_slc\|mux2_16:sr2_mux\"" {  } { { "slc3.sv" "sr2_mux" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu slc3:my_slc\|alu:alu_bruh " "Elaborating entity \"alu\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\"" {  } { { "slc3.sv" "alu_bruh" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WallaceTree slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul " "Elaborating entity \"WallaceTree\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\"" {  } { { "alu.sv" "mul" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCGenerator16 slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|TCGenerator16:tcgen1 " "Elaborating entity \"TCGenerator16\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|TCGenerator16:tcgen1\"" {  } { { "WallaceTree.sv" "tcgen1" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp TCGenerator.sv(6) " "Verilog HDL Always Construct warning at TCGenerator.sv(6): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "TCGenerator.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/TCGenerator.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877083762 "|lab6_toplevel|slc3:my_slc|alu:alu_bruh|WallaceTree:mul|TCGenerator16:tcgen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|half_adder:ha0 " "Elaborating entity \"half_adder\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|half_adder:ha0\"" {  } { { "WallaceTree.sv" "ha0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|full_adder:fa0\"" {  } { { "WallaceTree.sv" "fa0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder32 slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car " "Elaborating entity \"carry_lookahead_adder32\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car\"" {  } { { "WallaceTree.sv" "car" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_cla slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car\|four_bit_cla:CLA0 " "Elaborating entity \"four_bit_cla\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car\|four_bit_cla:CLA0\"" {  } { { "adders.sv" "CLA0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_cla slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car\|four_bit_cla:CLA0\|bit_cla:cla0 " "Elaborating entity \"bit_cla\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|carry_lookahead_adder32:car\|four_bit_cla:CLA0\|bit_cla:cla0\"" {  } { { "adders.sv" "cla0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/adders.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCGenerator32 slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|TCGenerator32:tcgen3 " "Elaborating entity \"TCGenerator32\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|WallaceTree:mul\|TCGenerator32:tcgen3\"" {  } { { "WallaceTree.sv" "tcgen3" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/WallaceTree.sv" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083993 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch TCGenerator.sv(26) " "Verilog HDL Always Construct warning at TCGenerator.sv(26): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TCGenerator.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/TCGenerator.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588877083994 "|lab6_toplevel|slc3:my_slc|alu:alu_bruh|WallaceTree:mul|TCGenerator32:tcgen3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp TCGenerator.sv(25) " "Verilog HDL Always Construct warning at TCGenerator.sv(25): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "TCGenerator.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/TCGenerator.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588877083994 "|lab6_toplevel|slc3:my_slc|alu:alu_bruh|WallaceTree:mul|TCGenerator32:tcgen3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider slc3:my_slc\|alu:alu_bruh\|Divider:div " "Elaborating entity \"Divider\" for hierarchy \"slc3:my_slc\|alu:alu_bruh\|Divider:div\"" {  } { { "alu.sv" "div" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/alu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877083997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "active divider.sv(12) " "Verilog HDL or VHDL warning at divider.sv(12): object \"active\" assigned a value but never read" {  } { { "divider.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/divider.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588877083999 "|lab6_toplevel|slc3:my_slc|alu:alu_bruh|Divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.sv(31) " "Verilog HDL assignment warning at divider.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "divider.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/divider.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588877083999 "|lab6_toplevel|slc3:my_slc|alu:alu_bruh|Divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_unit slc3:my_slc\|addr_unit:addr_bruh " "Elaborating entity \"addr_unit\" for hierarchy \"slc3:my_slc\|addr_unit:addr_bruh\"" {  } { { "slc3.sv" "addr_bruh" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext_6_16 slc3:my_slc\|addr_unit:addr_bruh\|sext_6_16:sext0 " "Elaborating entity \"sext_6_16\" for hierarchy \"slc3:my_slc\|addr_unit:addr_bruh\|sext_6_16:sext0\"" {  } { { "addr_unit.sv" "sext0" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext_9_16 slc3:my_slc\|addr_unit:addr_bruh\|sext_9_16:sext1 " "Elaborating entity \"sext_9_16\" for hierarchy \"slc3:my_slc\|addr_unit:addr_bruh\|sext_9_16:sext1\"" {  } { { "addr_unit.sv" "sext1" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext_11_16 slc3:my_slc\|addr_unit:addr_bruh\|sext_11_16:sext2 " "Elaborating entity \"sext_11_16\" for hierarchy \"slc3:my_slc\|addr_unit:addr_bruh\|sext_11_16:sext2\"" {  } { { "addr_unit.sv" "sext2" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_16 slc3:my_slc\|addr_unit:addr_bruh\|mux4_16:addr2mux " "Elaborating entity \"mux4_16\" for hierarchy \"slc3:my_slc\|addr_unit:addr_bruh\|mux4_16:addr2mux\"" {  } { { "addr_unit.sv" "addr2mux" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/addr_unit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben nzp.sv(8) " "Verilog HDL Declaration information at nzp.sv(8): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "nzp.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588877084029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nzp.sv 3 3 " "Using design file nzp.sv, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nzp " "Found entity 1: nzp" {  } { { "nzp.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877084034 ""} { "Info" "ISGN_ENTITY_NAME" "2 register3 " "Found entity 2: register3" {  } { { "nzp.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877084034 ""} { "Info" "ISGN_ENTITY_NAME" "3 register1 " "Found entity 3: register1" {  } { { "nzp.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588877084034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588877084034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzp slc3:my_slc\|nzp:nzp_bruh " "Elaborating entity \"nzp\" for hierarchy \"slc3:my_slc\|nzp:nzp_bruh\"" {  } { { "slc3.sv" "nzp_bruh" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3 slc3:my_slc\|nzp:nzp_bruh\|register3:nzp_reg " "Elaborating entity \"register3\" for hierarchy \"slc3:my_slc\|nzp:nzp_bruh\|register3:nzp_reg\"" {  } { { "nzp.sv" "nzp_reg" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 slc3:my_slc\|nzp:nzp_bruh\|register1:ben_reg " "Elaborating entity \"register1\" for hierarchy \"slc3:my_slc\|nzp:nzp_bruh\|register1:ben_reg\"" {  } { { "nzp.sv" "ben_reg" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/nzp.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_gate slc3:my_slc\|tristate_gate:pc_tristate " "Elaborating entity \"tristate_gate\" for hierarchy \"slc3:my_slc\|tristate_gate:pc_tristate\"" {  } { { "slc3.sv" "pc_tristate" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_increment slc3:my_slc\|pc_increment:pcplusone " "Elaborating entity \"pc_increment\" for hierarchy \"slc3:my_slc\|pc_increment:pcplusone\"" {  } { { "slc3.sv" "pcplusone" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register12 slc3:my_slc\|register12:ledreg " "Elaborating entity \"register12\" for hierarchy \"slc3:my_slc\|register12:ledreg\"" {  } { { "slc3.sv" "ledreg" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/slc3.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588877084066 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877084097 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[15\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[15\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[14\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[14\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[13\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[13\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[12\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[12\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[11\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[11\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[10\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[10\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[9\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[9\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[8\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[8\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[7\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[7\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[6\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[6\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[5\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[5\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[4\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[4\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[3\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[3\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[2\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[2\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[1\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[1\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"slc3:my_slc\|bus_data\[0\]\" " "Converted tri-state node \"slc3:my_slc\|bus_data\[0\]\" into a selector" {  } { { "Registers.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/Registers.sv" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1588877085117 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588877085117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588877086580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/KevPy/Desktop/ece385Repo/lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588877087153 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588877087153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588877087281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588877089116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KevPy/Desktop/ece385Repo/lab6/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/KevPy/Desktop/ece385Repo/lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877089207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588877089523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588877089523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1780 " "Implemented 1780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588877089769 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588877089769 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588877089769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1651 " "Implemented 1651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588877089769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588877089769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588877089818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:44:49 2020 " "Processing ended: Thu May 07 13:44:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588877089818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588877089818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588877089818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588877089818 ""}
