module top_module(
    input clk,
    input areset,    // Asynchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;
    
     // State transition logic
    always @(*) begin
        case(state)
            OFF : next_state = j ? ON : OFF;
            ON : next_state = k ? OFF : ON;
            default : next_state = OFF;
        endcase
    end
    
     // State flip-flops with asynchronous reset
    always @(posedge clk, posedge areset) begin
        if(areset) begin
            state <= OFF;
        end
        else begin
            state <= next_state ;
        end
    end
    
    // Output logic
    assign out = (state == ON); // assign out = (state == ...);

    
endmodule
