                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                                      4 ; This file was generated Wed Nov 27 12:28:30 2013
                                      5 ;--------------------------------------------------------
                                      6 	.module _divulong
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divulong
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 ;--------------------------------------------------------
                                     25 ; global & static initialisations
                                     26 ;--------------------------------------------------------
                                     27 	.area HOME
                                     28 	.area GSINIT
                                     29 	.area GSFINAL
                                     30 	.area GSINIT
                                     31 ;--------------------------------------------------------
                                     32 ; Home
                                     33 ;--------------------------------------------------------
                                     34 	.area HOME
                                     35 	.area HOME
                                     36 ;--------------------------------------------------------
                                     37 ; code
                                     38 ;--------------------------------------------------------
                                     39 	.area CODE
                                     40 ;	../_divulong.c: 331: _divulong (unsigned long x, unsigned long y)
                                     41 ;	-----------------------------------------
                                     42 ;	 function _divulong
                                     43 ;	-----------------------------------------
      000000                         44 __divulong:
      000000 52 12            [ 2]   45 	sub	sp, #18
                                     46 ;	../_divulong.c: 333: unsigned long reste = 0L;
      000002 5F               [ 1]   47 	clrw	x
      000003 1F 05            [ 2]   48 	ldw	(0x05, sp), x
      000005 1F 03            [ 2]   49 	ldw	(0x03, sp), x
                                     50 ;	../_divulong.c: 337: do
      000007 A6 20            [ 1]   51 	ld	a, #0x20
      000009 6B 02            [ 1]   52 	ld	(0x02, sp), a
      00000B                         53 00105$:
                                     54 ;	../_divulong.c: 340: c = MSB_SET(x);
      00000B 7B 15            [ 1]   55 	ld	a, (0x15, sp)
      00000D 48               [ 1]   56 	sll	a
      00000E 4F               [ 1]   57 	clr	a
      00000F 49               [ 1]   58 	rlc	a
      000010 6B 01            [ 1]   59 	ld	(0x01, sp), a
                                     60 ;	../_divulong.c: 341: x <<= 1;
      000012 16 17            [ 2]   61 	ldw	y, (0x17, sp)
      000014 1E 15            [ 2]   62 	ldw	x, (0x15, sp)
      000016 90 58            [ 2]   63 	sllw	y
      000018 59               [ 2]   64 	rlcw	x
      000019 17 17            [ 2]   65 	ldw	(0x17, sp), y
      00001B 1F 15            [ 2]   66 	ldw	(0x15, sp), x
                                     67 ;	../_divulong.c: 342: reste <<= 1;
      00001D 7B 03            [ 1]   68 	ld	a, (0x03, sp)
      00001F 6B 0F            [ 1]   69 	ld	(0x0f, sp), a
      000021 1E 04            [ 2]   70 	ldw	x, (0x04, sp)
      000023 88               [ 1]   71 	push	a
      000024 7B 07            [ 1]   72 	ld	a, (0x07, sp)
      000026 6B 13            [ 1]   73 	ld	(0x13, sp), a
      000028 84               [ 1]   74 	pop	a
      000029 08 12            [ 1]   75 	sll	(0x12, sp)
      00002B 59               [ 2]   76 	rlcw	x
      00002C 09 0F            [ 1]   77 	rlc	(0x0f, sp)
      00002E 1F 04            [ 2]   78 	ldw	(0x04, sp), x
      000030 7B 12            [ 1]   79 	ld	a, (0x12, sp)
      000032 6B 06            [ 1]   80 	ld	(0x06, sp), a
      000034 7B 0F            [ 1]   81 	ld	a, (0x0f, sp)
      000036 6B 03            [ 1]   82 	ld	(0x03, sp), a
                                     83 ;	../_divulong.c: 343: if (c)
      000038 0D 01            [ 1]   84 	tnz	(0x01, sp)
      00003A 27 1A            [ 1]   85 	jreq	00102$
                                     86 ;	../_divulong.c: 344: reste |= 1L;
      00003C 7B 06            [ 1]   87 	ld	a, (0x06, sp)
      00003E AA 01            [ 1]   88 	or	a, #0x01
      000040 6B 0E            [ 1]   89 	ld	(0x0e, sp), a
      000042 7B 05            [ 1]   90 	ld	a, (0x05, sp)
      000044 6B 0D            [ 1]   91 	ld	(0x0d, sp), a
      000046 7B 04            [ 1]   92 	ld	a, (0x04, sp)
      000048 6B 0C            [ 1]   93 	ld	(0x0c, sp), a
      00004A 7B 03            [ 1]   94 	ld	a, (0x03, sp)
      00004C 6B 0B            [ 1]   95 	ld	(0x0b, sp), a
      00004E 16 0D            [ 2]   96 	ldw	y, (0x0d, sp)
      000050 17 05            [ 2]   97 	ldw	(0x05, sp), y
      000052 16 0B            [ 2]   98 	ldw	y, (0x0b, sp)
      000054 17 03            [ 2]   99 	ldw	(0x03, sp), y
      000056                        100 00102$:
                                    101 ;	../_divulong.c: 346: if (reste >= y)
      000056 1E 05            [ 2]  102 	ldw	x, (0x05, sp)
      000058 13 1B            [ 2]  103 	cpw	x, (0x1b, sp)
      00005A 7B 04            [ 1]  104 	ld	a, (0x04, sp)
      00005C 12 1A            [ 1]  105 	sbc	a, (0x1a, sp)
      00005E 7B 03            [ 1]  106 	ld	a, (0x03, sp)
      000060 12 19            [ 1]  107 	sbc	a, (0x19, sp)
      000062 25 2B            [ 1]  108 	jrc	00106$
                                    109 ;	../_divulong.c: 348: reste -= y;
      000064 16 05            [ 2]  110 	ldw	y, (0x05, sp)
      000066 72 F2 1B         [ 2]  111 	subw	y, (0x1b, sp)
      000069 7B 04            [ 1]  112 	ld	a, (0x04, sp)
      00006B 12 1A            [ 1]  113 	sbc	a, (0x1a, sp)
      00006D 6B 08            [ 1]  114 	ld	(0x08, sp), a
      00006F 7B 03            [ 1]  115 	ld	a, (0x03, sp)
      000071 12 19            [ 1]  116 	sbc	a, (0x19, sp)
      000073 17 05            [ 2]  117 	ldw	(0x05, sp), y
      000075 6B 03            [ 1]  118 	ld	(0x03, sp), a
      000077 7B 08            [ 1]  119 	ld	a, (0x08, sp)
      000079 6B 04            [ 1]  120 	ld	(0x04, sp), a
                                    121 ;	../_divulong.c: 350: x |= 1L;
      00007B 7B 18            [ 1]  122 	ld	a, (0x18, sp)
      00007D AA 01            [ 1]  123 	or	a, #0x01
      00007F 90 97            [ 1]  124 	ld	yl, a
      000081 7B 17            [ 1]  125 	ld	a, (0x17, sp)
      000083 90 95            [ 1]  126 	ld	yh, a
      000085 7B 16            [ 1]  127 	ld	a, (0x16, sp)
      000087 97               [ 1]  128 	ld	xl, a
      000088 7B 15            [ 1]  129 	ld	a, (0x15, sp)
      00008A 95               [ 1]  130 	ld	xh, a
      00008B 17 17            [ 2]  131 	ldw	(0x17, sp), y
      00008D 1F 15            [ 2]  132 	ldw	(0x15, sp), x
      00008F                        133 00106$:
                                    134 ;	../_divulong.c: 353: while (--count);
      00008F 0A 02            [ 1]  135 	dec	(0x02, sp)
      000091 0D 02            [ 1]  136 	tnz	(0x02, sp)
      000093 27 03            [ 1]  137 	jreq	00129$
      000095 CCr00r0B         [ 2]  138 	jp	00105$
      000098                        139 00129$:
                                    140 ;	../_divulong.c: 354: return x;
      000098 1E 17            [ 2]  141 	ldw	x, (0x17, sp)
      00009A 16 15            [ 2]  142 	ldw	y, (0x15, sp)
      00009C 5B 12            [ 2]  143 	addw	sp, #18
      00009E 81               [ 4]  144 	ret
                                    145 	.area CODE
                                    146 	.area INITIALIZER
                                    147 	.area CABS (ABS)
