;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 36
	MOV 300, 90
	CMP #300, -40
	DJN @-130, 9
	DAT #30, #9
	CMP #51, 11
	SLT -30, 904
	SLT 60, 9
	ADD #270, <0
	SUB 300, -90
	CMP -207, <-120
	CMP -207, <-120
	JMZ @300, 90
	SUB #51, 11
	SLT #861, <50
	CMP @-127, 100
	SPL @861, #50
	SPL @861, #50
	DAT #-130, #9
	SUB @-127, 100
	JMZ <303, 0
	ADD -30, 9
	ADD -130, 9
	SLT -130, 9
	DJN <121, 106
	SLT 210, 60
	SUB 300, -90
	SUB #0, -40
	CMP -207, <-120
	DAT #350, #-90
	SUB @-127, 100
	SUB @-127, 104
	ADD <670, <1
	ADD -130, 9
	JMZ <303, 0
	SUB 20, @32
	ADD -130, 9
	SLT -130, 9
	SLT 20, @32
	SLT 210, 60
	SUB @0, @2
	JMN <-127, 100
	SPL 0, <402
	SUB #51, 11
	MOV -7, <-20
	SPL 0, <402
