-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "03/09/2017 22:03:04"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	kit IS
    PORT (
	CLOCK_50 : IN std_logic;
	PS2_DAT : IN std_logic;
	PS2_CLK : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	VGA_VS : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_CLK : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(9 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END kit;

-- Design Ports Information
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[8]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[9]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[8]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[9]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[8]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[9]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF kit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_1MHz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_25Mhz_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_R[8]~output_o\ : std_logic;
SIGNAL \VGA_R[9]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_G[8]~output_o\ : std_logic;
SIGNAL \VGA_G[9]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \VGA_B[8]~output_o\ : std_logic;
SIGNAL \VGA_B[9]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~0_combout\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\ : std_logic;
SIGNAL \U4|U4|inst|Add0~13\ : std_logic;
SIGNAL \U4|U4|inst|Add0~14_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \U4|U4|inst|Add0~15\ : std_logic;
SIGNAL \U4|U4|inst|Add0~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~17\ : std_logic;
SIGNAL \U4|U4|inst|Add0~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~1\ : std_logic;
SIGNAL \U4|U4|inst|Add0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~3\ : std_logic;
SIGNAL \U4|U4|inst|Add0~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~5\ : std_logic;
SIGNAL \U4|U4|inst|Add0~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~7\ : std_logic;
SIGNAL \U4|U4|inst|Add0~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~9\ : std_logic;
SIGNAL \U4|U4|inst|Add0~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~11\ : std_logic;
SIGNAL \U4|U4|inst|Add0~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~1\ : std_logic;
SIGNAL \U4|U4|inst|Add1~3\ : std_logic;
SIGNAL \U4|U4|inst|Add1~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~5\ : std_logic;
SIGNAL \U4|U4|inst|Add1~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[3]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~7\ : std_logic;
SIGNAL \U4|U4|inst|Add1~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[4]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~9\ : std_logic;
SIGNAL \U4|U4|inst|Add1~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[5]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~11\ : std_logic;
SIGNAL \U4|U4|inst|Add1~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[6]~9_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~13\ : std_logic;
SIGNAL \U4|U4|inst|Add1~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[7]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~15\ : std_logic;
SIGNAL \U4|U4|inst|Add1~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[8]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~17\ : std_logic;
SIGNAL \U4|U4|inst|Add1~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[9]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|VSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|HSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~2_combout\ : std_logic;
SIGNAL \U4|U4|inst6~1_combout\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~0_combout\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~feeder_combout\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~q\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~clkctrl_outclk\ : std_logic;
SIGNAL \U5|count_1Mhz[0]~5_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[3]~12\ : std_logic;
SIGNAL \U5|count_1Mhz[4]~13_combout\ : std_logic;
SIGNAL \U5|LessThan0~0_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[0]~6\ : std_logic;
SIGNAL \U5|count_1Mhz[1]~7_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[1]~8\ : std_logic;
SIGNAL \U5|count_1Mhz[2]~9_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[2]~10\ : std_logic;
SIGNAL \U5|count_1Mhz[3]~11_combout\ : std_logic;
SIGNAL \U5|LessThan1~0_combout\ : std_logic;
SIGNAL \U5|clock_1Mhz_int~q\ : std_logic;
SIGNAL \U5|clock_1MHz~feeder_combout\ : std_logic;
SIGNAL \U5|clock_1MHz~q\ : std_logic;
SIGNAL \U5|clock_1MHz~clkctrl_outclk\ : std_logic;
SIGNAL \U1|definingVariables~feeder_combout\ : std_logic;
SIGNAL \U1|definingVariables~q\ : std_logic;
SIGNAL \U1|stage[0]~8_combout\ : std_logic;
SIGNAL \U1|stage[0]~9\ : std_logic;
SIGNAL \U1|stage[1]~10_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \U1|stage[1]~11\ : std_logic;
SIGNAL \U1|stage[2]~12_combout\ : std_logic;
SIGNAL \U1|stage[2]~13\ : std_logic;
SIGNAL \U1|stage[3]~14_combout\ : std_logic;
SIGNAL \U1|stage[3]~15\ : std_logic;
SIGNAL \U1|stage[4]~16_combout\ : std_logic;
SIGNAL \U1|Decoder1~3_combout\ : std_logic;
SIGNAL \U1|stage[4]~17\ : std_logic;
SIGNAL \U1|stage[5]~18_combout\ : std_logic;
SIGNAL \U1|stage[5]~19\ : std_logic;
SIGNAL \U1|stage[6]~20_combout\ : std_logic;
SIGNAL \U1|stage[6]~21\ : std_logic;
SIGNAL \U1|stage[7]~22_combout\ : std_logic;
SIGNAL \U1|Decoder1~2_combout\ : std_logic;
SIGNAL \U1|Decoder1~4_combout\ : std_logic;
SIGNAL \U1|resetStage~3_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U1|SP[15]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U1|SP[11]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector39~0_combout\ : std_logic;
SIGNAL \U1|Rn[0][11]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \U1|SP[7]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector43~0_combout\ : std_logic;
SIGNAL \U1|Rn[6][7]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][5]~0_combout\ : std_logic;
SIGNAL \U1|SP[13]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector37~0_combout\ : std_logic;
SIGNAL \U1|Rn[6][13]~q\ : std_logic;
SIGNAL \U1|Rn[4][0]~11_combout\ : std_logic;
SIGNAL \U1|Rn[4][13]~q\ : std_logic;
SIGNAL \U1|Rn[5][0]~10_combout\ : std_logic;
SIGNAL \U1|Rn[5][13]~q\ : std_logic;
SIGNAL \U1|Mux2~2_combout\ : std_logic;
SIGNAL \U1|Rn[7][0]~12_combout\ : std_logic;
SIGNAL \U1|Rn[7][13]~q\ : std_logic;
SIGNAL \U1|Mux2~3_combout\ : std_logic;
SIGNAL \U1|Rn[0][13]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][13]~q\ : std_logic;
SIGNAL \U1|Rn[2][13]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][0]~6_combout\ : std_logic;
SIGNAL \U1|Rn[2][13]~q\ : std_logic;
SIGNAL \U1|Mux2~0_combout\ : std_logic;
SIGNAL \U1|Rn[1][4]~1_combout\ : std_logic;
SIGNAL \U1|SP[0]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector50~0_combout\ : std_logic;
SIGNAL \U1|Rn[6][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[6][0]~q\ : std_logic;
SIGNAL \U1|Rn[4][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][0]~q\ : std_logic;
SIGNAL \U1|Rn[5][0]~q\ : std_logic;
SIGNAL \U1|Mux15~2_combout\ : std_logic;
SIGNAL \U1|Rn[7][0]~q\ : std_logic;
SIGNAL \U1|Mux15~3_combout\ : std_logic;
SIGNAL \U1|Rn[3][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[3][0]~q\ : std_logic;
SIGNAL \U1|Rn[1][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[1][4]~4_combout\ : std_logic;
SIGNAL \U1|Rn[1][0]~q\ : std_logic;
SIGNAL \U1|Rn[0][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][0]~q\ : std_logic;
SIGNAL \U1|Rn[2][0]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][0]~q\ : std_logic;
SIGNAL \U1|Mux15~0_combout\ : std_logic;
SIGNAL \U1|Mux15~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[0]~0_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[0]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U1|Selector45~0_combout\ : std_logic;
SIGNAL \U1|Rn[7][5]~q\ : std_logic;
SIGNAL \U1|Rn[6][5]~q\ : std_logic;
SIGNAL \U1|Rn[5][5]~q\ : std_logic;
SIGNAL \U1|Rn[4][5]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][5]~q\ : std_logic;
SIGNAL \U1|Mux10~2_combout\ : std_logic;
SIGNAL \U1|Mux10~3_combout\ : std_logic;
SIGNAL \U1|Rn[3][5]~q\ : std_logic;
SIGNAL \U1|Rn[1][5]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[1][5]~q\ : std_logic;
SIGNAL \U1|Rn[0][5]~q\ : std_logic;
SIGNAL \U1|Rn[2][5]~q\ : std_logic;
SIGNAL \U1|Mux10~0_combout\ : std_logic;
SIGNAL \U1|Mux10~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[5]~14_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector44~0_combout\ : std_logic;
SIGNAL \U1|Rn[4][6]~q\ : std_logic;
SIGNAL \U1|Rn[5][6]~q\ : std_logic;
SIGNAL \U1|Mux9~2_combout\ : std_logic;
SIGNAL \U1|Rn[6][6]~q\ : std_logic;
SIGNAL \U1|Rn[7][6]~q\ : std_logic;
SIGNAL \U1|Mux9~3_combout\ : std_logic;
SIGNAL \U1|Rn[1][6]~q\ : std_logic;
SIGNAL \U1|Rn[3][6]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[3][6]~q\ : std_logic;
SIGNAL \U1|Rn[2][6]~q\ : std_logic;
SIGNAL \U1|Rn[0][6]~q\ : std_logic;
SIGNAL \U1|Mux9~0_combout\ : std_logic;
SIGNAL \U1|Mux9~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[6]~15_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[6]~feeder_combout\ : std_logic;
SIGNAL \U1|SP[4]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector46~0_combout\ : std_logic;
SIGNAL \U1|Rn[4][4]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][4]~q\ : std_logic;
SIGNAL \U1|Rn[5][4]~q\ : std_logic;
SIGNAL \U1|Mux11~2_combout\ : std_logic;
SIGNAL \U1|Rn[6][4]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[6][4]~q\ : std_logic;
SIGNAL \U1|Rn[7][4]~q\ : std_logic;
SIGNAL \U1|Mux11~3_combout\ : std_logic;
SIGNAL \U1|Rn[3][4]~q\ : std_logic;
SIGNAL \U1|Rn[1][4]~q\ : std_logic;
SIGNAL \U1|Rn[0][4]~q\ : std_logic;
SIGNAL \U1|Rn[2][4]~q\ : std_logic;
SIGNAL \U1|Mux11~0_combout\ : std_logic;
SIGNAL \U1|Mux11~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[4]~13_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \U1|Mux27~2_combout\ : std_logic;
SIGNAL \U1|Mux27~3_combout\ : std_logic;
SIGNAL \U1|Mux27~0_combout\ : std_logic;
SIGNAL \U1|Mux27~1_combout\ : std_logic;
SIGNAL \U1|Mux27~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[12]~feeder_combout\ : std_logic;
SIGNAL \U1|SP[12]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector38~0_combout\ : std_logic;
SIGNAL \U1|Rn[4][12]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][12]~q\ : std_logic;
SIGNAL \U1|Rn[6][12]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[6][12]~q\ : std_logic;
SIGNAL \U1|Mux19~0_combout\ : std_logic;
SIGNAL \U1|Rn[7][12]~q\ : std_logic;
SIGNAL \U1|Rn[5][12]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[5][12]~q\ : std_logic;
SIGNAL \U1|Mux19~1_combout\ : std_logic;
SIGNAL \U1|Rn[3][12]~q\ : std_logic;
SIGNAL \U1|Rn[0][12]~q\ : std_logic;
SIGNAL \U1|Rn[1][12]~q\ : std_logic;
SIGNAL \U1|Mux19~2_combout\ : std_logic;
SIGNAL \U1|Rn[2][12]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][12]~q\ : std_logic;
SIGNAL \U1|Mux19~3_combout\ : std_logic;
SIGNAL \U1|Mux19~4_combout\ : std_logic;
SIGNAL \U1|Decoder1~5_combout\ : std_logic;
SIGNAL \U1|Decoder1~6_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[7]~18_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[7]~19_combout\ : std_logic;
SIGNAL \U1|PC[11]~0_combout\ : std_logic;
SIGNAL \U1|WideNor3~combout\ : std_logic;
SIGNAL \U1|WideNor0~0_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~0_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~3_combout\ : std_logic;
SIGNAL \U1|END[15]~3_combout\ : std_logic;
SIGNAL \U1|END[15]~5_combout\ : std_logic;
SIGNAL \U1|END[15]~4_combout\ : std_logic;
SIGNAL \U1|Add1~0_combout\ : std_logic;
SIGNAL \U1|Add0~0_combout\ : std_logic;
SIGNAL \U1|Add1~35_combout\ : std_logic;
SIGNAL \U1|PC[11]~2_combout\ : std_logic;
SIGNAL \U1|PC[11]~3_combout\ : std_logic;
SIGNAL \U1|Decoder1~10_combout\ : std_logic;
SIGNAL \U1|PC[11]~4_combout\ : std_logic;
SIGNAL \U1|WideNor0~combout\ : std_logic;
SIGNAL \U1|PC[11]~5_combout\ : std_logic;
SIGNAL \U1|PC[11]~6_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~24_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~25_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~18_combout\ : std_logic;
SIGNAL \U1|WideNor4~combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~6_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~7_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~8_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~9_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~10_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~11_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~12_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~14_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~13_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~15_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~16_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~17_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[15]~19_combout\ : std_logic;
SIGNAL \U1|SP[1]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector49~0_combout\ : std_logic;
SIGNAL \U1|Rn[3][1]~q\ : std_logic;
SIGNAL \U1|Rn[1][1]~q\ : std_logic;
SIGNAL \U1|Rn[2][1]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][1]~q\ : std_logic;
SIGNAL \U1|Rn[0][1]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][1]~q\ : std_logic;
SIGNAL \U1|Mux14~0_combout\ : std_logic;
SIGNAL \U1|Mux14~1_combout\ : std_logic;
SIGNAL \U1|Rn[5][1]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[5][1]~q\ : std_logic;
SIGNAL \U1|Rn[4][1]~q\ : std_logic;
SIGNAL \U1|Mux14~2_combout\ : std_logic;
SIGNAL \U1|Rn[6][1]~q\ : std_logic;
SIGNAL \U1|Rn[7][1]~q\ : std_logic;
SIGNAL \U1|Mux14~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[1]~10_combout\ : std_logic;
SIGNAL \U1|Add0~1\ : std_logic;
SIGNAL \U1|Add0~2_combout\ : std_logic;
SIGNAL \U1|Add1~1\ : std_logic;
SIGNAL \U1|Add1~2_combout\ : std_logic;
SIGNAL \U1|Add1~36_combout\ : std_logic;
SIGNAL \U1|Mux30~2_combout\ : std_logic;
SIGNAL \U1|Mux30~3_combout\ : std_logic;
SIGNAL \U1|Mux30~0_combout\ : std_logic;
SIGNAL \U1|Mux30~1_combout\ : std_logic;
SIGNAL \U1|Mux30~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~26_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~27_combout\ : std_logic;
SIGNAL \U1|Add0~3\ : std_logic;
SIGNAL \U1|Add0~4_combout\ : std_logic;
SIGNAL \U1|SP[2]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector48~0_combout\ : std_logic;
SIGNAL \U1|Rn[3][2]~q\ : std_logic;
SIGNAL \U1|Rn[1][2]~q\ : std_logic;
SIGNAL \U1|Rn[2][2]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][2]~q\ : std_logic;
SIGNAL \U1|Rn[0][2]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][2]~q\ : std_logic;
SIGNAL \U1|Mux13~0_combout\ : std_logic;
SIGNAL \U1|Mux13~1_combout\ : std_logic;
SIGNAL \U1|Rn[7][2]~q\ : std_logic;
SIGNAL \U1|Rn[6][2]~q\ : std_logic;
SIGNAL \U1|Rn[4][2]~q\ : std_logic;
SIGNAL \U1|Rn[5][2]~q\ : std_logic;
SIGNAL \U1|Mux13~2_combout\ : std_logic;
SIGNAL \U1|Mux13~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[2]~11_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \U1|Mux29~2_combout\ : std_logic;
SIGNAL \U1|Mux29~3_combout\ : std_logic;
SIGNAL \U1|Mux29~0_combout\ : std_logic;
SIGNAL \U1|Mux29~1_combout\ : std_logic;
SIGNAL \U1|Mux29~4_combout\ : std_logic;
SIGNAL \U1|Selector47~0_combout\ : std_logic;
SIGNAL \U1|Rn[7][3]~q\ : std_logic;
SIGNAL \U1|Rn[6][3]~q\ : std_logic;
SIGNAL \U1|Rn[4][3]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][3]~q\ : std_logic;
SIGNAL \U1|Rn[5][3]~q\ : std_logic;
SIGNAL \U1|Mux12~2_combout\ : std_logic;
SIGNAL \U1|Mux12~3_combout\ : std_logic;
SIGNAL \U1|Rn[1][3]~q\ : std_logic;
SIGNAL \U1|Rn[0][3]~q\ : std_logic;
SIGNAL \U1|Rn[2][3]~q\ : std_logic;
SIGNAL \U1|Mux12~0_combout\ : std_logic;
SIGNAL \U1|Rn[3][3]~q\ : std_logic;
SIGNAL \U1|Mux12~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[3]~12_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \U1|Mux28~0_combout\ : std_logic;
SIGNAL \U1|Mux28~1_combout\ : std_logic;
SIGNAL \U1|Mux28~2_combout\ : std_logic;
SIGNAL \U1|Mux28~3_combout\ : std_logic;
SIGNAL \U1|Mux28~4_combout\ : std_logic;
SIGNAL \U1|Add1~3\ : std_logic;
SIGNAL \U1|Add1~5\ : std_logic;
SIGNAL \U1|Add1~7\ : std_logic;
SIGNAL \U1|Add1~8_combout\ : std_logic;
SIGNAL \U1|Add0~5\ : std_logic;
SIGNAL \U1|Add0~6_combout\ : std_logic;
SIGNAL \U1|Add1~6_combout\ : std_logic;
SIGNAL \U1|Add1~38_combout\ : std_logic;
SIGNAL \U1|Add0~7\ : std_logic;
SIGNAL \U1|Add0~8_combout\ : std_logic;
SIGNAL \U1|Add1~39_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~32_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~33_combout\ : std_logic;
SIGNAL \U1|Add1~9\ : std_logic;
SIGNAL \U1|Add1~10_combout\ : std_logic;
SIGNAL \U1|Add0~9\ : std_logic;
SIGNAL \U1|Add0~10_combout\ : std_logic;
SIGNAL \U1|Add1~40_combout\ : std_logic;
SIGNAL \U1|END[5]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~34_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~35_combout\ : std_logic;
SIGNAL \U1|END[6]~feeder_combout\ : std_logic;
SIGNAL \U1|Add1~11\ : std_logic;
SIGNAL \U1|Add1~12_combout\ : std_logic;
SIGNAL \U1|Add0~11\ : std_logic;
SIGNAL \U1|Add0~12_combout\ : std_logic;
SIGNAL \U1|Add1~41_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~36_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~37_combout\ : std_logic;
SIGNAL \U1|Add1~13\ : std_logic;
SIGNAL \U1|Add1~14_combout\ : std_logic;
SIGNAL \U1|Add0~13\ : std_logic;
SIGNAL \U1|Add0~14_combout\ : std_logic;
SIGNAL \U1|Add1~42_combout\ : std_logic;
SIGNAL \U1|Rn[5][7]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[5][7]~q\ : std_logic;
SIGNAL \U1|Rn[7][7]~q\ : std_logic;
SIGNAL \U1|Rn[4][7]~q\ : std_logic;
SIGNAL \U1|Mux24~0_combout\ : std_logic;
SIGNAL \U1|Mux24~1_combout\ : std_logic;
SIGNAL \U1|Rn[2][7]~q\ : std_logic;
SIGNAL \U1|Rn[3][7]~q\ : std_logic;
SIGNAL \U1|Rn[1][7]~q\ : std_logic;
SIGNAL \U1|Rn[0][7]~q\ : std_logic;
SIGNAL \U1|Mux24~2_combout\ : std_logic;
SIGNAL \U1|Mux24~3_combout\ : std_logic;
SIGNAL \U1|Mux24~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~38_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~39_combout\ : std_logic;
SIGNAL \U1|SP[8]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector42~0_combout\ : std_logic;
SIGNAL \U1|Rn[1][8]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[1][8]~q\ : std_logic;
SIGNAL \U1|Rn[3][8]~q\ : std_logic;
SIGNAL \U1|Rn[0][8]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][8]~q\ : std_logic;
SIGNAL \U1|Rn[2][8]~q\ : std_logic;
SIGNAL \U1|Mux7~0_combout\ : std_logic;
SIGNAL \U1|Mux7~1_combout\ : std_logic;
SIGNAL \U1|Rn[6][8]~q\ : std_logic;
SIGNAL \U1|Rn[5][8]~q\ : std_logic;
SIGNAL \U1|Rn[4][8]~q\ : std_logic;
SIGNAL \U1|Mux7~2_combout\ : std_logic;
SIGNAL \U1|Rn[7][8]~q\ : std_logic;
SIGNAL \U1|Mux7~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[8]~2_combout\ : std_logic;
SIGNAL \U1|Add0~15\ : std_logic;
SIGNAL \U1|Add0~16_combout\ : std_logic;
SIGNAL \U1|Add1~15\ : std_logic;
SIGNAL \U1|Add1~16_combout\ : std_logic;
SIGNAL \U1|Add1~43_combout\ : std_logic;
SIGNAL \U1|Mux23~0_combout\ : std_logic;
SIGNAL \U1|Mux23~1_combout\ : std_logic;
SIGNAL \U1|Mux23~2_combout\ : std_logic;
SIGNAL \U1|Mux23~3_combout\ : std_logic;
SIGNAL \U1|Mux23~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~40_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~41_combout\ : std_logic;
SIGNAL \U1|Add0~17\ : std_logic;
SIGNAL \U1|Add0~18_combout\ : std_logic;
SIGNAL \U1|Add1~17\ : std_logic;
SIGNAL \U1|Add1~18_combout\ : std_logic;
SIGNAL \U1|Add1~44_combout\ : std_logic;
SIGNAL \U1|Rn[6][9]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[6][9]~q\ : std_logic;
SIGNAL \U1|Rn[7][9]~q\ : std_logic;
SIGNAL \U1|Rn[4][9]~q\ : std_logic;
SIGNAL \U1|Mux6~2_combout\ : std_logic;
SIGNAL \U1|Mux6~3_combout\ : std_logic;
SIGNAL \U1|Rn[0][9]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][9]~q\ : std_logic;
SIGNAL \U1|Rn[2][9]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][9]~q\ : std_logic;
SIGNAL \U1|Mux6~0_combout\ : std_logic;
SIGNAL \U1|Rn[1][9]~q\ : std_logic;
SIGNAL \U1|Rn[3][9]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[3][9]~q\ : std_logic;
SIGNAL \U1|Mux6~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[9]~3_combout\ : std_logic;
SIGNAL \U1|SP[9]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector41~0_combout\ : std_logic;
SIGNAL \U1|Rn[5][9]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[5][9]~q\ : std_logic;
SIGNAL \U1|Mux22~0_combout\ : std_logic;
SIGNAL \U1|Mux22~1_combout\ : std_logic;
SIGNAL \U1|Mux22~2_combout\ : std_logic;
SIGNAL \U1|Mux22~3_combout\ : std_logic;
SIGNAL \U1|Mux22~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~42_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~43_combout\ : std_logic;
SIGNAL \U1|Rn[3][10]~q\ : std_logic;
SIGNAL \U1|Rn[2][10]~q\ : std_logic;
SIGNAL \U1|Rn[1][10]~q\ : std_logic;
SIGNAL \U1|Mux21~2_combout\ : std_logic;
SIGNAL \U1|Mux21~3_combout\ : std_logic;
SIGNAL \U1|Rn[7][10]~q\ : std_logic;
SIGNAL \U1|Rn[5][10]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[5][10]~q\ : std_logic;
SIGNAL \U1|Rn[4][10]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][10]~q\ : std_logic;
SIGNAL \U1|Rn[6][10]~q\ : std_logic;
SIGNAL \U1|Mux21~0_combout\ : std_logic;
SIGNAL \U1|Mux21~1_combout\ : std_logic;
SIGNAL \U1|Mux21~4_combout\ : std_logic;
SIGNAL \U1|Add0~19\ : std_logic;
SIGNAL \U1|Add0~20_combout\ : std_logic;
SIGNAL \U1|Add1~19\ : std_logic;
SIGNAL \U1|Add1~20_combout\ : std_logic;
SIGNAL \U1|Add1~45_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~44_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~45_combout\ : std_logic;
SIGNAL \U1|Add0~21\ : std_logic;
SIGNAL \U1|Add0~22_combout\ : std_logic;
SIGNAL \U1|Add1~21\ : std_logic;
SIGNAL \U1|Add1~22_combout\ : std_logic;
SIGNAL \U1|Add1~46_combout\ : std_logic;
SIGNAL \U1|Rn[7][11]~q\ : std_logic;
SIGNAL \U1|Rn[4][11]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[4][11]~q\ : std_logic;
SIGNAL \U1|Rn[6][11]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[6][11]~q\ : std_logic;
SIGNAL \U1|Mux20~0_combout\ : std_logic;
SIGNAL \U1|Rn[5][11]~q\ : std_logic;
SIGNAL \U1|Mux20~1_combout\ : std_logic;
SIGNAL \U1|Rn[3][11]~q\ : std_logic;
SIGNAL \U1|Rn[2][11]~q\ : std_logic;
SIGNAL \U1|Rn[1][11]~q\ : std_logic;
SIGNAL \U1|Mux20~2_combout\ : std_logic;
SIGNAL \U1|Mux20~3_combout\ : std_logic;
SIGNAL \U1|Mux20~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~46_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~47_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~48_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~49_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~30_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~31_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \U1|Add1~4_combout\ : std_logic;
SIGNAL \U1|Add1~37_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~28_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~29_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \U1|IR[9]~0_combout\ : std_logic;
SIGNAL \U1|WideNor2~combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ : std_logic;
SIGNAL \U1|Mux25~2_combout\ : std_logic;
SIGNAL \U1|Mux25~3_combout\ : std_logic;
SIGNAL \U1|Mux25~0_combout\ : std_logic;
SIGNAL \U1|Mux25~1_combout\ : std_logic;
SIGNAL \U1|Mux25~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ : std_logic;
SIGNAL \U1|Mux26~0_combout\ : std_logic;
SIGNAL \U1|Mux26~1_combout\ : std_logic;
SIGNAL \U1|Mux26~2_combout\ : std_logic;
SIGNAL \U1|Mux26~3_combout\ : std_logic;
SIGNAL \U1|Mux26~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ : std_logic;
SIGNAL \U1|Mux31~0_combout\ : std_logic;
SIGNAL \U1|Mux31~1_combout\ : std_logic;
SIGNAL \U1|Mux31~2_combout\ : std_logic;
SIGNAL \U1|Mux31~3_combout\ : std_logic;
SIGNAL \U1|Mux31~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U1|SP[0]~2_combout\ : std_logic;
SIGNAL \U1|Rn[1][4]~3_combout\ : std_logic;
SIGNAL \U1|Rn[3][8]~8_combout\ : std_logic;
SIGNAL \U1|Rn[3][13]~q\ : std_logic;
SIGNAL \U1|Rn[1][13]~q\ : std_logic;
SIGNAL \U1|Mux2~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[13]~6_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[13]~feeder_combout\ : std_logic;
SIGNAL \U1|Mux18~2_combout\ : std_logic;
SIGNAL \U1|Mux18~3_combout\ : std_logic;
SIGNAL \U1|Mux18~0_combout\ : std_logic;
SIGNAL \U1|Mux18~1_combout\ : std_logic;
SIGNAL \U1|Mux18~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \U1|WideNor4~0_combout\ : std_logic;
SIGNAL \U1|END[15]~2_combout\ : std_logic;
SIGNAL \U1|Rn[2][0]~2_combout\ : std_logic;
SIGNAL \U1|Rn[0][0]~5_combout\ : std_logic;
SIGNAL \U1|Rn[6][0]~9_combout\ : std_logic;
SIGNAL \U1|Rn[6][7]~q\ : std_logic;
SIGNAL \U1|Mux8~2_combout\ : std_logic;
SIGNAL \U1|Mux8~3_combout\ : std_logic;
SIGNAL \U1|Mux8~0_combout\ : std_logic;
SIGNAL \U1|Mux8~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[7]~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U1|Rn[0][0]~7_combout\ : std_logic;
SIGNAL \U1|Rn[0][11]~q\ : std_logic;
SIGNAL \U1|Mux4~0_combout\ : std_logic;
SIGNAL \U1|Mux4~1_combout\ : std_logic;
SIGNAL \U1|Mux4~2_combout\ : std_logic;
SIGNAL \U1|Mux4~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[11]~8_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[11]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \U1|WideNor5~combout\ : std_logic;
SIGNAL \U1|SP[10]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector40~0_combout\ : std_logic;
SIGNAL \U1|Rn[0][10]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][10]~q\ : std_logic;
SIGNAL \U1|Mux5~0_combout\ : std_logic;
SIGNAL \U1|Mux5~1_combout\ : std_logic;
SIGNAL \U1|Mux5~2_combout\ : std_logic;
SIGNAL \U1|Mux5~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[10]~9_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[10]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \U1|WideNor1~combout\ : std_logic;
SIGNAL \U1|wire_RW~0_combout\ : std_logic;
SIGNAL \U1|wire_RW~1_combout\ : std_logic;
SIGNAL \U1|wire_RW~2_combout\ : std_logic;
SIGNAL \U1|wire_RW~3_combout\ : std_logic;
SIGNAL \U1|wire_RW~q\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \U1|SP[0]~3_combout\ : std_logic;
SIGNAL \U1|Selector35~0_combout\ : std_logic;
SIGNAL \U1|Rn[4][15]~q\ : std_logic;
SIGNAL \U1|Rn[5][15]~q\ : std_logic;
SIGNAL \U1|Mux0~2_combout\ : std_logic;
SIGNAL \U1|Rn[6][15]~q\ : std_logic;
SIGNAL \U1|Rn[7][15]~q\ : std_logic;
SIGNAL \U1|Mux0~3_combout\ : std_logic;
SIGNAL \U1|Rn[3][15]~q\ : std_logic;
SIGNAL \U1|Rn[1][15]~q\ : std_logic;
SIGNAL \U1|Rn[2][15]~q\ : std_logic;
SIGNAL \U1|Rn[0][15]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][15]~q\ : std_logic;
SIGNAL \U1|Mux0~0_combout\ : std_logic;
SIGNAL \U1|Mux0~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[15]~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[15]~feeder_combout\ : std_logic;
SIGNAL \U1|Mux16~0_combout\ : std_logic;
SIGNAL \U1|Mux16~1_combout\ : std_logic;
SIGNAL \U1|Mux16~2_combout\ : std_logic;
SIGNAL \U1|Mux16~3_combout\ : std_logic;
SIGNAL \U1|Mux16~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \U1|IR[15]~feeder_combout\ : std_logic;
SIGNAL \U1|WideNor7~0_combout\ : std_logic;
SIGNAL \U1|WideNor7~combout\ : std_logic;
SIGNAL \U1|PC[11]~1_combout\ : std_logic;
SIGNAL \U1|Add0~23\ : std_logic;
SIGNAL \U1|Add0~24_combout\ : std_logic;
SIGNAL \U1|Add1~23\ : std_logic;
SIGNAL \U1|Add1~24_combout\ : std_logic;
SIGNAL \U1|Add1~47_combout\ : std_logic;
SIGNAL \U1|Add0~25\ : std_logic;
SIGNAL \U1|Add0~26_combout\ : std_logic;
SIGNAL \U1|Add1~25\ : std_logic;
SIGNAL \U1|Add1~26_combout\ : std_logic;
SIGNAL \U1|Add1~34_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~22_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~23_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[9]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \U1|SP[14]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector36~0_combout\ : std_logic;
SIGNAL \U1|Rn[0][14]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[0][14]~q\ : std_logic;
SIGNAL \U1|Rn[2][14]~feeder_combout\ : std_logic;
SIGNAL \U1|Rn[2][14]~q\ : std_logic;
SIGNAL \U1|Mux1~0_combout\ : std_logic;
SIGNAL \U1|Rn[3][14]~q\ : std_logic;
SIGNAL \U1|Rn[1][14]~q\ : std_logic;
SIGNAL \U1|Mux1~1_combout\ : std_logic;
SIGNAL \U1|Rn[7][14]~q\ : std_logic;
SIGNAL \U1|Rn[6][14]~q\ : std_logic;
SIGNAL \U1|Rn[4][14]~q\ : std_logic;
SIGNAL \U1|Rn[5][14]~q\ : std_logic;
SIGNAL \U1|Mux1~2_combout\ : std_logic;
SIGNAL \U1|Mux1~3_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[14]~5_combout\ : std_logic;
SIGNAL \U1|Add0~27\ : std_logic;
SIGNAL \U1|Add0~28_combout\ : std_logic;
SIGNAL \U1|Add1~27\ : std_logic;
SIGNAL \U1|Add1~28_combout\ : std_logic;
SIGNAL \U1|Add1~33_combout\ : std_logic;
SIGNAL \U1|Mux17~0_combout\ : std_logic;
SIGNAL \U1|Mux17~1_combout\ : std_logic;
SIGNAL \U1|Mux17~2_combout\ : std_logic;
SIGNAL \U1|Mux17~3_combout\ : std_logic;
SIGNAL \U1|Mux17~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~20_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~21_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[14]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \U1|resetStage~0_combout\ : std_logic;
SIGNAL \U1|Selector164~0_combout\ : std_logic;
SIGNAL \U1|Decoder1~9_combout\ : std_logic;
SIGNAL \U1|Selector164~3_combout\ : std_logic;
SIGNAL \U1|Selector164~4_combout\ : std_logic;
SIGNAL \U1|Selector164~5_combout\ : std_logic;
SIGNAL \U1|Decoder1~7_combout\ : std_logic;
SIGNAL \U1|Decoder1~8_combout\ : std_logic;
SIGNAL \U1|Selector164~1_combout\ : std_logic;
SIGNAL \U1|Selector164~2_combout\ : std_logic;
SIGNAL \U1|Selector164~6_combout\ : std_logic;
SIGNAL \U1|Selector164~7_combout\ : std_logic;
SIGNAL \U1|resetStage~1_combout\ : std_logic;
SIGNAL \U1|resetStage~2_combout\ : std_logic;
SIGNAL \U1|resetStage~4_combout\ : std_logic;
SIGNAL \U1|resetStage~q\ : std_logic;
SIGNAL \U1|Equal2~0_combout\ : std_logic;
SIGNAL \U1|processing_instruction~1_combout\ : std_logic;
SIGNAL \U1|Selector163~3_combout\ : std_logic;
SIGNAL \U1|Selector163~4_combout\ : std_logic;
SIGNAL \U1|Selector163~0_combout\ : std_logic;
SIGNAL \U1|Selector163~1_combout\ : std_logic;
SIGNAL \U1|Selector163~2_combout\ : std_logic;
SIGNAL \U1|processing_instruction~0_combout\ : std_logic;
SIGNAL \U1|processing_instruction~2_combout\ : std_logic;
SIGNAL \U1|processing_instruction~q\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS[8]~2_combout\ : std_logic;
SIGNAL \U1|Add1~29\ : std_logic;
SIGNAL \U1|Add1~30_combout\ : std_logic;
SIGNAL \U1|Add0~29\ : std_logic;
SIGNAL \U1|Add0~30_combout\ : std_logic;
SIGNAL \U1|Add1~32_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~4_combout\ : std_logic;
SIGNAL \U1|bus_RAM_ADDRESS~5_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[8]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U1|Mux3~2_combout\ : std_logic;
SIGNAL \U1|Mux3~3_combout\ : std_logic;
SIGNAL \U1|Mux3~0_combout\ : std_logic;
SIGNAL \U1|Mux3~1_combout\ : std_logic;
SIGNAL \U1|bus_RAM_DATA_OUT[12]~7_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[0]~0_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[0]~1_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~0_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[11]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[10]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~2_combout\ : std_logic;
SIGNAL \U1|videoflag~0_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos[10]~1_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~3_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~5_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~6_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~7_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~9_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\ : std_logic;
SIGNAL \U1|videoflag~1_combout\ : std_logic;
SIGNAL \U1|videoflag~q\ : std_logic;
SIGNAL \U4|U3|XP[7]~3_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PREVSIZE~q\ : std_logic;
SIGNAL \U4|U3|process_0~9_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\ : std_logic;
SIGNAL \U4|U3|process_0~12_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~5_combout\ : std_logic;
SIGNAL \U4|U3|process_0~6_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~7_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\ : std_logic;
SIGNAL \U4|U3|process_0~13_combout\ : std_logic;
SIGNAL \U4|U3|process_0~14_combout\ : std_logic;
SIGNAL \U4|U3|process_0~15_combout\ : std_logic;
SIGNAL \U4|U3|process_0~8_combout\ : std_logic;
SIGNAL \U4|U3|process_0~10_combout\ : std_logic;
SIGNAL \U4|U3|process_0~11_combout\ : std_logic;
SIGNAL \U4|U3|process_0~16_combout\ : std_logic;
SIGNAL \U4|U3|XP[7]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\ : std_logic;
SIGNAL \U4|U3|process_0~2_combout\ : std_logic;
SIGNAL \U4|U3|process_0~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~4_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[6]~0_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[6]~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~17_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~18_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[3]~4_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[4]~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~19_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[2]~2_combout\ : std_logic;
SIGNAL \U1|bus_vga_pos~11_combout\ : std_logic;
SIGNAL \U4|U3|PREVXPOS[0]~5_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~0_combout\ : std_logic;
SIGNAL \U4|U3|process_0~20_combout\ : std_logic;
SIGNAL \U4|U3|process_0~21_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[0]~0_combout\ : std_logic;
SIGNAL \U4|U3|process_0~22_combout\ : std_logic;
SIGNAL \U4|U3|process_0~23_combout\ : std_logic;
SIGNAL \U4|U3|Mux27~0_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[2]~0_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[2]~1_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[2]~2_combout\ : std_logic;
SIGNAL \U4|U3|Add4~2_combout\ : std_logic;
SIGNAL \U4|U3|Add4~1_combout\ : std_logic;
SIGNAL \U4|U3|Add4~0_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX[3]~1_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~3_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~4_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|STATE~4_combout\ : std_logic;
SIGNAL \U4|U3|STATE~3_combout\ : std_logic;
SIGNAL \U4|U3|STATE~5_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~3_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~5_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~1_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~4_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[1]~3_combout\ : std_logic;
SIGNAL \U4|U3|Add5~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[2]~5_combout\ : std_logic;
SIGNAL \U4|U3|process_0~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[3]~2_combout\ : std_logic;
SIGNAL \U4|U3|process_0~1_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~0_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~2_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan10~0_combout\ : std_logic;
SIGNAL \U4|U4|inst6~2_combout\ : std_logic;
SIGNAL \U4|U4|inst6~3_combout\ : std_logic;
SIGNAL \U4|U4|inst6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst6~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux37~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux38~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux39~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux40~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux41~0_combout\ : std_logic;
SIGNAL \U4|U3|Add1~1\ : std_logic;
SIGNAL \U4|U3|Add1~3\ : std_logic;
SIGNAL \U4|U3|Add1~5\ : std_logic;
SIGNAL \U4|U3|Add1~7\ : std_logic;
SIGNAL \U4|U3|Add1~8_combout\ : std_logic;
SIGNAL \U4|U3|Add1~4_combout\ : std_logic;
SIGNAL \U4|U3|Add1~2_combout\ : std_logic;
SIGNAL \U4|U3|Add1~6_combout\ : std_logic;
SIGNAL \U4|U3|Add1~0_combout\ : std_logic;
SIGNAL \U4|U3|Add2~1\ : std_logic;
SIGNAL \U4|U3|Add2~3\ : std_logic;
SIGNAL \U4|U3|Add2~5\ : std_logic;
SIGNAL \U4|U3|Add2~7\ : std_logic;
SIGNAL \U4|U3|Add2~9\ : std_logic;
SIGNAL \U4|U3|Add2~10_combout\ : std_logic;
SIGNAL \U4|U3|Add2~8_combout\ : std_logic;
SIGNAL \U4|U3|Add2~6_combout\ : std_logic;
SIGNAL \U4|U3|Add2~4_combout\ : std_logic;
SIGNAL \U4|U3|Add2~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux28~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux29~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux30~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux31~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux32~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux33~0_combout\ : std_logic;
SIGNAL \U4|U3|Add0~1\ : std_logic;
SIGNAL \U4|U3|Add0~3\ : std_logic;
SIGNAL \U4|U3|Add0~5\ : std_logic;
SIGNAL \U4|U3|Add0~7\ : std_logic;
SIGNAL \U4|U3|Add0~9\ : std_logic;
SIGNAL \U4|U3|Add0~10_combout\ : std_logic;
SIGNAL \U4|U3|Add2~0_combout\ : std_logic;
SIGNAL \U4|U3|Add0~8_combout\ : std_logic;
SIGNAL \U4|U3|Add0~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~1\ : std_logic;
SIGNAL \U4|U3|Add3~3\ : std_logic;
SIGNAL \U4|U3|Add3~5\ : std_logic;
SIGNAL \U4|U3|Add3~7\ : std_logic;
SIGNAL \U4|U3|Add3~9\ : std_logic;
SIGNAL \U4|U3|Add3~11\ : std_logic;
SIGNAL \U4|U3|Add3~13\ : std_logic;
SIGNAL \U4|U3|Add3~14_combout\ : std_logic;
SIGNAL \U4|U3|Add3~23_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ : std_logic;
SIGNAL \U4|U3|Add2~11\ : std_logic;
SIGNAL \U4|U3|Add2~13\ : std_logic;
SIGNAL \U4|U3|Add2~15\ : std_logic;
SIGNAL \U4|U3|Add2~16_combout\ : std_logic;
SIGNAL \U4|U3|Add2~14_combout\ : std_logic;
SIGNAL \U4|U3|Add2~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~15\ : std_logic;
SIGNAL \U4|U3|Add3~17\ : std_logic;
SIGNAL \U4|U3|Add3~19\ : std_logic;
SIGNAL \U4|U3|Add3~20_combout\ : std_logic;
SIGNAL \U4|U3|Add3~22_combout\ : std_logic;
SIGNAL \U4|U3|DATA[16]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~1\ : std_logic;
SIGNAL \U4|U4|inst|Add2~3\ : std_logic;
SIGNAL \U4|U4|inst|Add2~5\ : std_logic;
SIGNAL \U4|U4|inst|Add2~7\ : std_logic;
SIGNAL \U4|U4|inst|Add2~9\ : std_logic;
SIGNAL \U4|U4|inst|Add2~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~3\ : std_logic;
SIGNAL \U4|U4|inst|Add3~5\ : std_logic;
SIGNAL \U4|U4|inst|Add3~7\ : std_logic;
SIGNAL \U4|U4|inst|Add3~9\ : std_logic;
SIGNAL \U4|U4|inst|Add3~11\ : std_logic;
SIGNAL \U4|U4|inst|Add3~13\ : std_logic;
SIGNAL \U4|U4|inst|Add3~15\ : std_logic;
SIGNAL \U4|U4|inst|Add3~16_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~3_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux69~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[18]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux68~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[19]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux87~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux70~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[17]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux86~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux85~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ : std_logic;
SIGNAL \U4|U3|Add0~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux84~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux83~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ : std_logic;
SIGNAL \U4|U3|Add0~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux82~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~0_combout\ : std_logic;
SIGNAL \U4|U3|Add3~24_combout\ : std_logic;
SIGNAL \U4|U3|DATA[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \U4|U3|Add3~2_combout\ : std_logic;
SIGNAL \U4|U3|Add3~25_combout\ : std_logic;
SIGNAL \U4|U3|Add3~4_combout\ : std_logic;
SIGNAL \U4|U3|Add3~26_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~4_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~6_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ : std_logic;
SIGNAL \U4|U3|Add3~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~27_combout\ : std_logic;
SIGNAL \U4|U3|DATA[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~8_combout\ : std_logic;
SIGNAL \U4|U3|Add3~28_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~8_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~10_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~10_combout\ : std_logic;
SIGNAL \U4|U3|Add3~29_combout\ : std_logic;
SIGNAL \U4|U3|Add3~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~30_combout\ : std_logic;
SIGNAL \U4|U3|DATA[12]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~14_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~11\ : std_logic;
SIGNAL \U4|U4|inst|Add2~13\ : std_logic;
SIGNAL \U4|U4|inst|Add2~15\ : std_logic;
SIGNAL \U4|U4|inst|Add2~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~17\ : std_logic;
SIGNAL \U4|U4|inst|Add3~19\ : std_logic;
SIGNAL \U4|U4|inst|Add3~21\ : std_logic;
SIGNAL \U4|U4|inst|Add3~22_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~24_combout\ : std_logic;
SIGNAL \U4|U4|inst18|inst~combout\ : std_logic;
SIGNAL \U4|U3|Add3~16_combout\ : std_logic;
SIGNAL \U4|U3|Add3~32_combout\ : std_logic;
SIGNAL \U4|U3|Add3~18_combout\ : std_logic;
SIGNAL \U4|U3|Add3~31_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~20_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~18_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~1_combout\ : std_logic;
SIGNAL \U4|U3|DATA[20]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[7]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[13]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[14]~feeder_combout\ : std_logic;
SIGNAL \U1|bus_vga_char[15]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|stage\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|bus_vga_pos\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|bus_vga_char\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|bus_RAM_DATA_OUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|bus_RAM_ADDRESS\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|SP\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|END\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|YP\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U4|U3|XP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U4|U3|STATE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVYPOS\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U4|U3|PREVXPOS\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|U3|PREVCOLOR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVCHAR\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U4|U3|PIXCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|OUTDATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|LNCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|LNAUX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|DATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|CHARADDR\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U5|count_1Mhz\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U5|U1|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U3|ALT_INV_STATE\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ : std_logic;
SIGNAL \U1|ALT_INV_definingVariables~q\ : std_logic;
SIGNAL \U5|ALT_INV_clock_1MHz~clkctrl_outclk\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_PS2_DAT <= PS2_DAT;
ww_PS2_CLK <= PS2_CLK;
ww_KEY <= KEY;
VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_CLK <= ww_VGA_CLK;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \U1|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\U1|bus_RAM_ADDRESS\(12) & \U1|bus_RAM_ADDRESS\(11) & \U1|bus_RAM_ADDRESS\(10) & \U1|bus_RAM_ADDRESS\(9) & \U1|bus_RAM_ADDRESS\(8) & \U1|bus_RAM_ADDRESS\(7) & 
\U1|bus_RAM_ADDRESS\(6) & \U1|bus_RAM_ADDRESS\(5) & \U1|bus_RAM_ADDRESS\(4) & \U1|bus_RAM_ADDRESS\(3) & \U1|bus_RAM_ADDRESS\(2) & \U1|bus_RAM_ADDRESS\(1) & \U1|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ <= (\U4|U3|DATA\(16) & \U4|U3|DATA\(13));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\U4|U3|DATA\(17) & \U4|U3|DATA\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ <= (\U4|U3|DATA\(2) & \U4|U3|DATA\(1));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ <= (\U4|U3|DATA\(4) & \U4|U3|DATA\(3));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ <= (\U4|U3|DATA\(6) & \U4|U3|DATA\(5));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ <= (\U4|U3|DATA\(8) & \U4|U3|DATA\(7));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ <= (\U4|U3|DATA\(10) & \U4|U3|DATA\(9));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ <= (\U4|U3|DATA\(12) & \U4|U3|DATA\(11));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ <= (\U4|U3|DATA\(15) & \U4|U3|DATA\(14));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ <= (\U4|U3|DATA\(19) & \U4|U3|DATA\(18));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ <= (gnd & \U4|U3|DATA\(20));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U3|CHARADDR\(9) & \U4|U3|CHARADDR\(8) & \U4|U3|CHARADDR\(7) & \U4|U3|CHARADDR\(6) & \U4|U3|CHARADDR\(5) & \U4|U3|CHARADDR\(4) & \U4|U3|CHARADDR\(3) & 
\U4|U3|CHARADDR\(2) & \U4|U3|CHARADDR\(1) & \U4|U3|CHARADDR\(0));

\U4|U5|altsyncram_component|auto_generated|q_a\(0) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U4|U5|altsyncram_component|auto_generated|q_a\(1) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U4|U5|altsyncram_component|auto_generated|q_a\(2) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U4|U5|altsyncram_component|auto_generated|q_a\(3) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U4|U5|altsyncram_component|auto_generated|q_a\(4) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U4|U5|altsyncram_component|auto_generated|q_a\(5) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U4|U5|altsyncram_component|auto_generated|q_a\(6) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U4|U5|altsyncram_component|auto_generated|q_a\(7) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\U5|clock_1MHz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_1MHz~q\);

\U5|clock_25Mhz_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_25Mhz_int~q\);

\U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|U1|lpm_ff_component|dffs\(0));
\U4|U3|ALT_INV_STATE\(1) <= NOT \U4|U3|STATE\(1);
\U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ <= NOT \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\;
\U1|ALT_INV_definingVariables~q\ <= NOT \U1|definingVariables~q\;
\U5|ALT_INV_clock_1MHz~clkctrl_outclk\ <= NOT \U5|clock_1MHz~clkctrl_outclk\;

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U5|U1|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\VGA_R[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_R[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\VGA_R[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_R[9]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\VGA_G[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_G[8]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\VGA_G[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_G[9]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\VGA_B[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_B[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\VGA_B[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_B[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(0),
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(7),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(8),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(10),
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(11),
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(12),
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(13),
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(14),
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|bus_vga_char\(15),
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X54_Y44_N20
\U5|U1|lpm_ff_component|dffs[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|U1|lpm_ff_component|dffs[0]~0_combout\ = !\U5|U1|lpm_ff_component|dffs\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|U1|lpm_ff_component|dffs\(0),
	combout => \U5|U1|lpm_ff_component|dffs[0]~0_combout\);

-- Location: LCCOMB_X54_Y44_N10
\U5|U1|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\ = \U5|U1|lpm_ff_component|dffs[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|U1|lpm_ff_component|dffs[0]~0_combout\,
	combout => \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X54_Y44_N11
\U5|U1|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|U1|lpm_ff_component|dffs\(0));

-- Location: CLKCTRL_G10
\U5|U1|lpm_ff_component|dffs[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\);

-- Location: LCCOMB_X56_Y43_N12
\U4|U4|inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~12_combout\ = (\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Add0~11\ $ (GND))) # (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Add0~11\ & VCC))
-- \U4|U4|inst|Add0~13\ = CARRY((\U4|U4|inst|Hcnt\(6) & !\U4|U4|inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add0~11\,
	combout => \U4|U4|inst|Add0~12_combout\,
	cout => \U4|U4|inst|Add0~13\);

-- Location: LCCOMB_X56_Y43_N14
\U4|U4|inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~14_combout\ = (\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Add0~13\)) # (!\U4|U4|inst|Hcnt\(7) & ((\U4|U4|inst|Add0~13\) # (GND)))
-- \U4|U4|inst|Add0~15\ = CARRY((!\U4|U4|inst|Add0~13\) # (!\U4|U4|inst|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add0~13\,
	combout => \U4|U4|inst|Add0~14_combout\,
	cout => \U4|U4|inst|Add0~15\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X55_Y43_N1
\U4|U4|inst|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U4|inst|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(7));

-- Location: LCCOMB_X56_Y43_N16
\U4|U4|inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~16_combout\ = (\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add0~15\ $ (GND))) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add0~15\ & VCC))
-- \U4|U4|inst|Add0~17\ = CARRY((\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add0~15\,
	combout => \U4|U4|inst|Add0~16_combout\,
	cout => \U4|U4|inst|Add0~17\);

-- Location: LCCOMB_X55_Y44_N30
\U4|U4|inst|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~0_combout\ = (\U4|U4|inst|Add0~16_combout\ & !\U4|U4|inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Add0~16_combout\,
	datad => \U4|U4|inst|Equal0~2_combout\,
	combout => \U4|U4|inst|Hcnt~0_combout\);

-- Location: FF_X55_Y44_N31
\U4|U4|inst|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(8));

-- Location: LCCOMB_X56_Y43_N18
\U4|U4|inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~18_combout\ = \U4|U4|inst|Add0~17\ $ (\U4|U4|inst|Hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Hcnt\(9),
	cin => \U4|U4|inst|Add0~17\,
	combout => \U4|U4|inst|Add0~18_combout\);

-- Location: LCCOMB_X56_Y43_N20
\U4|U4|inst|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~1_combout\ = (!\U4|U4|inst|Equal0~2_combout\ & \U4|U4|inst|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Equal0~2_combout\,
	datad => \U4|U4|inst|Add0~18_combout\,
	combout => \U4|U4|inst|Hcnt~1_combout\);

-- Location: FF_X56_Y43_N21
\U4|U4|inst|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(9));

-- Location: LCCOMB_X56_Y43_N0
\U4|U4|inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~0_combout\ = \U4|U4|inst|Hcnt\(0) $ (VCC)
-- \U4|U4|inst|Add0~1\ = CARRY(\U4|U4|inst|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Add0~0_combout\,
	cout => \U4|U4|inst|Add0~1\);

-- Location: FF_X56_Y43_N1
\U4|U4|inst|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(0));

-- Location: LCCOMB_X56_Y43_N2
\U4|U4|inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~2_combout\ = (\U4|U4|inst|Hcnt\(1) & (!\U4|U4|inst|Add0~1\)) # (!\U4|U4|inst|Hcnt\(1) & ((\U4|U4|inst|Add0~1\) # (GND)))
-- \U4|U4|inst|Add0~3\ = CARRY((!\U4|U4|inst|Add0~1\) # (!\U4|U4|inst|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Add0~1\,
	combout => \U4|U4|inst|Add0~2_combout\,
	cout => \U4|U4|inst|Add0~3\);

-- Location: FF_X56_Y43_N3
\U4|U4|inst|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(1));

-- Location: LCCOMB_X56_Y43_N4
\U4|U4|inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~4_combout\ = (\U4|U4|inst|Hcnt\(2) & (\U4|U4|inst|Add0~3\ $ (GND))) # (!\U4|U4|inst|Hcnt\(2) & (!\U4|U4|inst|Add0~3\ & VCC))
-- \U4|U4|inst|Add0~5\ = CARRY((\U4|U4|inst|Hcnt\(2) & !\U4|U4|inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add0~3\,
	combout => \U4|U4|inst|Add0~4_combout\,
	cout => \U4|U4|inst|Add0~5\);

-- Location: FF_X56_Y43_N5
\U4|U4|inst|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(2));

-- Location: LCCOMB_X56_Y43_N6
\U4|U4|inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~6_combout\ = (\U4|U4|inst|Hcnt\(3) & (!\U4|U4|inst|Add0~5\)) # (!\U4|U4|inst|Hcnt\(3) & ((\U4|U4|inst|Add0~5\) # (GND)))
-- \U4|U4|inst|Add0~7\ = CARRY((!\U4|U4|inst|Add0~5\) # (!\U4|U4|inst|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add0~5\,
	combout => \U4|U4|inst|Add0~6_combout\,
	cout => \U4|U4|inst|Add0~7\);

-- Location: FF_X56_Y43_N7
\U4|U4|inst|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(3));

-- Location: LCCOMB_X56_Y43_N8
\U4|U4|inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~8_combout\ = (\U4|U4|inst|Hcnt\(4) & (\U4|U4|inst|Add0~7\ $ (GND))) # (!\U4|U4|inst|Hcnt\(4) & (!\U4|U4|inst|Add0~7\ & VCC))
-- \U4|U4|inst|Add0~9\ = CARRY((\U4|U4|inst|Hcnt\(4) & !\U4|U4|inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add0~7\,
	combout => \U4|U4|inst|Add0~8_combout\,
	cout => \U4|U4|inst|Add0~9\);

-- Location: FF_X56_Y43_N9
\U4|U4|inst|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(4));

-- Location: LCCOMB_X55_Y43_N24
\U4|U4|inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~0_combout\ = (\U4|U4|inst|Hcnt\(1) & (\U4|U4|inst|Hcnt\(0) & (\U4|U4|inst|Hcnt\(4) & \U4|U4|inst|Hcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst|Hcnt\(0),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|Hcnt\(3),
	combout => \U4|U4|inst|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y43_N0
\U4|U4|inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~1_combout\ = (\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Hcnt\(5) & (!\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|Hcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|Hcnt\(2),
	combout => \U4|U4|inst|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y43_N6
\U4|U4|inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~2_combout\ = (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Equal0~0_combout\ & (!\U4|U4|inst|Hcnt\(6) & \U4|U4|inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(9),
	datab => \U4|U4|inst|Equal0~0_combout\,
	datac => \U4|U4|inst|Hcnt\(6),
	datad => \U4|U4|inst|Equal0~1_combout\,
	combout => \U4|U4|inst|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y43_N10
\U4|U4|inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~10_combout\ = (\U4|U4|inst|Hcnt\(5) & (!\U4|U4|inst|Add0~9\)) # (!\U4|U4|inst|Hcnt\(5) & ((\U4|U4|inst|Add0~9\) # (GND)))
-- \U4|U4|inst|Add0~11\ = CARRY((!\U4|U4|inst|Add0~9\) # (!\U4|U4|inst|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Add0~9\,
	combout => \U4|U4|inst|Add0~10_combout\,
	cout => \U4|U4|inst|Add0~11\);

-- Location: LCCOMB_X56_Y43_N30
\U4|U4|inst|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~2_combout\ = (!\U4|U4|inst|Equal0~2_combout\ & \U4|U4|inst|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Equal0~2_combout\,
	datad => \U4|U4|inst|Add0~10_combout\,
	combout => \U4|U4|inst|Hcnt~2_combout\);

-- Location: FF_X56_Y43_N31
\U4|U4|inst|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(5));

-- Location: LCCOMB_X55_Y43_N14
\U4|U4|inst|Hcnt[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt[6]~feeder_combout\ = \U4|U4|inst|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Add0~12_combout\,
	combout => \U4|U4|inst|Hcnt[6]~feeder_combout\);

-- Location: FF_X55_Y43_N15
\U4|U4|inst|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(6));

-- Location: LCCOMB_X55_Y43_N10
\U4|U4|inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~0_combout\ = ((\U4|U4|inst|Hcnt\(2)) # ((\U4|U4|inst|Hcnt\(8)) # (!\U4|U4|inst|Hcnt\(7)))) # (!\U4|U4|inst|Hcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(8),
	datad => \U4|U4|inst|Hcnt\(7),
	combout => \U4|U4|inst|Equal1~0_combout\);

-- Location: LCCOMB_X55_Y43_N18
\U4|U4|inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~1_combout\ = (\U4|U4|inst|Hcnt\(6)) # (((\U4|U4|inst|Equal1~0_combout\) # (!\U4|U4|inst|Hcnt\(9))) # (!\U4|U4|inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Equal0~0_combout\,
	datac => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|Equal1~0_combout\,
	combout => \U4|U4|inst|Equal1~1_combout\);

-- Location: LCCOMB_X52_Y43_N12
\U4|U4|inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~0_combout\ = \U4|U4|inst|Vcnt\(0) $ (VCC)
-- \U4|U4|inst|Add1~1\ = CARRY(\U4|U4|inst|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Add1~0_combout\,
	cout => \U4|U4|inst|Add1~1\);

-- Location: LCCOMB_X55_Y43_N30
\U4|U4|inst|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt~2_combout\ = (\U4|U4|inst|Add1~0_combout\ & \U4|U4|inst|process_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Add1~0_combout\,
	datad => \U4|U4|inst|process_1~6_combout\,
	combout => \U4|U4|inst|Vcnt~2_combout\);

-- Location: LCCOMB_X55_Y43_N28
\U4|U4|inst|Vcnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[2]~1_combout\ = (!\U4|U4|inst|Equal1~1_combout\) # (!\U4|U4|inst|process_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|process_1~6_combout\,
	datad => \U4|U4|inst|Equal1~1_combout\,
	combout => \U4|U4|inst|Vcnt[2]~1_combout\);

-- Location: FF_X55_Y43_N31
\U4|U4|inst|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst|Vcnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(0));

-- Location: LCCOMB_X52_Y43_N14
\U4|U4|inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~2_combout\ = (\U4|U4|inst|Vcnt\(1) & (!\U4|U4|inst|Add1~1\)) # (!\U4|U4|inst|Vcnt\(1) & ((\U4|U4|inst|Add1~1\) # (GND)))
-- \U4|U4|inst|Add1~3\ = CARRY((!\U4|U4|inst|Add1~1\) # (!\U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Add1~1\,
	combout => \U4|U4|inst|Add1~2_combout\,
	cout => \U4|U4|inst|Add1~3\);

-- Location: LCCOMB_X52_Y43_N16
\U4|U4|inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~4_combout\ = (\U4|U4|inst|Vcnt\(2) & (\U4|U4|inst|Add1~3\ $ (GND))) # (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add1~3\ & VCC))
-- \U4|U4|inst|Add1~5\ = CARRY((\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add1~3\,
	combout => \U4|U4|inst|Add1~4_combout\,
	cout => \U4|U4|inst|Add1~5\);

-- Location: LCCOMB_X55_Y43_N20
\U4|U4|inst|Vcnt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[2]~4_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(2))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|process_1~6_combout\,
	datab => \U4|U4|inst|Equal1~1_combout\,
	datac => \U4|U4|inst|Vcnt\(2),
	datad => \U4|U4|inst|Add1~4_combout\,
	combout => \U4|U4|inst|Vcnt[2]~4_combout\);

-- Location: FF_X55_Y43_N21
\U4|U4|inst|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(2));

-- Location: LCCOMB_X52_Y43_N18
\U4|U4|inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~6_combout\ = (\U4|U4|inst|Vcnt\(3) & (!\U4|U4|inst|Add1~5\)) # (!\U4|U4|inst|Vcnt\(3) & ((\U4|U4|inst|Add1~5\) # (GND)))
-- \U4|U4|inst|Add1~7\ = CARRY((!\U4|U4|inst|Add1~5\) # (!\U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add1~5\,
	combout => \U4|U4|inst|Add1~6_combout\,
	cout => \U4|U4|inst|Add1~7\);

-- Location: LCCOMB_X54_Y43_N8
\U4|U4|inst|Vcnt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[3]~3_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(3)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add1~6_combout\,
	datab => \U4|U4|inst|Equal1~1_combout\,
	datac => \U4|U4|inst|Vcnt\(3),
	datad => \U4|U4|inst|process_1~6_combout\,
	combout => \U4|U4|inst|Vcnt[3]~3_combout\);

-- Location: FF_X54_Y43_N9
\U4|U4|inst|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(3));

-- Location: LCCOMB_X52_Y43_N20
\U4|U4|inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~8_combout\ = (\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|Add1~7\ $ (GND))) # (!\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add1~7\ & VCC))
-- \U4|U4|inst|Add1~9\ = CARRY((\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add1~7\,
	combout => \U4|U4|inst|Add1~8_combout\,
	cout => \U4|U4|inst|Add1~9\);

-- Location: LCCOMB_X54_Y43_N4
\U4|U4|inst|Vcnt[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[4]~6_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(4)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add1~8_combout\,
	datab => \U4|U4|inst|Equal1~1_combout\,
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|process_1~6_combout\,
	combout => \U4|U4|inst|Vcnt[4]~6_combout\);

-- Location: FF_X54_Y43_N5
\U4|U4|inst|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[4]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(4));

-- Location: LCCOMB_X52_Y43_N22
\U4|U4|inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~10_combout\ = (\U4|U4|inst|Vcnt\(5) & (!\U4|U4|inst|Add1~9\)) # (!\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Add1~9\) # (GND)))
-- \U4|U4|inst|Add1~11\ = CARRY((!\U4|U4|inst|Add1~9\) # (!\U4|U4|inst|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Add1~9\,
	combout => \U4|U4|inst|Add1~10_combout\,
	cout => \U4|U4|inst|Add1~11\);

-- Location: LCCOMB_X54_Y43_N12
\U4|U4|inst|Vcnt[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[5]~10_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(5))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Vcnt\(5),
	datad => \U4|U4|inst|Add1~10_combout\,
	combout => \U4|U4|inst|Vcnt[5]~10_combout\);

-- Location: FF_X54_Y43_N13
\U4|U4|inst|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[5]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(5));

-- Location: LCCOMB_X52_Y43_N24
\U4|U4|inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~12_combout\ = (\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add1~11\ $ (GND))) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add1~11\ & VCC))
-- \U4|U4|inst|Add1~13\ = CARRY((\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add1~11\,
	combout => \U4|U4|inst|Add1~12_combout\,
	cout => \U4|U4|inst|Add1~13\);

-- Location: LCCOMB_X54_Y43_N6
\U4|U4|inst|Vcnt[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[6]~9_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(6))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Vcnt\(6),
	datad => \U4|U4|inst|Add1~12_combout\,
	combout => \U4|U4|inst|Vcnt[6]~9_combout\);

-- Location: FF_X54_Y43_N7
\U4|U4|inst|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[6]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(6));

-- Location: LCCOMB_X52_Y43_N26
\U4|U4|inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~14_combout\ = (\U4|U4|inst|Vcnt\(7) & (!\U4|U4|inst|Add1~13\)) # (!\U4|U4|inst|Vcnt\(7) & ((\U4|U4|inst|Add1~13\) # (GND)))
-- \U4|U4|inst|Add1~15\ = CARRY((!\U4|U4|inst|Add1~13\) # (!\U4|U4|inst|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add1~13\,
	combout => \U4|U4|inst|Add1~14_combout\,
	cout => \U4|U4|inst|Add1~15\);

-- Location: LCCOMB_X54_Y43_N0
\U4|U4|inst|Vcnt[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[7]~8_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(7))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Vcnt\(7),
	datad => \U4|U4|inst|Add1~14_combout\,
	combout => \U4|U4|inst|Vcnt[7]~8_combout\);

-- Location: FF_X54_Y43_N1
\U4|U4|inst|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[7]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(7));

-- Location: LCCOMB_X52_Y43_N28
\U4|U4|inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~16_combout\ = (\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Add1~15\ $ (GND))) # (!\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add1~15\ & VCC))
-- \U4|U4|inst|Add1~17\ = CARRY((\U4|U4|inst|Vcnt\(8) & !\U4|U4|inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add1~15\,
	combout => \U4|U4|inst|Add1~16_combout\,
	cout => \U4|U4|inst|Add1~17\);

-- Location: LCCOMB_X54_Y43_N10
\U4|U4|inst|Vcnt[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[8]~7_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(8))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Vcnt\(8),
	datad => \U4|U4|inst|Add1~16_combout\,
	combout => \U4|U4|inst|Vcnt[8]~7_combout\);

-- Location: FF_X54_Y43_N11
\U4|U4|inst|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[8]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(8));

-- Location: LCCOMB_X52_Y43_N30
\U4|U4|inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~18_combout\ = \U4|U4|inst|Add1~17\ $ (\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Add1~17\,
	combout => \U4|U4|inst|Add1~18_combout\);

-- Location: LCCOMB_X54_Y43_N2
\U4|U4|inst|Vcnt[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[9]~5_combout\ = (\U4|U4|inst|process_1~6_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(9))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Vcnt\(9),
	datad => \U4|U4|inst|Add1~18_combout\,
	combout => \U4|U4|inst|Vcnt[9]~5_combout\);

-- Location: FF_X54_Y43_N3
\U4|U4|inst|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[9]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(9));

-- Location: LCCOMB_X55_Y43_N22
\U4|U4|inst|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~0_combout\ = (!\U4|U4|inst|Vcnt\(5) & (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(6),
	datac => \U4|U4|inst|Vcnt\(7),
	datad => \U4|U4|inst|Vcnt\(8),
	combout => \U4|U4|inst|LessThan11~0_combout\);

-- Location: LCCOMB_X55_Y43_N8
\U4|U4|inst|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~2_combout\ = (!\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|LessThan11~0_combout\ & ((!\U4|U4|inst|Vcnt\(2)) # (!\U4|U4|inst|Vcnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(2),
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|LessThan11~0_combout\,
	combout => \U4|U4|inst|process_1~2_combout\);

-- Location: LCCOMB_X56_Y43_N24
\U4|U4|inst|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~3_combout\ = ((!\U4|U4|inst|Hcnt\(2) & ((!\U4|U4|inst|Hcnt\(0)) # (!\U4|U4|inst|Hcnt\(1))))) # (!\U4|U4|inst|Hcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(1),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(0),
	combout => \U4|U4|inst|process_1~3_combout\);

-- Location: LCCOMB_X56_Y43_N26
\U4|U4|inst|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~4_combout\ = (\U4|U4|inst|Hcnt\(3) & (\U4|U4|inst|Hcnt\(4) & !\U4|U4|inst|process_1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|process_1~3_combout\,
	combout => \U4|U4|inst|process_1~4_combout\);

-- Location: LCCOMB_X55_Y43_N2
\U4|U4|inst|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~5_combout\ = (\U4|U4|inst|Hcnt\(8)) # ((\U4|U4|inst|Hcnt\(7) & ((\U4|U4|inst|Hcnt\(6)) # (\U4|U4|inst|process_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst|Hcnt\(7),
	datac => \U4|U4|inst|Hcnt\(6),
	datad => \U4|U4|inst|process_1~4_combout\,
	combout => \U4|U4|inst|process_1~5_combout\);

-- Location: LCCOMB_X55_Y43_N16
\U4|U4|inst|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~6_combout\ = ((\U4|U4|inst|process_1~2_combout\) # ((!\U4|U4|inst|process_1~5_combout\) # (!\U4|U4|inst|Hcnt\(9)))) # (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|process_1~2_combout\,
	datac => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|process_1~6_combout\);

-- Location: LCCOMB_X55_Y43_N4
\U4|U4|inst|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt~0_combout\ = (\U4|U4|inst|process_1~6_combout\ & \U4|U4|inst|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|process_1~6_combout\,
	datac => \U4|U4|inst|Add1~2_combout\,
	combout => \U4|U4|inst|Vcnt~0_combout\);

-- Location: FF_X55_Y43_N5
\U4|U4|inst|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst|Vcnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(1));

-- Location: LCCOMB_X54_Y44_N30
\U4|U4|inst|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~0_combout\ = ((\U4|U4|inst|Vcnt\(1) $ (!\U4|U4|inst|Vcnt\(0))) # (!\U4|U4|inst|Vcnt\(2))) # (!\U4|U4|inst|Vcnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(1),
	datab => \U4|U4|inst|Vcnt\(3),
	datac => \U4|U4|inst|Vcnt\(2),
	datad => \U4|U4|inst|Vcnt\(0),
	combout => \U4|U4|inst|process_1~0_combout\);

-- Location: LCCOMB_X55_Y44_N4
\U4|U4|inst|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan7~0_combout\ = (\U4|U4|inst|Vcnt\(7) & (\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Vcnt\(5) & \U4|U4|inst|Vcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(7),
	datab => \U4|U4|inst|Vcnt\(8),
	datac => \U4|U4|inst|Vcnt\(5),
	datad => \U4|U4|inst|Vcnt\(6),
	combout => \U4|U4|inst|LessThan7~0_combout\);

-- Location: LCCOMB_X54_Y44_N8
\U4|U4|inst|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~1_combout\ = (\U4|U4|inst|process_1~0_combout\) # ((\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|Vcnt\(4)) # (!\U4|U4|inst|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|process_1~0_combout\,
	datab => \U4|U4|inst|Vcnt\(9),
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|Vcnt\(4),
	combout => \U4|U4|inst|process_1~1_combout\);

-- Location: FF_X54_Y44_N9
\U4|U4|inst|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|process_1~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|VSYNC~q\);

-- Location: LCCOMB_X55_Y45_N24
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|VSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|VSYNC~q\,
	combout => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X55_Y45_N25
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X56_Y44_N28
\U4|U4|inst|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~0_combout\ = (!\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|Hcnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(8),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|Hcnt\(9),
	combout => \U4|U4|inst|process_0~0_combout\);

-- Location: LCCOMB_X56_Y44_N22
\U4|U4|inst|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~1_combout\ = (\U4|U4|inst|Hcnt\(2)) # ((\U4|U4|inst|Hcnt\(1) & (\U4|U4|inst|Hcnt\(0) & !\U4|U4|inst|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst|Hcnt\(0),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(5),
	combout => \U4|U4|inst|process_0~1_combout\);

-- Location: LCCOMB_X56_Y44_N0
\U4|U4|inst|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~2_combout\ = (\U4|U4|inst|Hcnt\(4) & ((\U4|U4|inst|Hcnt\(3)) # (\U4|U4|inst|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|process_0~1_combout\,
	combout => \U4|U4|inst|process_0~2_combout\);

-- Location: LCCOMB_X56_Y44_N26
\U4|U4|inst|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~3_combout\ = ((\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Hcnt\(5) & \U4|U4|inst|process_0~2_combout\)) # (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Hcnt\(5) & !\U4|U4|inst|process_0~2_combout\))) # (!\U4|U4|inst|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|process_0~0_combout\,
	datad => \U4|U4|inst|process_0~2_combout\,
	combout => \U4|U4|inst|process_0~3_combout\);

-- Location: FF_X56_Y44_N27
\U4|U4|inst|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|process_0~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|HSYNC~q\);

-- Location: LCCOMB_X56_Y44_N20
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|HSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|HSYNC~q\,
	combout => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X56_Y44_N21
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X55_Y44_N0
\U4|U4|inst|VIDEO_EN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~0_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|Hcnt\(8)) # (\U4|U4|inst|Hcnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst|Hcnt\(7),
	datac => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|Vcnt\(9),
	combout => \U4|U4|inst|VIDEO_EN~0_combout\);

-- Location: LCCOMB_X55_Y44_N10
\U4|U4|inst|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~0_combout\ = (\U4|U4|inst|Hcnt\(5)) # ((\U4|U4|inst|Hcnt\(3)) # ((\U4|U4|inst|Hcnt\(2)) # (\U4|U4|inst|Hcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|LessThan8~0_combout\);

-- Location: LCCOMB_X55_Y44_N8
\U4|U4|inst|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~1_combout\ = (\U4|U4|inst|Hcnt\(1)) # ((\U4|U4|inst|Hcnt\(4)) # ((\U4|U4|inst|Hcnt\(0)) # (\U4|U4|inst|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst|Hcnt\(4),
	datac => \U4|U4|inst|Hcnt\(0),
	datad => \U4|U4|inst|LessThan8~0_combout\,
	combout => \U4|U4|inst|LessThan8~1_combout\);

-- Location: LCCOMB_X55_Y44_N2
\U4|U4|inst|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~1_combout\ = (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Vcnt\(1) & !\U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(2),
	datac => \U4|U4|inst|Vcnt\(1),
	datad => \U4|U4|inst|Vcnt\(3),
	combout => \U4|U4|inst|LessThan11~1_combout\);

-- Location: LCCOMB_X55_Y44_N24
\U4|U4|inst|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~2_combout\ = ((\U4|U4|inst|LessThan11~1_combout\ & (!\U4|U4|inst|Vcnt\(4) & \U4|U4|inst|LessThan11~0_combout\))) # (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|LessThan11~1_combout\,
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|LessThan11~0_combout\,
	combout => \U4|U4|inst|LessThan11~2_combout\);

-- Location: LCCOMB_X55_Y44_N6
\U4|U4|inst6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~1_combout\ = (\U4|U4|inst|LessThan11~2_combout\ & ((\U4|U4|inst|Hcnt\(8)) # ((\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst|Hcnt\(7),
	datac => \U4|U4|inst|LessThan8~1_combout\,
	datad => \U4|U4|inst|LessThan11~2_combout\,
	combout => \U4|U4|inst6~1_combout\);

-- Location: LCCOMB_X1_Y36_N0
\U5|clock_25Mhz_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_25Mhz_int~0_combout\ = !\U5|clock_25Mhz_int~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|clock_25Mhz_int~q\,
	combout => \U5|clock_25Mhz_int~0_combout\);

-- Location: LCCOMB_X1_Y36_N2
\U5|clock_25Mhz_int~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_25Mhz_int~feeder_combout\ = \U5|clock_25Mhz_int~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|clock_25Mhz_int~0_combout\,
	combout => \U5|clock_25Mhz_int~feeder_combout\);

-- Location: FF_X1_Y36_N3
\U5|clock_25Mhz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|clock_25Mhz_int~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_25Mhz_int~q\);

-- Location: CLKCTRL_G2
\U5|clock_25Mhz_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_25Mhz_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_25Mhz_int~clkctrl_outclk\);

-- Location: LCCOMB_X59_Y1_N14
\U5|count_1Mhz[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[0]~5_combout\ = \U5|count_1Mhz\(0) $ (VCC)
-- \U5|count_1Mhz[0]~6\ = CARRY(\U5|count_1Mhz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(0),
	datad => VCC,
	combout => \U5|count_1Mhz[0]~5_combout\,
	cout => \U5|count_1Mhz[0]~6\);

-- Location: LCCOMB_X59_Y1_N20
\U5|count_1Mhz[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[3]~11_combout\ = (\U5|count_1Mhz\(3) & (!\U5|count_1Mhz[2]~10\)) # (!\U5|count_1Mhz\(3) & ((\U5|count_1Mhz[2]~10\) # (GND)))
-- \U5|count_1Mhz[3]~12\ = CARRY((!\U5|count_1Mhz[2]~10\) # (!\U5|count_1Mhz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(3),
	datad => VCC,
	cin => \U5|count_1Mhz[2]~10\,
	combout => \U5|count_1Mhz[3]~11_combout\,
	cout => \U5|count_1Mhz[3]~12\);

-- Location: LCCOMB_X59_Y1_N22
\U5|count_1Mhz[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[4]~13_combout\ = \U5|count_1Mhz\(4) $ (!\U5|count_1Mhz[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Mhz\(4),
	cin => \U5|count_1Mhz[3]~12\,
	combout => \U5|count_1Mhz[4]~13_combout\);

-- Location: FF_X59_Y1_N23
\U5|count_1Mhz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[4]~13_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(4));

-- Location: LCCOMB_X59_Y1_N12
\U5|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~0_combout\ = (\U5|count_1Mhz\(4) & \U5|count_1Mhz\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|count_1Mhz\(4),
	datad => \U5|count_1Mhz\(3),
	combout => \U5|LessThan0~0_combout\);

-- Location: FF_X59_Y1_N15
\U5|count_1Mhz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[0]~5_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(0));

-- Location: LCCOMB_X59_Y1_N16
\U5|count_1Mhz[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[1]~7_combout\ = (\U5|count_1Mhz\(1) & (!\U5|count_1Mhz[0]~6\)) # (!\U5|count_1Mhz\(1) & ((\U5|count_1Mhz[0]~6\) # (GND)))
-- \U5|count_1Mhz[1]~8\ = CARRY((!\U5|count_1Mhz[0]~6\) # (!\U5|count_1Mhz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(1),
	datad => VCC,
	cin => \U5|count_1Mhz[0]~6\,
	combout => \U5|count_1Mhz[1]~7_combout\,
	cout => \U5|count_1Mhz[1]~8\);

-- Location: FF_X59_Y1_N17
\U5|count_1Mhz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[1]~7_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(1));

-- Location: LCCOMB_X59_Y1_N18
\U5|count_1Mhz[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[2]~9_combout\ = (\U5|count_1Mhz\(2) & (\U5|count_1Mhz[1]~8\ $ (GND))) # (!\U5|count_1Mhz\(2) & (!\U5|count_1Mhz[1]~8\ & VCC))
-- \U5|count_1Mhz[2]~10\ = CARRY((\U5|count_1Mhz\(2) & !\U5|count_1Mhz[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(2),
	datad => VCC,
	cin => \U5|count_1Mhz[1]~8\,
	combout => \U5|count_1Mhz[2]~9_combout\,
	cout => \U5|count_1Mhz[2]~10\);

-- Location: FF_X59_Y1_N19
\U5|count_1Mhz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[2]~9_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(2));

-- Location: FF_X59_Y1_N21
\U5|count_1Mhz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[3]~11_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(3));

-- Location: LCCOMB_X59_Y1_N0
\U5|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan1~0_combout\ = (\U5|count_1Mhz\(4)) # ((\U5|count_1Mhz\(3) & \U5|count_1Mhz\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Mhz\(3),
	datac => \U5|count_1Mhz\(4),
	datad => \U5|count_1Mhz\(2),
	combout => \U5|LessThan1~0_combout\);

-- Location: FF_X59_Y1_N1
\U5|clock_1Mhz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1Mhz_int~q\);

-- Location: LCCOMB_X59_Y1_N30
\U5|clock_1MHz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_1MHz~feeder_combout\ = \U5|clock_1Mhz_int~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|clock_1Mhz_int~q\,
	combout => \U5|clock_1MHz~feeder_combout\);

-- Location: FF_X59_Y1_N31
\U5|clock_1MHz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|clock_1MHz~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1MHz~q\);

-- Location: CLKCTRL_G15
\U5|clock_1MHz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_1MHz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_1MHz~clkctrl_outclk\);

-- Location: LCCOMB_X58_Y42_N30
\U1|definingVariables~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|definingVariables~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U1|definingVariables~feeder_combout\);

-- Location: FF_X58_Y42_N31
\U1|definingVariables\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|definingVariables~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|definingVariables~q\);

-- Location: LCCOMB_X62_Y45_N16
\U1|stage[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[0]~8_combout\ = (\U1|definingVariables~q\ & (\U1|stage\(0) $ (VCC))) # (!\U1|definingVariables~q\ & (\U1|stage\(0) & VCC))
-- \U1|stage[0]~9\ = CARRY((\U1|definingVariables~q\ & \U1|stage\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|stage\(0),
	datad => VCC,
	combout => \U1|stage[0]~8_combout\,
	cout => \U1|stage[0]~9\);

-- Location: LCCOMB_X62_Y45_N18
\U1|stage[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[1]~10_combout\ = (\U1|stage\(1) & (!\U1|stage[0]~9\)) # (!\U1|stage\(1) & ((\U1|stage[0]~9\) # (GND)))
-- \U1|stage[1]~11\ = CARRY((!\U1|stage[0]~9\) # (!\U1|stage\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(1),
	datad => VCC,
	cin => \U1|stage[0]~9\,
	combout => \U1|stage[1]~10_combout\,
	cout => \U1|stage[1]~11\);

-- Location: LCCOMB_X63_Y45_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X62_Y45_N19
\U1|stage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[1]~10_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(1));

-- Location: LCCOMB_X62_Y45_N20
\U1|stage[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[2]~12_combout\ = (\U1|stage\(2) & (\U1|stage[1]~11\ $ (GND))) # (!\U1|stage\(2) & (!\U1|stage[1]~11\ & VCC))
-- \U1|stage[2]~13\ = CARRY((\U1|stage\(2) & !\U1|stage[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(2),
	datad => VCC,
	cin => \U1|stage[1]~11\,
	combout => \U1|stage[2]~12_combout\,
	cout => \U1|stage[2]~13\);

-- Location: FF_X62_Y45_N21
\U1|stage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[2]~12_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(2));

-- Location: LCCOMB_X62_Y45_N22
\U1|stage[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[3]~14_combout\ = (\U1|stage\(3) & (!\U1|stage[2]~13\)) # (!\U1|stage\(3) & ((\U1|stage[2]~13\) # (GND)))
-- \U1|stage[3]~15\ = CARRY((!\U1|stage[2]~13\) # (!\U1|stage\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(3),
	datad => VCC,
	cin => \U1|stage[2]~13\,
	combout => \U1|stage[3]~14_combout\,
	cout => \U1|stage[3]~15\);

-- Location: FF_X62_Y45_N23
\U1|stage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[3]~14_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(3));

-- Location: LCCOMB_X62_Y45_N24
\U1|stage[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[4]~16_combout\ = (\U1|stage\(4) & (\U1|stage[3]~15\ $ (GND))) # (!\U1|stage\(4) & (!\U1|stage[3]~15\ & VCC))
-- \U1|stage[4]~17\ = CARRY((\U1|stage\(4) & !\U1|stage[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(4),
	datad => VCC,
	cin => \U1|stage[3]~15\,
	combout => \U1|stage[4]~16_combout\,
	cout => \U1|stage[4]~17\);

-- Location: FF_X62_Y45_N25
\U1|stage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[4]~16_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(4));

-- Location: LCCOMB_X62_Y45_N14
\U1|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~3_combout\ = (!\U1|stage\(1) & \U1|stage\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(1),
	datad => \U1|stage\(0),
	combout => \U1|Decoder1~3_combout\);

-- Location: LCCOMB_X62_Y45_N26
\U1|stage[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[5]~18_combout\ = (\U1|stage\(5) & (!\U1|stage[4]~17\)) # (!\U1|stage\(5) & ((\U1|stage[4]~17\) # (GND)))
-- \U1|stage[5]~19\ = CARRY((!\U1|stage[4]~17\) # (!\U1|stage\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(5),
	datad => VCC,
	cin => \U1|stage[4]~17\,
	combout => \U1|stage[5]~18_combout\,
	cout => \U1|stage[5]~19\);

-- Location: FF_X62_Y45_N27
\U1|stage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[5]~18_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(5));

-- Location: LCCOMB_X62_Y45_N28
\U1|stage[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[6]~20_combout\ = (\U1|stage\(6) & (\U1|stage[5]~19\ $ (GND))) # (!\U1|stage\(6) & (!\U1|stage[5]~19\ & VCC))
-- \U1|stage[6]~21\ = CARRY((\U1|stage\(6) & !\U1|stage[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(6),
	datad => VCC,
	cin => \U1|stage[5]~19\,
	combout => \U1|stage[6]~20_combout\,
	cout => \U1|stage[6]~21\);

-- Location: FF_X62_Y45_N29
\U1|stage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[6]~20_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(6));

-- Location: LCCOMB_X62_Y45_N30
\U1|stage[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|stage[7]~22_combout\ = \U1|stage[6]~21\ $ (\U1|stage\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|stage\(7),
	cin => \U1|stage[6]~21\,
	combout => \U1|stage[7]~22_combout\);

-- Location: FF_X62_Y45_N31
\U1|stage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[7]~22_combout\,
	asdata => \~GND~combout\,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(7));

-- Location: LCCOMB_X62_Y45_N0
\U1|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~2_combout\ = (!\U1|stage\(7) & (!\U1|stage\(6) & (!\U1|stage\(3) & !\U1|stage\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(7),
	datab => \U1|stage\(6),
	datac => \U1|stage\(3),
	datad => \U1|stage\(5),
	combout => \U1|Decoder1~2_combout\);

-- Location: LCCOMB_X62_Y45_N12
\U1|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~4_combout\ = (!\U1|stage\(2) & (!\U1|stage\(4) & (\U1|Decoder1~3_combout\ & \U1|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(2),
	datab => \U1|stage\(4),
	datac => \U1|Decoder1~3_combout\,
	datad => \U1|Decoder1~2_combout\,
	combout => \U1|Decoder1~4_combout\);

-- Location: LCCOMB_X63_Y41_N12
\U1|resetStage~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|resetStage~3_combout\ = ((!\U1|Decoder1~4_combout\ & \U1|resetStage~q\)) # (!\U1|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal2~0_combout\,
	datab => \U1|Decoder1~4_combout\,
	datad => \U1|resetStage~q\,
	combout => \U1|resetStage~3_combout\);

-- Location: LCCOMB_X60_Y38_N14
\U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U1|bus_RAM_ADDRESS\(14) & (\U1|bus_RAM_ADDRESS\(13) & \U1|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: LCCOMB_X63_Y43_N30
\U1|SP[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[15]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[15]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[15]~4_combout\,
	combout => \U1|SP[15]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N8
\U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \U1|bus_RAM_ADDRESS\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X59_Y39_N9
\U2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X59_Y39_N1
\U2|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X61_Y38_N22
\U2|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (\U1|bus_RAM_ADDRESS\(14) & (\U1|wire_RW~q\ & (\U1|bus_RAM_ADDRESS\(15) & !\U1|bus_RAM_ADDRESS\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X60_Y38_N20
\U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\U1|bus_RAM_ADDRESS\(14) & (!\U1|bus_RAM_ADDRESS\(13) & \U1|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X61_Y41_N4
\U1|SP[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[11]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[11]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[11]~8_combout\,
	combout => \U1|SP[11]~feeder_combout\);

-- Location: FF_X61_Y41_N5
\U1|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[11]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(11));

-- Location: LCCOMB_X60_Y39_N14
\U1|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector39~0_combout\ = (\U1|WideNor5~combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~24_combout\)) # (!\U1|WideNor5~combout\ & ((\U1|SP\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datab => \U1|WideNor5~combout\,
	datad => \U1|SP\(11),
	combout => \U1|Selector39~0_combout\);

-- Location: LCCOMB_X59_Y41_N16
\U1|Rn[0][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][11]~feeder_combout\ = \U1|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector39~0_combout\,
	combout => \U1|Rn[0][11]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N22
\U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \U1|bus_RAM_ADDRESS\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X59_Y39_N23
\U2|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X59_Y39_N29
\U2|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X63_Y43_N2
\U1|SP[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[7]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[7]~1_combout\,
	combout => \U1|SP[7]~feeder_combout\);

-- Location: FF_X63_Y43_N3
\U1|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[7]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(7));

-- Location: LCCOMB_X60_Y43_N8
\U1|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector43~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|SP\(7),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|Selector43~0_combout\);

-- Location: LCCOMB_X60_Y43_N26
\U1|Rn[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][7]~feeder_combout\ = \U1|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector43~0_combout\,
	combout => \U1|Rn[6][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N22
\U1|Rn[4][5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][5]~0_combout\ = (\U1|definingVariables~q\ & \U1|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datad => \U1|processing_instruction~q\,
	combout => \U1|Rn[4][5]~0_combout\);

-- Location: LCCOMB_X63_Y43_N12
\U1|SP[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[13]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[13]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[13]~6_combout\,
	combout => \U1|SP[13]~feeder_combout\);

-- Location: FF_X63_Y43_N13
\U1|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[13]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(13));

-- Location: LCCOMB_X60_Y43_N10
\U1|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector37~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|SP\(13),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	datad => \U1|WideNor5~combout\,
	combout => \U1|Selector37~0_combout\);

-- Location: FF_X60_Y43_N31
\U1|Rn[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector37~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][13]~q\);

-- Location: LCCOMB_X59_Y46_N4
\U1|Rn[4][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][0]~11_combout\ = (\U1|IR\(9) & (!\U1|IR\(8) & (!\U1|IR\(7) & \U1|Rn[0][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|IR\(8),
	datac => \U1|IR\(7),
	datad => \U1|Rn[0][0]~5_combout\,
	combout => \U1|Rn[4][0]~11_combout\);

-- Location: FF_X59_Y46_N7
\U1|Rn[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector37~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][13]~q\);

-- Location: LCCOMB_X60_Y45_N28
\U1|Rn[5][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][0]~10_combout\ = (!\U1|IR\(8) & (\U1|IR\(7) & (\U1|IR\(9) & \U1|Rn[0][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|IR\(7),
	datac => \U1|IR\(9),
	datad => \U1|Rn[0][0]~5_combout\,
	combout => \U1|Rn[5][0]~10_combout\);

-- Location: FF_X58_Y43_N29
\U1|Rn[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector37~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][13]~q\);

-- Location: LCCOMB_X58_Y43_N14
\U1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux2~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][13]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][13]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][13]~q\,
	datab => \U1|Rn[5][13]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux2~2_combout\);

-- Location: LCCOMB_X59_Y43_N4
\U1|Rn[7][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[7][0]~12_combout\ = (\U1|IR\(8) & (\U1|IR\(7) & (\U1|IR\(9) & \U1|Rn[0][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|IR\(7),
	datac => \U1|IR\(9),
	datad => \U1|Rn[0][0]~5_combout\,
	combout => \U1|Rn[7][0]~12_combout\);

-- Location: FF_X60_Y43_N11
\U1|Rn[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector37~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][13]~q\);

-- Location: LCCOMB_X60_Y43_N20
\U1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux2~3_combout\ = (\U1|IR\(8) & ((\U1|Mux2~2_combout\ & ((\U1|Rn[7][13]~q\))) # (!\U1|Mux2~2_combout\ & (\U1|Rn[6][13]~q\)))) # (!\U1|IR\(8) & (((\U1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][13]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Mux2~2_combout\,
	datad => \U1|Rn[7][13]~q\,
	combout => \U1|Mux2~3_combout\);

-- Location: LCCOMB_X58_Y45_N2
\U1|Rn[0][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][13]~feeder_combout\ = \U1|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector37~0_combout\,
	combout => \U1|Rn[0][13]~feeder_combout\);

-- Location: FF_X58_Y45_N3
\U1|Rn[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][13]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][13]~q\);

-- Location: LCCOMB_X61_Y44_N6
\U1|Rn[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][13]~feeder_combout\ = \U1|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector37~0_combout\,
	combout => \U1|Rn[2][13]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N2
\U1|Rn[2][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][0]~6_combout\ = (!\U1|IR\(7) & (!\U1|IR\(9) & (\U1|Rn[0][0]~5_combout\ & \U1|IR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|IR\(9),
	datac => \U1|Rn[0][0]~5_combout\,
	datad => \U1|IR\(8),
	combout => \U1|Rn[2][0]~6_combout\);

-- Location: FF_X61_Y44_N7
\U1|Rn[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][13]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][13]~q\);

-- Location: LCCOMB_X62_Y43_N14
\U1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux2~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][13]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][13]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[2][13]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y45_N26
\U1|Rn[1][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][4]~1_combout\ = (\U1|IR\(7) & (!\U1|IR\(9) & \U1|processing_instruction~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(7),
	datac => \U1|IR\(9),
	datad => \U1|processing_instruction~q\,
	combout => \U1|Rn[1][4]~1_combout\);

-- Location: LCCOMB_X59_Y45_N12
\U1|SP[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[0]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[0]~0_combout\,
	combout => \U1|SP[0]~feeder_combout\);

-- Location: FF_X59_Y45_N13
\U1|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[0]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(0));

-- Location: LCCOMB_X59_Y43_N18
\U1|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector50~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|SP\(0),
	datac => \U1|WideNor5~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U1|Selector50~0_combout\);

-- Location: LCCOMB_X59_Y45_N24
\U1|Rn[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector50~0_combout\,
	combout => \U1|Rn[6][0]~feeder_combout\);

-- Location: FF_X59_Y45_N25
\U1|Rn[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][0]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][0]~q\);

-- Location: LCCOMB_X58_Y43_N4
\U1|Rn[4][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector50~0_combout\,
	combout => \U1|Rn[4][0]~feeder_combout\);

-- Location: FF_X58_Y43_N5
\U1|Rn[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][0]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][0]~q\);

-- Location: FF_X59_Y43_N9
\U1|Rn[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector50~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][0]~q\);

-- Location: LCCOMB_X59_Y43_N8
\U1|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux15~2_combout\ = (\U1|IR\(8) & (((\U1|IR\(7))))) # (!\U1|IR\(8) & ((\U1|IR\(7) & ((\U1|Rn[5][0]~q\))) # (!\U1|IR\(7) & (\U1|Rn[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[4][0]~q\,
	datac => \U1|Rn[5][0]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux15~2_combout\);

-- Location: FF_X59_Y43_N19
\U1|Rn[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector50~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][0]~q\);

-- Location: LCCOMB_X58_Y43_N2
\U1|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux15~3_combout\ = (\U1|Mux15~2_combout\ & (((\U1|Rn[7][0]~q\) # (!\U1|IR\(8))))) # (!\U1|Mux15~2_combout\ & (\U1|Rn[6][0]~q\ & ((\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][0]~q\,
	datab => \U1|Mux15~2_combout\,
	datac => \U1|Rn[7][0]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux15~3_combout\);

-- Location: LCCOMB_X61_Y45_N14
\U1|Rn[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[3][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector50~0_combout\,
	combout => \U1|Rn[3][0]~feeder_combout\);

-- Location: FF_X61_Y45_N15
\U1|Rn[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[3][0]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][0]~q\);

-- Location: LCCOMB_X61_Y45_N4
\U1|Rn[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector50~0_combout\,
	combout => \U1|Rn[1][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y45_N20
\U1|Rn[1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][4]~4_combout\ = ((!\U1|IR\(8) & \U1|Rn[1][4]~3_combout\)) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datac => \U1|IR\(8),
	datad => \U1|Rn[1][4]~3_combout\,
	combout => \U1|Rn[1][4]~4_combout\);

-- Location: FF_X61_Y45_N5
\U1|Rn[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[1][0]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][0]~q\);

-- Location: LCCOMB_X58_Y45_N4
\U1|Rn[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector50~0_combout\,
	combout => \U1|Rn[0][0]~feeder_combout\);

-- Location: FF_X58_Y45_N5
\U1|Rn[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][0]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][0]~q\);

-- Location: LCCOMB_X62_Y44_N24
\U1|Rn[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][0]~feeder_combout\ = \U1|Selector50~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector50~0_combout\,
	combout => \U1|Rn[2][0]~feeder_combout\);

-- Location: FF_X62_Y44_N25
\U1|Rn[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][0]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][0]~q\);

-- Location: LCCOMB_X62_Y44_N14
\U1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux15~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][0]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][0]~q\,
	datab => \U1|IR\(7),
	datac => \U1|IR\(8),
	datad => \U1|Rn[2][0]~q\,
	combout => \U1|Mux15~0_combout\);

-- Location: LCCOMB_X62_Y44_N8
\U1|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux15~1_combout\ = (\U1|Mux15~0_combout\ & ((\U1|Rn[3][0]~q\) # ((!\U1|IR\(7))))) # (!\U1|Mux15~0_combout\ & (((\U1|Rn[1][0]~q\ & \U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][0]~q\,
	datab => \U1|Rn[1][0]~q\,
	datac => \U1|Mux15~0_combout\,
	datad => \U1|IR\(7),
	combout => \U1|Mux15~1_combout\);

-- Location: LCCOMB_X59_Y45_N20
\U1|bus_RAM_DATA_OUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[0]~0_combout\ = (\U1|IR\(9) & (\U1|Mux15~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(9),
	datac => \U1|Mux15~3_combout\,
	datad => \U1|Mux15~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[0]~0_combout\);

-- Location: LCCOMB_X62_Y42_N0
\U1|bus_RAM_DATA_OUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[0]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[0]~0_combout\,
	combout => \U1|bus_RAM_DATA_OUT[0]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N28
\U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\U1|bus_RAM_ADDRESS\(15) & (\U1|bus_RAM_ADDRESS\(13) & !\U1|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: FF_X59_Y45_N9
\U1|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[5]~14_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(5));

-- Location: LCCOMB_X59_Y40_N16
\U1|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector45~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|SP\(5),
	datab => \U1|WideNor5~combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	combout => \U1|Selector45~0_combout\);

-- Location: FF_X59_Y40_N17
\U1|Rn[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector45~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][5]~q\);

-- Location: FF_X59_Y45_N23
\U1|Rn[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector45~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][5]~q\);

-- Location: FF_X60_Y45_N23
\U1|Rn[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector45~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][5]~q\);

-- Location: LCCOMB_X59_Y46_N16
\U1|Rn[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][5]~feeder_combout\ = \U1|Selector45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector45~0_combout\,
	combout => \U1|Rn[4][5]~feeder_combout\);

-- Location: FF_X59_Y46_N17
\U1|Rn[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][5]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][5]~q\);

-- Location: LCCOMB_X59_Y45_N0
\U1|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux10~2_combout\ = (\U1|IR\(7) & ((\U1|Rn[5][5]~q\) # ((\U1|IR\(8))))) # (!\U1|IR\(7) & (((!\U1|IR\(8) & \U1|Rn[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][5]~q\,
	datab => \U1|IR\(7),
	datac => \U1|IR\(8),
	datad => \U1|Rn[4][5]~q\,
	combout => \U1|Mux10~2_combout\);

-- Location: LCCOMB_X59_Y45_N22
\U1|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux10~3_combout\ = (\U1|IR\(8) & ((\U1|Mux10~2_combout\ & (\U1|Rn[7][5]~q\)) # (!\U1|Mux10~2_combout\ & ((\U1|Rn[6][5]~q\))))) # (!\U1|IR\(8) & (((\U1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][5]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[6][5]~q\,
	datad => \U1|Mux10~2_combout\,
	combout => \U1|Mux10~3_combout\);

-- Location: FF_X60_Y44_N7
\U1|Rn[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector45~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][5]~q\);

-- Location: LCCOMB_X61_Y45_N0
\U1|Rn[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][5]~feeder_combout\ = \U1|Selector45~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector45~0_combout\,
	combout => \U1|Rn[1][5]~feeder_combout\);

-- Location: FF_X61_Y45_N1
\U1|Rn[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[1][5]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][5]~q\);

-- Location: FF_X59_Y44_N23
\U1|Rn[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector45~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][5]~q\);

-- Location: FF_X59_Y44_N29
\U1|Rn[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector45~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][5]~q\);

-- Location: LCCOMB_X59_Y44_N28
\U1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux10~0_combout\ = (\U1|IR\(8) & (((\U1|Rn[2][5]~q\) # (\U1|IR\(7))))) # (!\U1|IR\(8) & (\U1|Rn[0][5]~q\ & ((!\U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][5]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[2][5]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux10~0_combout\);

-- Location: LCCOMB_X59_Y44_N0
\U1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux10~1_combout\ = (\U1|IR\(7) & ((\U1|Mux10~0_combout\ & (\U1|Rn[3][5]~q\)) # (!\U1|Mux10~0_combout\ & ((\U1|Rn[1][5]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][5]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[1][5]~q\,
	datad => \U1|Mux10~0_combout\,
	combout => \U1|Mux10~1_combout\);

-- Location: LCCOMB_X59_Y45_N8
\U1|bus_RAM_DATA_OUT[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[5]~14_combout\ = (\U1|IR\(9) & (\U1|Mux10~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(9),
	datac => \U1|Mux10~3_combout\,
	datad => \U1|Mux10~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[5]~14_combout\);

-- Location: LCCOMB_X62_Y42_N6
\U1|bus_RAM_DATA_OUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[5]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[5]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[5]~14_combout\,
	combout => \U1|bus_RAM_DATA_OUT[5]~feeder_combout\);

-- Location: FF_X59_Y45_N15
\U1|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[6]~15_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(6));

-- Location: LCCOMB_X60_Y43_N16
\U1|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector44~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~79_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|SP\(6),
	datab => \U1|WideNor5~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	combout => \U1|Selector44~0_combout\);

-- Location: FF_X59_Y46_N19
\U1|Rn[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][6]~q\);

-- Location: FF_X60_Y46_N31
\U1|Rn[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][6]~q\);

-- Location: LCCOMB_X60_Y46_N30
\U1|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux9~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][6]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][6]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][6]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[5][6]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux9~2_combout\);

-- Location: FF_X59_Y45_N3
\U1|Rn[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][6]~q\);

-- Location: FF_X60_Y43_N17
\U1|Rn[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector44~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][6]~q\);

-- Location: LCCOMB_X59_Y45_N2
\U1|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux9~3_combout\ = (\U1|Mux9~2_combout\ & (((\U1|Rn[7][6]~q\)) # (!\U1|IR\(8)))) # (!\U1|Mux9~2_combout\ & (\U1|IR\(8) & (\U1|Rn[6][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux9~2_combout\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[6][6]~q\,
	datad => \U1|Rn[7][6]~q\,
	combout => \U1|Mux9~3_combout\);

-- Location: FF_X61_Y43_N7
\U1|Rn[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][6]~q\);

-- Location: LCCOMB_X61_Y45_N2
\U1|Rn[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[3][6]~feeder_combout\ = \U1|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Selector44~0_combout\,
	combout => \U1|Rn[3][6]~feeder_combout\);

-- Location: FF_X61_Y45_N3
\U1|Rn[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[3][6]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][6]~q\);

-- Location: FF_X59_Y44_N3
\U1|Rn[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][6]~q\);

-- Location: FF_X59_Y44_N5
\U1|Rn[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector44~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][6]~q\);

-- Location: LCCOMB_X59_Y44_N26
\U1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux9~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & (\U1|Rn[2][6]~q\)) # (!\U1|IR\(8) & ((\U1|Rn[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[2][6]~q\,
	datac => \U1|Rn[0][6]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux9~0_combout\);

-- Location: LCCOMB_X58_Y44_N0
\U1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux9~1_combout\ = (\U1|IR\(7) & ((\U1|Mux9~0_combout\ & ((\U1|Rn[3][6]~q\))) # (!\U1|Mux9~0_combout\ & (\U1|Rn[1][6]~q\)))) # (!\U1|IR\(7) & (((\U1|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[1][6]~q\,
	datac => \U1|Rn[3][6]~q\,
	datad => \U1|Mux9~0_combout\,
	combout => \U1|Mux9~1_combout\);

-- Location: LCCOMB_X59_Y45_N14
\U1|bus_RAM_DATA_OUT[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[6]~15_combout\ = (\U1|IR\(9) & (\U1|Mux9~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mux9~3_combout\,
	datac => \U1|IR\(9),
	datad => \U1|Mux9~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[6]~15_combout\);

-- Location: LCCOMB_X61_Y42_N14
\U1|bus_RAM_DATA_OUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[6]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[6]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_RAM_DATA_OUT[6]~15_combout\,
	combout => \U1|bus_RAM_DATA_OUT[6]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N18
\U1|SP[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[4]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[4]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[4]~13_combout\,
	combout => \U1|SP[4]~feeder_combout\);

-- Location: FF_X59_Y45_N19
\U1|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[4]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(4));

-- Location: LCCOMB_X59_Y43_N0
\U1|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector46~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|SP\(4),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datad => \U1|WideNor5~combout\,
	combout => \U1|Selector46~0_combout\);

-- Location: LCCOMB_X58_Y43_N8
\U1|Rn[4][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][4]~feeder_combout\ = \U1|Selector46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector46~0_combout\,
	combout => \U1|Rn[4][4]~feeder_combout\);

-- Location: FF_X58_Y43_N9
\U1|Rn[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][4]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][4]~q\);

-- Location: FF_X59_Y43_N21
\U1|Rn[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector46~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][4]~q\);

-- Location: LCCOMB_X59_Y43_N10
\U1|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux11~2_combout\ = (\U1|IR\(7) & (((\U1|IR\(8)) # (\U1|Rn[5][4]~q\)))) # (!\U1|IR\(7) & (\U1|Rn[4][4]~q\ & (!\U1|IR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][4]~q\,
	datab => \U1|IR\(7),
	datac => \U1|IR\(8),
	datad => \U1|Rn[5][4]~q\,
	combout => \U1|Mux11~2_combout\);

-- Location: LCCOMB_X59_Y45_N16
\U1|Rn[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][4]~feeder_combout\ = \U1|Selector46~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector46~0_combout\,
	combout => \U1|Rn[6][4]~feeder_combout\);

-- Location: FF_X59_Y45_N17
\U1|Rn[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][4]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][4]~q\);

-- Location: FF_X59_Y43_N1
\U1|Rn[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector46~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][4]~q\);

-- Location: LCCOMB_X59_Y43_N6
\U1|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux11~3_combout\ = (\U1|Mux11~2_combout\ & (((\U1|Rn[7][4]~q\) # (!\U1|IR\(8))))) # (!\U1|Mux11~2_combout\ & (\U1|Rn[6][4]~q\ & (\U1|IR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux11~2_combout\,
	datab => \U1|Rn[6][4]~q\,
	datac => \U1|IR\(8),
	datad => \U1|Rn[7][4]~q\,
	combout => \U1|Mux11~3_combout\);

-- Location: FF_X60_Y44_N13
\U1|Rn[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector46~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][4]~q\);

-- Location: FF_X61_Y43_N1
\U1|Rn[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector46~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][4]~q\);

-- Location: FF_X59_Y44_N19
\U1|Rn[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector46~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][4]~q\);

-- Location: FF_X61_Y44_N27
\U1|Rn[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector46~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][4]~q\);

-- Location: LCCOMB_X61_Y44_N26
\U1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux11~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][4]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][4]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[2][4]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux11~0_combout\);

-- Location: LCCOMB_X61_Y43_N0
\U1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux11~1_combout\ = (\U1|IR\(7) & ((\U1|Mux11~0_combout\ & (\U1|Rn[3][4]~q\)) # (!\U1|Mux11~0_combout\ & ((\U1|Rn[1][4]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][4]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[1][4]~q\,
	datad => \U1|Mux11~0_combout\,
	combout => \U1|Mux11~1_combout\);

-- Location: LCCOMB_X60_Y43_N4
\U1|bus_RAM_DATA_OUT[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[4]~13_combout\ = (\U1|IR\(9) & (\U1|Mux11~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux11~3_combout\,
	datab => \U1|Mux11~1_combout\,
	datad => \U1|IR\(9),
	combout => \U1|bus_RAM_DATA_OUT[4]~13_combout\);

-- Location: LCCOMB_X61_Y42_N12
\U1|bus_RAM_DATA_OUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[4]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[4]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[4]~13_combout\,
	combout => \U1|bus_RAM_DATA_OUT[4]~feeder_combout\);

-- Location: LCCOMB_X59_Y44_N18
\U1|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux27~2_combout\ = (\U1|IR\(4) & ((\U1|Rn[1][4]~q\) # ((\U1|IR\(5))))) # (!\U1|IR\(4) & (((\U1|Rn[0][4]~q\ & !\U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][4]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[0][4]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux27~2_combout\);

-- Location: LCCOMB_X60_Y44_N12
\U1|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux27~3_combout\ = (\U1|IR\(5) & ((\U1|Mux27~2_combout\ & ((\U1|Rn[3][4]~q\))) # (!\U1|Mux27~2_combout\ & (\U1|Rn[2][4]~q\)))) # (!\U1|IR\(5) & (((\U1|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[2][4]~q\,
	datac => \U1|Rn[3][4]~q\,
	datad => \U1|Mux27~2_combout\,
	combout => \U1|Mux27~3_combout\);

-- Location: LCCOMB_X58_Y43_N26
\U1|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux27~0_combout\ = (\U1|IR\(5) & ((\U1|IR\(4)) # ((\U1|Rn[6][4]~q\)))) # (!\U1|IR\(5) & (!\U1|IR\(4) & (\U1|Rn[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][4]~q\,
	datad => \U1|Rn[6][4]~q\,
	combout => \U1|Mux27~0_combout\);

-- Location: LCCOMB_X59_Y43_N20
\U1|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux27~1_combout\ = (\U1|Mux27~0_combout\ & (((\U1|Rn[7][4]~q\)) # (!\U1|IR\(4)))) # (!\U1|Mux27~0_combout\ & (\U1|IR\(4) & (\U1|Rn[5][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux27~0_combout\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][4]~q\,
	datad => \U1|Rn[7][4]~q\,
	combout => \U1|Mux27~1_combout\);

-- Location: LCCOMB_X63_Y44_N26
\U1|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux27~4_combout\ = (\U1|IR\(6) & ((\U1|Mux27~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux27~3_combout\,
	datad => \U1|Mux27~1_combout\,
	combout => \U1|Mux27~4_combout\);

-- Location: LCCOMB_X60_Y38_N0
\U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (!\U1|bus_RAM_ADDRESS\(15) & (\U1|bus_RAM_ADDRESS\(13) & \U1|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: LCCOMB_X62_Y41_N2
\U1|bus_RAM_DATA_OUT[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[12]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[12]~7_combout\,
	combout => \U1|bus_RAM_DATA_OUT[12]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N6
\U1|SP[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[12]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[12]~7_combout\,
	combout => \U1|SP[12]~feeder_combout\);

-- Location: FF_X63_Y43_N7
\U1|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[12]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(12));

-- Location: LCCOMB_X60_Y43_N22
\U1|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector38~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|SP\(12),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|Selector38~0_combout\);

-- Location: LCCOMB_X59_Y46_N8
\U1|Rn[4][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][12]~feeder_combout\ = \U1|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector38~0_combout\,
	combout => \U1|Rn[4][12]~feeder_combout\);

-- Location: FF_X59_Y46_N9
\U1|Rn[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][12]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][12]~q\);

-- Location: LCCOMB_X60_Y43_N0
\U1|Rn[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][12]~feeder_combout\ = \U1|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector38~0_combout\,
	combout => \U1|Rn[6][12]~feeder_combout\);

-- Location: FF_X60_Y43_N1
\U1|Rn[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][12]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][12]~q\);

-- Location: LCCOMB_X60_Y45_N4
\U1|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & ((\U1|Rn[6][12]~q\))) # (!\U1|IR\(5) & (\U1|Rn[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[4][12]~q\,
	datac => \U1|Rn[6][12]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux19~0_combout\);

-- Location: FF_X60_Y43_N23
\U1|Rn[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector38~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][12]~q\);

-- Location: LCCOMB_X60_Y45_N14
\U1|Rn[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][12]~feeder_combout\ = \U1|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector38~0_combout\,
	combout => \U1|Rn[5][12]~feeder_combout\);

-- Location: FF_X60_Y45_N15
\U1|Rn[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[5][12]~feeder_combout\,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][12]~q\);

-- Location: LCCOMB_X61_Y45_N8
\U1|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~1_combout\ = (\U1|IR\(4) & ((\U1|Mux19~0_combout\ & (\U1|Rn[7][12]~q\)) # (!\U1|Mux19~0_combout\ & ((\U1|Rn[5][12]~q\))))) # (!\U1|IR\(4) & (\U1|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Mux19~0_combout\,
	datac => \U1|Rn[7][12]~q\,
	datad => \U1|Rn[5][12]~q\,
	combout => \U1|Mux19~1_combout\);

-- Location: FF_X61_Y43_N31
\U1|Rn[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector38~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][12]~q\);

-- Location: FF_X59_Y44_N17
\U1|Rn[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector38~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][12]~q\);

-- Location: FF_X61_Y43_N17
\U1|Rn[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector38~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][12]~q\);

-- Location: LCCOMB_X60_Y45_N18
\U1|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][12]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][12]~q\,
	datab => \U1|IR\(5),
	datac => \U1|IR\(4),
	datad => \U1|Rn[1][12]~q\,
	combout => \U1|Mux19~2_combout\);

-- Location: LCCOMB_X59_Y44_N10
\U1|Rn[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][12]~feeder_combout\ = \U1|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector38~0_combout\,
	combout => \U1|Rn[2][12]~feeder_combout\);

-- Location: FF_X59_Y44_N11
\U1|Rn[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][12]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][12]~q\);

-- Location: LCCOMB_X60_Y45_N24
\U1|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~3_combout\ = (\U1|IR\(5) & ((\U1|Mux19~2_combout\ & (\U1|Rn[3][12]~q\)) # (!\U1|Mux19~2_combout\ & ((\U1|Rn[2][12]~q\))))) # (!\U1|IR\(5) & (((\U1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][12]~q\,
	datab => \U1|IR\(5),
	datac => \U1|Mux19~2_combout\,
	datad => \U1|Rn[2][12]~q\,
	combout => \U1|Mux19~3_combout\);

-- Location: LCCOMB_X61_Y45_N22
\U1|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~4_combout\ = (\U1|IR\(6) & (\U1|Mux19~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mux19~1_combout\,
	datac => \U1|IR\(6),
	datad => \U1|Mux19~3_combout\,
	combout => \U1|Mux19~4_combout\);

-- Location: LCCOMB_X62_Y45_N2
\U1|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~5_combout\ = (!\U1|stage\(1) & \U1|stage\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(1),
	datac => \U1|stage\(2),
	combout => \U1|Decoder1~5_combout\);

-- Location: LCCOMB_X62_Y45_N8
\U1|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~6_combout\ = (!\U1|stage\(0) & (!\U1|stage\(4) & (\U1|Decoder1~5_combout\ & \U1|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(0),
	datab => \U1|stage\(4),
	datac => \U1|Decoder1~5_combout\,
	datad => \U1|Decoder1~2_combout\,
	combout => \U1|Decoder1~6_combout\);

-- Location: LCCOMB_X61_Y38_N12
\U1|bus_RAM_DATA_OUT[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[7]~18_combout\ = (\U1|WideNor2~combout\ & (((\U1|Decoder1~6_combout\ & !\U1|WideNor1~combout\)) # (!\U1|Equal2~0_combout\))) # (!\U1|WideNor2~combout\ & (\U1|Decoder1~6_combout\ & ((!\U1|WideNor1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor2~combout\,
	datab => \U1|Decoder1~6_combout\,
	datac => \U1|Equal2~0_combout\,
	datad => \U1|WideNor1~combout\,
	combout => \U1|bus_RAM_DATA_OUT[7]~18_combout\);

-- Location: LCCOMB_X61_Y38_N2
\U1|bus_RAM_DATA_OUT[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[7]~19_combout\ = (\U1|processing_instruction~q\ & (\U1|definingVariables~q\ & \U1|bus_RAM_DATA_OUT[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|processing_instruction~q\,
	datac => \U1|definingVariables~q\,
	datad => \U1|bus_RAM_DATA_OUT[7]~18_combout\,
	combout => \U1|bus_RAM_DATA_OUT[7]~19_combout\);

-- Location: FF_X62_Y41_N3
\U1|bus_RAM_DATA_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[12]~feeder_combout\,
	asdata => \U1|Mux19~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(12));

-- Location: LCCOMB_X62_Y41_N12
\U1|PC[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~0_combout\ = (\U1|processing_instruction~q\ & ((\U1|IR\(12)) # ((\U1|IR\(10)) # (!\U1|WideNor4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(12),
	datab => \U1|IR\(10),
	datac => \U1|processing_instruction~q\,
	datad => \U1|WideNor4~0_combout\,
	combout => \U1|PC[11]~0_combout\);

-- Location: LCCOMB_X62_Y41_N8
\U1|WideNor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor3~combout\ = ((\U1|IR\(10)) # (!\U1|IR\(12))) # (!\U1|WideNor4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor4~0_combout\,
	datac => \U1|IR\(12),
	datad => \U1|IR\(10),
	combout => \U1|WideNor3~combout\);

-- Location: LCCOMB_X63_Y41_N26
\U1|WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor0~0_combout\ = (\U1|IR\(15) & (!\U1|IR\(13) & (!\U1|IR\(12) & \U1|IR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(15),
	datab => \U1|IR\(13),
	datac => \U1|IR\(12),
	datad => \U1|IR\(14),
	combout => \U1|WideNor0~0_combout\);

-- Location: LCCOMB_X62_Y41_N18
\U1|bus_RAM_ADDRESS[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~0_combout\ = (!\U1|IR\(11) & (!\U1|stage\(1) & \U1|WideNor0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(11),
	datac => \U1|stage\(1),
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~0_combout\);

-- Location: LCCOMB_X62_Y41_N26
\U1|bus_RAM_ADDRESS[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~3_combout\ = (\U1|PC[11]~0_combout\ & (\U1|WideNor7~combout\ & (\U1|WideNor3~combout\ & !\U1|bus_RAM_ADDRESS[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~0_combout\,
	datab => \U1|WideNor7~combout\,
	datac => \U1|WideNor3~combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~0_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~3_combout\);

-- Location: LCCOMB_X61_Y41_N12
\U1|END[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[15]~3_combout\ = ((!\U1|IR\(12) & \U1|IR\(10))) # (!\U1|WideNor4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(12),
	datac => \U1|IR\(10),
	datad => \U1|WideNor4~0_combout\,
	combout => \U1|END[15]~3_combout\);

-- Location: LCCOMB_X62_Y41_N30
\U1|END[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[15]~5_combout\ = (\U1|definingVariables~q\ & (!\U1|IR\(11) & (\U1|processing_instruction~q\ & \U1|WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|IR\(11),
	datac => \U1|processing_instruction~q\,
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|END[15]~5_combout\);

-- Location: LCCOMB_X61_Y41_N18
\U1|END[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[15]~4_combout\ = (\U1|END[15]~3_combout\ & (\U1|WideNor7~combout\ & (!\U1|Equal2~0_combout\ & \U1|END[15]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END[15]~3_combout\,
	datab => \U1|WideNor7~combout\,
	datac => \U1|Equal2~0_combout\,
	datad => \U1|END[15]~5_combout\,
	combout => \U1|END[15]~4_combout\);

-- Location: FF_X59_Y42_N27
\U1|END[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(0));

-- Location: LCCOMB_X59_Y42_N0
\U1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~0_combout\ = \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ $ (VCC)
-- \U1|Add1~1\ = CARRY(\U2|altsyncram_component|auto_generated|mux2|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datad => VCC,
	combout => \U1|Add1~0_combout\,
	cout => \U1|Add1~1\);

-- Location: LCCOMB_X57_Y42_N0
\U1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~0_combout\ = \U1|PC\(0) $ (VCC)
-- \U1|Add0~1\ = CARRY(\U1|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(0),
	datad => VCC,
	combout => \U1|Add0~0_combout\,
	cout => \U1|Add0~1\);

-- Location: LCCOMB_X58_Y42_N26
\U1|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~35_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~0_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datab => \U1|Add1~0_combout\,
	datac => \U1|Add0~0_combout\,
	combout => \U1|Add1~35_combout\);

-- Location: LCCOMB_X58_Y42_N24
\U1|PC[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~2_combout\ = (!\U1|processing_instruction~q\ & \U1|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|processing_instruction~q\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|PC[11]~2_combout\);

-- Location: LCCOMB_X62_Y43_N12
\U1|PC[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~3_combout\ = (\U1|IR\(8) & ((\U1|IR\(6)) # ((\U1|IR\(9) & \U1|IR\(7))))) # (!\U1|IR\(8) & (\U1|IR\(7) $ (((\U1|IR\(9) & !\U1|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|IR\(7),
	datac => \U1|IR\(6),
	datad => \U1|IR\(8),
	combout => \U1|PC[11]~3_combout\);

-- Location: LCCOMB_X63_Y42_N30
\U1|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~10_combout\ = (!\U1|stage\(2) & (\U1|stage\(1) & (!\U1|stage\(4) & \U1|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(2),
	datab => \U1|stage\(1),
	datac => \U1|stage\(4),
	datad => \U1|Decoder1~2_combout\,
	combout => \U1|Decoder1~10_combout\);

-- Location: LCCOMB_X63_Y42_N24
\U1|PC[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~4_combout\ = (\U1|WideNor7~combout\) # (((\U1|PC[11]~3_combout\ & !\U1|stage\(0))) # (!\U1|Decoder1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~combout\,
	datab => \U1|PC[11]~3_combout\,
	datac => \U1|Decoder1~10_combout\,
	datad => \U1|stage\(0),
	combout => \U1|PC[11]~4_combout\);

-- Location: LCCOMB_X62_Y43_N24
\U1|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor0~combout\ = (\U1|IR\(10)) # ((\U1|IR\(11)) # (!\U1|WideNor0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datac => \U1|IR\(11),
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|WideNor0~combout\);

-- Location: LCCOMB_X61_Y45_N24
\U1|PC[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~5_combout\ = (\U1|Equal2~0_combout\) # ((\U1|WideNor0~combout\ & (\U1|PC[11]~0_combout\ & \U1|WideNor1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal2~0_combout\,
	datab => \U1|WideNor0~combout\,
	datac => \U1|PC[11]~0_combout\,
	datad => \U1|WideNor1~combout\,
	combout => \U1|PC[11]~5_combout\);

-- Location: LCCOMB_X58_Y42_N2
\U1|PC[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~6_combout\ = ((!\U1|PC[11]~2_combout\ & ((!\U1|PC[11]~5_combout\) # (!\U1|PC[11]~4_combout\)))) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|PC[11]~2_combout\,
	datac => \U1|PC[11]~4_combout\,
	datad => \U1|PC[11]~5_combout\,
	combout => \U1|PC[11]~6_combout\);

-- Location: FF_X58_Y42_N27
\U1|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~35_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(0));

-- Location: LCCOMB_X62_Y42_N4
\U1|bus_RAM_ADDRESS~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~24_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|PC\(0)) # ((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|Mux31~4_combout\ & !\U1|bus_RAM_ADDRESS[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(0),
	datac => \U1|Mux31~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~24_combout\);

-- Location: LCCOMB_X62_Y42_N28
\U1|bus_RAM_ADDRESS~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~25_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~24_combout\ & ((\U1|bus_RAM_DATA_OUT[0]~0_combout\))) # (!\U1|bus_RAM_ADDRESS~24_combout\ & (\U1|END\(0))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|END\(0),
	datac => \U1|bus_RAM_ADDRESS~24_combout\,
	datad => \U1|bus_RAM_DATA_OUT[0]~0_combout\,
	combout => \U1|bus_RAM_ADDRESS~25_combout\);

-- Location: LCCOMB_X63_Y42_N14
\U1|bus_RAM_ADDRESS[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~18_combout\ = (\U1|processing_instruction~q\ & (((!\U1|WideNor2~combout\ & \U1|WideNor3~combout\)) # (!\U1|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~4_combout\,
	datab => \U1|processing_instruction~q\,
	datac => \U1|WideNor2~combout\,
	datad => \U1|WideNor3~combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~18_combout\);

-- Location: LCCOMB_X62_Y41_N16
\U1|WideNor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor4~combout\ = (\U1|IR\(10)) # ((\U1|IR\(12)) # (!\U1|WideNor4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(10),
	datac => \U1|IR\(12),
	datad => \U1|WideNor4~0_combout\,
	combout => \U1|WideNor4~combout\);

-- Location: LCCOMB_X63_Y42_N6
\U1|bus_RAM_ADDRESS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~6_combout\ = (!\U1|stage\(3) & (!\U1|stage\(1) & (\U1|stage\(2) $ (\U1|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(2),
	datab => \U1|stage\(0),
	datac => \U1|stage\(3),
	datad => \U1|stage\(1),
	combout => \U1|bus_RAM_ADDRESS~6_combout\);

-- Location: LCCOMB_X63_Y42_N4
\U1|bus_RAM_ADDRESS[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~7_combout\ = (!\U1|stage\(5) & (!\U1|stage\(6) & (!\U1|stage\(7) & \U1|bus_RAM_ADDRESS~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(5),
	datab => \U1|stage\(6),
	datac => \U1|stage\(7),
	datad => \U1|bus_RAM_ADDRESS~6_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~7_combout\);

-- Location: LCCOMB_X63_Y42_N18
\U1|bus_RAM_ADDRESS[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~8_combout\ = (!\U1|stage\(3) & (\U1|stage\(0) & (!\U1|stage\(2) & !\U1|stage\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(3),
	datab => \U1|stage\(0),
	datac => \U1|stage\(2),
	datad => \U1|stage\(1),
	combout => \U1|bus_RAM_ADDRESS[8]~8_combout\);

-- Location: LCCOMB_X63_Y42_N20
\U1|bus_RAM_ADDRESS[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~9_combout\ = (\U1|WideNor0~0_combout\ & (!\U1|IR\(11) & \U1|bus_RAM_ADDRESS[8]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor0~0_combout\,
	datac => \U1|IR\(11),
	datad => \U1|bus_RAM_ADDRESS[8]~8_combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~9_combout\);

-- Location: LCCOMB_X63_Y42_N22
\U1|bus_RAM_ADDRESS[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~10_combout\ = (!\U1|stage\(4) & ((\U1|bus_RAM_ADDRESS[15]~9_combout\) # ((!\U1|WideNor7~combout\ & \U1|bus_RAM_ADDRESS[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~combout\,
	datab => \U1|stage\(4),
	datac => \U1|bus_RAM_ADDRESS[8]~7_combout\,
	datad => \U1|bus_RAM_ADDRESS[15]~9_combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~10_combout\);

-- Location: LCCOMB_X62_Y42_N14
\U1|bus_RAM_ADDRESS[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~11_combout\ = (\U1|WideNor7~combout\ & ((\U1|WideNor4~combout\) # ((!\U1|Decoder1~4_combout\ & !\U1|bus_RAM_ADDRESS[15]~10_combout\)))) # (!\U1|WideNor7~combout\ & (((!\U1|bus_RAM_ADDRESS[15]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~4_combout\,
	datab => \U1|WideNor4~combout\,
	datac => \U1|WideNor7~combout\,
	datad => \U1|bus_RAM_ADDRESS[15]~10_combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~11_combout\);

-- Location: LCCOMB_X63_Y42_N8
\U1|bus_RAM_ADDRESS[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~12_combout\ = (\U1|stage\(2)) # ((!\U1|stage\(0) & \U1|stage\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(0),
	datac => \U1|stage\(2),
	datad => \U1|stage\(1),
	combout => \U1|bus_RAM_ADDRESS[8]~12_combout\);

-- Location: LCCOMB_X63_Y42_N28
\U1|bus_RAM_ADDRESS[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~14_combout\ = (\U1|stage\(1)) # ((!\U1|IR\(11) & (\U1|WideNor0~0_combout\ & \U1|bus_RAM_ADDRESS[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(1),
	datab => \U1|IR\(11),
	datac => \U1|WideNor0~0_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~8_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~14_combout\);

-- Location: LCCOMB_X63_Y42_N2
\U1|bus_RAM_ADDRESS[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~13_combout\ = (\U1|WideNor7~combout\ & (!\U1|WideNor4~combout\ & \U1|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~combout\,
	datac => \U1|WideNor4~combout\,
	datad => \U1|Decoder1~4_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~13_combout\);

-- Location: LCCOMB_X63_Y42_N10
\U1|bus_RAM_ADDRESS[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~15_combout\ = (\U1|bus_RAM_ADDRESS[8]~14_combout\) # ((\U1|bus_RAM_ADDRESS[8]~13_combout\) # ((!\U1|WideNor7~combout\ & \U1|bus_RAM_ADDRESS[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~14_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~7_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~13_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~15_combout\);

-- Location: LCCOMB_X63_Y42_N16
\U1|bus_RAM_ADDRESS[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~16_combout\ = ((\U1|bus_RAM_ADDRESS[8]~12_combout\) # ((\U1|stage\(4)) # (!\U1|bus_RAM_ADDRESS[8]~15_combout\))) # (!\U1|Decoder1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~2_combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~12_combout\,
	datac => \U1|stage\(4),
	datad => \U1|bus_RAM_ADDRESS[8]~15_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~16_combout\);

-- Location: LCCOMB_X62_Y42_N12
\U1|bus_RAM_ADDRESS[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~17_combout\ = (\U1|bus_RAM_ADDRESS[15]~11_combout\ & ((\U1|bus_RAM_ADDRESS[8]~16_combout\) # ((\U1|WideNor0~combout\ & \U1|WideNor1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor0~combout\,
	datab => \U1|WideNor1~combout\,
	datac => \U1|bus_RAM_ADDRESS[15]~11_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~16_combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~17_combout\);

-- Location: LCCOMB_X62_Y42_N30
\U1|bus_RAM_ADDRESS[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[15]~19_combout\ = (\U1|definingVariables~q\ & ((\U1|bus_RAM_ADDRESS[15]~18_combout\ & ((!\U1|bus_RAM_ADDRESS[15]~17_combout\))) # (!\U1|bus_RAM_ADDRESS[15]~18_combout\ & (\U1|Decoder1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~4_combout\,
	datab => \U1|definingVariables~q\,
	datac => \U1|bus_RAM_ADDRESS[15]~18_combout\,
	datad => \U1|bus_RAM_ADDRESS[15]~17_combout\,
	combout => \U1|bus_RAM_ADDRESS[15]~19_combout\);

-- Location: FF_X62_Y42_N29
\U1|bus_RAM_ADDRESS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~25_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(0));

-- Location: LCCOMB_X63_Y43_N8
\U1|SP[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[1]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[1]~10_combout\,
	combout => \U1|SP[1]~feeder_combout\);

-- Location: FF_X63_Y43_N9
\U1|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[1]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(1));

-- Location: LCCOMB_X59_Y43_N14
\U1|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector49~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor5~combout\,
	datac => \U1|SP\(1),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	combout => \U1|Selector49~0_combout\);

-- Location: FF_X60_Y44_N31
\U1|Rn[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector49~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][1]~q\);

-- Location: FF_X60_Y44_N29
\U1|Rn[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector49~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][1]~q\);

-- Location: LCCOMB_X61_Y44_N12
\U1|Rn[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][1]~feeder_combout\ = \U1|Selector49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector49~0_combout\,
	combout => \U1|Rn[2][1]~feeder_combout\);

-- Location: FF_X61_Y44_N13
\U1|Rn[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][1]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][1]~q\);

-- Location: LCCOMB_X58_Y45_N30
\U1|Rn[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][1]~feeder_combout\ = \U1|Selector49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector49~0_combout\,
	combout => \U1|Rn[0][1]~feeder_combout\);

-- Location: FF_X58_Y45_N31
\U1|Rn[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][1]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][1]~q\);

-- Location: LCCOMB_X60_Y44_N14
\U1|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux14~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & (\U1|Rn[2][1]~q\)) # (!\U1|IR\(8) & ((\U1|Rn[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[2][1]~q\,
	datac => \U1|Rn[0][1]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux14~0_combout\);

-- Location: LCCOMB_X60_Y44_N20
\U1|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux14~1_combout\ = (\U1|Mux14~0_combout\ & ((\U1|Rn[3][1]~q\) # ((!\U1|IR\(7))))) # (!\U1|Mux14~0_combout\ & (((\U1|Rn[1][1]~q\ & \U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][1]~q\,
	datab => \U1|Rn[1][1]~q\,
	datac => \U1|Mux14~0_combout\,
	datad => \U1|IR\(7),
	combout => \U1|Mux14~1_combout\);

-- Location: LCCOMB_X59_Y43_N28
\U1|Rn[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][1]~feeder_combout\ = \U1|Selector49~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector49~0_combout\,
	combout => \U1|Rn[5][1]~feeder_combout\);

-- Location: FF_X59_Y43_N29
\U1|Rn[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[5][1]~feeder_combout\,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][1]~q\);

-- Location: FF_X59_Y46_N3
\U1|Rn[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector49~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][1]~q\);

-- Location: LCCOMB_X59_Y46_N12
\U1|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux14~2_combout\ = (\U1|IR\(7) & ((\U1|Rn[5][1]~q\) # ((\U1|IR\(8))))) # (!\U1|IR\(7) & (((\U1|Rn[4][1]~q\ & !\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][1]~q\,
	datab => \U1|Rn[4][1]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux14~2_combout\);

-- Location: FF_X59_Y46_N29
\U1|Rn[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector49~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][1]~q\);

-- Location: FF_X59_Y43_N15
\U1|Rn[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector49~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][1]~q\);

-- Location: LCCOMB_X59_Y46_N28
\U1|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux14~3_combout\ = (\U1|Mux14~2_combout\ & (((\U1|Rn[7][1]~q\)) # (!\U1|IR\(8)))) # (!\U1|Mux14~2_combout\ & (\U1|IR\(8) & (\U1|Rn[6][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux14~2_combout\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[6][1]~q\,
	datad => \U1|Rn[7][1]~q\,
	combout => \U1|Mux14~3_combout\);

-- Location: LCCOMB_X60_Y44_N30
\U1|bus_RAM_DATA_OUT[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[1]~10_combout\ = (\U1|IR\(9) & ((\U1|Mux14~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux14~1_combout\,
	datad => \U1|Mux14~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[1]~10_combout\);

-- Location: LCCOMB_X57_Y42_N2
\U1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~2_combout\ = (\U1|PC\(1) & (!\U1|Add0~1\)) # (!\U1|PC\(1) & ((\U1|Add0~1\) # (GND)))
-- \U1|Add0~3\ = CARRY((!\U1|Add0~1\) # (!\U1|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(1),
	datad => VCC,
	cin => \U1|Add0~1\,
	combout => \U1|Add0~2_combout\,
	cout => \U1|Add0~3\);

-- Location: LCCOMB_X59_Y42_N2
\U1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~2_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & (\U1|Add1~1\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & (!\U1|Add1~1\))
-- \U1|Add1~3\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & !\U1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	datad => VCC,
	cin => \U1|Add1~1\,
	combout => \U1|Add1~2_combout\,
	cout => \U1|Add1~3\);

-- Location: LCCOMB_X58_Y42_N28
\U1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~36_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~2_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add0~2_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~2_combout\,
	combout => \U1|Add1~36_combout\);

-- Location: FF_X58_Y42_N29
\U1|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~36_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(1));

-- Location: LCCOMB_X60_Y44_N28
\U1|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][1]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[0][1]~q\,
	datac => \U1|Rn[1][1]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux30~2_combout\);

-- Location: LCCOMB_X60_Y44_N4
\U1|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~3_combout\ = (\U1|Mux30~2_combout\ & ((\U1|Rn[3][1]~q\) # ((!\U1|IR\(5))))) # (!\U1|Mux30~2_combout\ & (((\U1|Rn[2][1]~q\ & \U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][1]~q\,
	datab => \U1|Mux30~2_combout\,
	datac => \U1|Rn[2][1]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux30~3_combout\);

-- Location: LCCOMB_X59_Y46_N2
\U1|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~0_combout\ = (\U1|IR\(4) & (\U1|IR\(5))) # (!\U1|IR\(4) & ((\U1|IR\(5) & ((\U1|Rn[6][1]~q\))) # (!\U1|IR\(5) & (\U1|Rn[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|IR\(5),
	datac => \U1|Rn[4][1]~q\,
	datad => \U1|Rn[6][1]~q\,
	combout => \U1|Mux30~0_combout\);

-- Location: LCCOMB_X59_Y46_N30
\U1|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~1_combout\ = (\U1|Mux30~0_combout\ & ((\U1|Rn[7][1]~q\) # ((!\U1|IR\(4))))) # (!\U1|Mux30~0_combout\ & (((\U1|Rn[5][1]~q\ & \U1|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux30~0_combout\,
	datab => \U1|Rn[7][1]~q\,
	datac => \U1|Rn[5][1]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux30~1_combout\);

-- Location: LCCOMB_X62_Y46_N2
\U1|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~4_combout\ = (\U1|IR\(6) & ((\U1|Mux30~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux30~3_combout\,
	datad => \U1|Mux30~1_combout\,
	combout => \U1|Mux30~4_combout\);

-- Location: FF_X59_Y39_N27
\U1|END[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(1));

-- Location: LCCOMB_X61_Y42_N0
\U1|bus_RAM_ADDRESS~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~26_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((\U1|bus_RAM_ADDRESS[8]~2_combout\) # (\U1|END\(1))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & (\U1|Mux30~4_combout\ & (!\U1|bus_RAM_ADDRESS[8]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux30~4_combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datad => \U1|END\(1),
	combout => \U1|bus_RAM_ADDRESS~26_combout\);

-- Location: LCCOMB_X61_Y42_N16
\U1|bus_RAM_ADDRESS~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~27_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~26_combout\ & (\U1|bus_RAM_DATA_OUT[1]~10_combout\)) # (!\U1|bus_RAM_ADDRESS~26_combout\ & ((\U1|PC\(1)))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_DATA_OUT[1]~10_combout\,
	datab => \U1|PC\(1),
	datac => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datad => \U1|bus_RAM_ADDRESS~26_combout\,
	combout => \U1|bus_RAM_ADDRESS~27_combout\);

-- Location: FF_X61_Y42_N17
\U1|bus_RAM_ADDRESS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~27_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(1));

-- Location: LCCOMB_X57_Y42_N4
\U1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~4_combout\ = (\U1|PC\(2) & (\U1|Add0~3\ $ (GND))) # (!\U1|PC\(2) & (!\U1|Add0~3\ & VCC))
-- \U1|Add0~5\ = CARRY((\U1|PC\(2) & !\U1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(2),
	datad => VCC,
	cin => \U1|Add0~3\,
	combout => \U1|Add0~4_combout\,
	cout => \U1|Add0~5\);

-- Location: LCCOMB_X59_Y45_N4
\U1|SP[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[2]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[2]~11_combout\,
	combout => \U1|SP[2]~feeder_combout\);

-- Location: FF_X59_Y45_N5
\U1|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[2]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(2));

-- Location: LCCOMB_X59_Y43_N12
\U1|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector48~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor5~combout\,
	datab => \U1|SP\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	combout => \U1|Selector48~0_combout\);

-- Location: FF_X60_Y44_N11
\U1|Rn[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector48~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][2]~q\);

-- Location: FF_X60_Y44_N17
\U1|Rn[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector48~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][2]~q\);

-- Location: LCCOMB_X61_Y44_N10
\U1|Rn[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][2]~feeder_combout\ = \U1|Selector48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector48~0_combout\,
	combout => \U1|Rn[2][2]~feeder_combout\);

-- Location: FF_X61_Y44_N11
\U1|Rn[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][2]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][2]~q\);

-- Location: LCCOMB_X58_Y45_N24
\U1|Rn[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][2]~feeder_combout\ = \U1|Selector48~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector48~0_combout\,
	combout => \U1|Rn[0][2]~feeder_combout\);

-- Location: FF_X58_Y45_N25
\U1|Rn[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][2]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][2]~q\);

-- Location: LCCOMB_X61_Y44_N16
\U1|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux13~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & (\U1|Rn[2][2]~q\)) # (!\U1|IR\(8) & ((\U1|Rn[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[2][2]~q\,
	datab => \U1|IR\(7),
	datac => \U1|IR\(8),
	datad => \U1|Rn[0][2]~q\,
	combout => \U1|Mux13~0_combout\);

-- Location: LCCOMB_X60_Y44_N2
\U1|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux13~1_combout\ = (\U1|IR\(7) & ((\U1|Mux13~0_combout\ & (\U1|Rn[3][2]~q\)) # (!\U1|Mux13~0_combout\ & ((\U1|Rn[1][2]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][2]~q\,
	datab => \U1|Rn[1][2]~q\,
	datac => \U1|IR\(7),
	datad => \U1|Mux13~0_combout\,
	combout => \U1|Mux13~1_combout\);

-- Location: FF_X59_Y43_N13
\U1|Rn[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector48~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][2]~q\);

-- Location: FF_X59_Y46_N11
\U1|Rn[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector48~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][2]~q\);

-- Location: FF_X59_Y46_N25
\U1|Rn[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector48~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][2]~q\);

-- Location: FF_X59_Y43_N17
\U1|Rn[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector48~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][2]~q\);

-- Location: LCCOMB_X59_Y43_N30
\U1|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux13~2_combout\ = (\U1|IR\(8) & (((\U1|IR\(7))))) # (!\U1|IR\(8) & ((\U1|IR\(7) & ((\U1|Rn[5][2]~q\))) # (!\U1|IR\(7) & (\U1|Rn[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][2]~q\,
	datab => \U1|Rn[5][2]~q\,
	datac => \U1|IR\(8),
	datad => \U1|IR\(7),
	combout => \U1|Mux13~2_combout\);

-- Location: LCCOMB_X59_Y46_N10
\U1|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux13~3_combout\ = (\U1|IR\(8) & ((\U1|Mux13~2_combout\ & (\U1|Rn[7][2]~q\)) # (!\U1|Mux13~2_combout\ & ((\U1|Rn[6][2]~q\))))) # (!\U1|IR\(8) & (((\U1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][2]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[6][2]~q\,
	datad => \U1|Mux13~2_combout\,
	combout => \U1|Mux13~3_combout\);

-- Location: LCCOMB_X60_Y46_N24
\U1|bus_RAM_DATA_OUT[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[2]~11_combout\ = (\U1|IR\(9) & ((\U1|Mux13~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux13~1_combout\,
	datad => \U1|Mux13~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[2]~11_combout\);

-- Location: LCCOMB_X62_Y42_N18
\U1|bus_RAM_DATA_OUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[2]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[2]~11_combout\,
	combout => \U1|bus_RAM_DATA_OUT[2]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N0
\U1|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~2_combout\ = (\U1|IR\(4) & ((\U1|IR\(5)) # ((\U1|Rn[1][2]~q\)))) # (!\U1|IR\(4) & (!\U1|IR\(5) & ((\U1|Rn[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|IR\(5),
	datac => \U1|Rn[1][2]~q\,
	datad => \U1|Rn[0][2]~q\,
	combout => \U1|Mux29~2_combout\);

-- Location: LCCOMB_X60_Y44_N18
\U1|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~3_combout\ = (\U1|Mux29~2_combout\ & ((\U1|Rn[3][2]~q\) # ((!\U1|IR\(5))))) # (!\U1|Mux29~2_combout\ & (((\U1|Rn[2][2]~q\ & \U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][2]~q\,
	datab => \U1|Rn[2][2]~q\,
	datac => \U1|Mux29~2_combout\,
	datad => \U1|IR\(5),
	combout => \U1|Mux29~3_combout\);

-- Location: LCCOMB_X59_Y46_N24
\U1|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & (\U1|Rn[6][2]~q\)) # (!\U1|IR\(5) & ((\U1|Rn[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][2]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][2]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux29~0_combout\);

-- Location: LCCOMB_X59_Y43_N16
\U1|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~1_combout\ = (\U1|Mux29~0_combout\ & (((\U1|Rn[7][2]~q\)) # (!\U1|IR\(4)))) # (!\U1|Mux29~0_combout\ & (\U1|IR\(4) & (\U1|Rn[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux29~0_combout\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][2]~q\,
	datad => \U1|Rn[7][2]~q\,
	combout => \U1|Mux29~1_combout\);

-- Location: LCCOMB_X63_Y44_N0
\U1|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~4_combout\ = (\U1|IR\(6) & ((\U1|Mux29~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux29~3_combout\,
	datac => \U1|IR\(6),
	datad => \U1|Mux29~1_combout\,
	combout => \U1|Mux29~4_combout\);

-- Location: FF_X62_Y42_N19
\U1|bus_RAM_DATA_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[2]~feeder_combout\,
	asdata => \U1|Mux29~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(2));

-- Location: FF_X59_Y45_N31
\U1|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[3]~12_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(3));

-- Location: LCCOMB_X59_Y43_N22
\U1|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector47~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor5~combout\,
	datab => \U1|SP\(3),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|Selector47~0_combout\);

-- Location: FF_X59_Y43_N23
\U1|Rn[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector47~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][3]~q\);

-- Location: FF_X59_Y45_N7
\U1|Rn[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][3]~q\);

-- Location: LCCOMB_X59_Y46_N14
\U1|Rn[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][3]~feeder_combout\ = \U1|Selector47~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector47~0_combout\,
	combout => \U1|Rn[4][3]~feeder_combout\);

-- Location: FF_X59_Y46_N15
\U1|Rn[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][3]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][3]~q\);

-- Location: FF_X59_Y43_N27
\U1|Rn[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][3]~q\);

-- Location: LCCOMB_X59_Y43_N24
\U1|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux12~2_combout\ = (\U1|IR\(8) & (((\U1|IR\(7))))) # (!\U1|IR\(8) & ((\U1|IR\(7) & ((\U1|Rn[5][3]~q\))) # (!\U1|IR\(7) & (\U1|Rn[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[4][3]~q\,
	datac => \U1|Rn[5][3]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux12~2_combout\);

-- Location: LCCOMB_X59_Y45_N6
\U1|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux12~3_combout\ = (\U1|IR\(8) & ((\U1|Mux12~2_combout\ & (\U1|Rn[7][3]~q\)) # (!\U1|Mux12~2_combout\ & ((\U1|Rn[6][3]~q\))))) # (!\U1|IR\(8) & (((\U1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][3]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[6][3]~q\,
	datad => \U1|Mux12~2_combout\,
	combout => \U1|Mux12~3_combout\);

-- Location: FF_X60_Y44_N9
\U1|Rn[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][3]~q\);

-- Location: FF_X59_Y44_N31
\U1|Rn[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][3]~q\);

-- Location: FF_X59_Y44_N9
\U1|Rn[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][3]~q\);

-- Location: LCCOMB_X59_Y44_N8
\U1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux12~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][3]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][3]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[2][3]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux12~0_combout\);

-- Location: FF_X60_Y44_N27
\U1|Rn[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector47~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][3]~q\);

-- Location: LCCOMB_X59_Y44_N20
\U1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux12~1_combout\ = (\U1|IR\(7) & ((\U1|Mux12~0_combout\ & ((\U1|Rn[3][3]~q\))) # (!\U1|Mux12~0_combout\ & (\U1|Rn[1][3]~q\)))) # (!\U1|IR\(7) & (((\U1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][3]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Mux12~0_combout\,
	datad => \U1|Rn[3][3]~q\,
	combout => \U1|Mux12~1_combout\);

-- Location: LCCOMB_X59_Y45_N30
\U1|bus_RAM_DATA_OUT[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[3]~12_combout\ = (\U1|IR\(9) & (\U1|Mux12~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux12~3_combout\,
	datab => \U1|IR\(9),
	datac => \U1|Mux12~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[3]~12_combout\);

-- Location: LCCOMB_X62_Y42_N20
\U1|bus_RAM_DATA_OUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[3]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[3]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[3]~12_combout\,
	combout => \U1|bus_RAM_DATA_OUT[3]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N28
\U1|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~0_combout\ = (\U1|IR\(5) & ((\U1|Rn[6][3]~q\) # ((\U1|IR\(4))))) # (!\U1|IR\(5) & (((\U1|Rn[4][3]~q\ & !\U1|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[6][3]~q\,
	datac => \U1|Rn[4][3]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux28~0_combout\);

-- Location: LCCOMB_X59_Y43_N26
\U1|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~1_combout\ = (\U1|IR\(4) & ((\U1|Mux28~0_combout\ & (\U1|Rn[7][3]~q\)) # (!\U1|Mux28~0_combout\ & ((\U1|Rn[5][3]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][3]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][3]~q\,
	datad => \U1|Mux28~0_combout\,
	combout => \U1|Mux28~1_combout\);

-- Location: LCCOMB_X59_Y44_N30
\U1|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~2_combout\ = (\U1|IR\(4) & ((\U1|Rn[1][3]~q\) # ((\U1|IR\(5))))) # (!\U1|IR\(4) & (((\U1|Rn[0][3]~q\ & !\U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][3]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[0][3]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux28~2_combout\);

-- Location: LCCOMB_X59_Y44_N14
\U1|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~3_combout\ = (\U1|Mux28~2_combout\ & (((\U1|Rn[3][3]~q\)) # (!\U1|IR\(5)))) # (!\U1|Mux28~2_combout\ & (\U1|IR\(5) & (\U1|Rn[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux28~2_combout\,
	datab => \U1|IR\(5),
	datac => \U1|Rn[2][3]~q\,
	datad => \U1|Rn[3][3]~q\,
	combout => \U1|Mux28~3_combout\);

-- Location: LCCOMB_X62_Y46_N10
\U1|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~4_combout\ = (\U1|IR\(6) & (\U1|Mux28~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux28~1_combout\,
	datad => \U1|Mux28~3_combout\,
	combout => \U1|Mux28~4_combout\);

-- Location: FF_X62_Y42_N21
\U1|bus_RAM_DATA_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[3]~feeder_combout\,
	asdata => \U1|Mux28~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(3));

-- Location: FF_X59_Y41_N7
\U1|END[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(4));

-- Location: LCCOMB_X59_Y42_N4
\U1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~4_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\ & ((GND) # (!\U1|Add1~3\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~59_combout\ & (\U1|Add1~3\ $ (GND)))
-- \U1|Add1~5\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\) # (!\U1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => VCC,
	cin => \U1|Add1~3\,
	combout => \U1|Add1~4_combout\,
	cout => \U1|Add1~5\);

-- Location: LCCOMB_X59_Y42_N6
\U1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~6_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & (\U1|Add1~5\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & (!\U1|Add1~5\))
-- \U1|Add1~7\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & !\U1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => VCC,
	cin => \U1|Add1~5\,
	combout => \U1|Add1~6_combout\,
	cout => \U1|Add1~7\);

-- Location: LCCOMB_X59_Y42_N8
\U1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~8_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~69_combout\ & ((GND) # (!\U1|Add1~7\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~69_combout\ & (\U1|Add1~7\ $ (GND)))
-- \U1|Add1~9\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\) # (!\U1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datad => VCC,
	cin => \U1|Add1~7\,
	combout => \U1|Add1~8_combout\,
	cout => \U1|Add1~9\);

-- Location: LCCOMB_X57_Y42_N6
\U1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~6_combout\ = (\U1|PC\(3) & (!\U1|Add0~5\)) # (!\U1|PC\(3) & ((\U1|Add0~5\) # (GND)))
-- \U1|Add0~7\ = CARRY((!\U1|Add0~5\) # (!\U1|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(3),
	datad => VCC,
	cin => \U1|Add0~5\,
	combout => \U1|Add0~6_combout\,
	cout => \U1|Add0~7\);

-- Location: LCCOMB_X58_Y42_N0
\U1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~38_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~6_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add0~6_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~6_combout\,
	combout => \U1|Add1~38_combout\);

-- Location: FF_X58_Y42_N1
\U1|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~38_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(3));

-- Location: LCCOMB_X57_Y42_N8
\U1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~8_combout\ = (\U1|PC\(4) & (\U1|Add0~7\ $ (GND))) # (!\U1|PC\(4) & (!\U1|Add0~7\ & VCC))
-- \U1|Add0~9\ = CARRY((\U1|PC\(4) & !\U1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(4),
	datad => VCC,
	cin => \U1|Add0~7\,
	combout => \U1|Add0~8_combout\,
	cout => \U1|Add0~9\);

-- Location: LCCOMB_X58_Y42_N10
\U1|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~39_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~8_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datac => \U1|Add1~8_combout\,
	datad => \U1|Add0~8_combout\,
	combout => \U1|Add1~39_combout\);

-- Location: FF_X58_Y42_N11
\U1|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~39_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(4));

-- Location: LCCOMB_X61_Y42_N6
\U1|bus_RAM_ADDRESS~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~32_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|PC\(4)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (\U1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux27~4_combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datad => \U1|PC\(4),
	combout => \U1|bus_RAM_ADDRESS~32_combout\);

-- Location: LCCOMB_X62_Y42_N22
\U1|bus_RAM_ADDRESS~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~33_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~32_combout\ & ((\U1|bus_RAM_DATA_OUT[4]~13_combout\))) # (!\U1|bus_RAM_ADDRESS~32_combout\ & (\U1|END\(4))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|END\(4),
	datac => \U1|bus_RAM_ADDRESS~32_combout\,
	datad => \U1|bus_RAM_DATA_OUT[4]~13_combout\,
	combout => \U1|bus_RAM_ADDRESS~33_combout\);

-- Location: FF_X62_Y42_N23
\U1|bus_RAM_ADDRESS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~33_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(4));

-- Location: LCCOMB_X59_Y42_N10
\U1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~10_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & (\U1|Add1~9\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & (!\U1|Add1~9\))
-- \U1|Add1~11\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & !\U1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datad => VCC,
	cin => \U1|Add1~9\,
	combout => \U1|Add1~10_combout\,
	cout => \U1|Add1~11\);

-- Location: LCCOMB_X57_Y42_N10
\U1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~10_combout\ = (\U1|PC\(5) & (!\U1|Add0~9\)) # (!\U1|PC\(5) & ((\U1|Add0~9\) # (GND)))
-- \U1|Add0~11\ = CARRY((!\U1|Add0~9\) # (!\U1|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(5),
	datad => VCC,
	cin => \U1|Add0~9\,
	combout => \U1|Add0~10_combout\,
	cout => \U1|Add0~11\);

-- Location: LCCOMB_X58_Y42_N8
\U1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~40_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~10_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datac => \U1|Add1~10_combout\,
	datad => \U1|Add0~10_combout\,
	combout => \U1|Add1~40_combout\);

-- Location: FF_X58_Y42_N9
\U1|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~40_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(5));

-- Location: LCCOMB_X59_Y40_N28
\U1|END[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[5]~feeder_combout\ = \U2|altsyncram_component|auto_generated|mux2|_~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	combout => \U1|END[5]~feeder_combout\);

-- Location: FF_X59_Y40_N29
\U1|END[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|END[5]~feeder_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(5));

-- Location: LCCOMB_X62_Y42_N26
\U1|bus_RAM_ADDRESS~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~34_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|END\(5)) # ((\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((\U1|Mux26~4_combout\ & !\U1|bus_RAM_ADDRESS[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|END\(5),
	datac => \U1|Mux26~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	combout => \U1|bus_RAM_ADDRESS~34_combout\);

-- Location: LCCOMB_X62_Y42_N8
\U1|bus_RAM_ADDRESS~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~35_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~34_combout\ & ((\U1|bus_RAM_DATA_OUT[5]~14_combout\))) # (!\U1|bus_RAM_ADDRESS~34_combout\ & (\U1|PC\(5))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(5),
	datac => \U1|bus_RAM_ADDRESS~34_combout\,
	datad => \U1|bus_RAM_DATA_OUT[5]~14_combout\,
	combout => \U1|bus_RAM_ADDRESS~35_combout\);

-- Location: FF_X62_Y42_N9
\U1|bus_RAM_ADDRESS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~35_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(5));

-- Location: LCCOMB_X60_Y40_N10
\U1|END[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[6]~feeder_combout\ = \U2|altsyncram_component|auto_generated|mux2|_~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	combout => \U1|END[6]~feeder_combout\);

-- Location: FF_X60_Y40_N11
\U1|END[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|END[6]~feeder_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(6));

-- Location: LCCOMB_X59_Y42_N12
\U1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~12_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\ & ((GND) # (!\U1|Add1~11\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~79_combout\ & (\U1|Add1~11\ $ (GND)))
-- \U1|Add1~13\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~79_combout\) # (!\U1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datad => VCC,
	cin => \U1|Add1~11\,
	combout => \U1|Add1~12_combout\,
	cout => \U1|Add1~13\);

-- Location: LCCOMB_X57_Y42_N12
\U1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~12_combout\ = (\U1|PC\(6) & (\U1|Add0~11\ $ (GND))) # (!\U1|PC\(6) & (!\U1|Add0~11\ & VCC))
-- \U1|Add0~13\ = CARRY((\U1|PC\(6) & !\U1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(6),
	datad => VCC,
	cin => \U1|Add0~11\,
	combout => \U1|Add0~12_combout\,
	cout => \U1|Add0~13\);

-- Location: LCCOMB_X58_Y42_N14
\U1|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~41_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~12_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datac => \U1|Add1~12_combout\,
	datad => \U1|Add0~12_combout\,
	combout => \U1|Add1~41_combout\);

-- Location: FF_X58_Y42_N15
\U1|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~41_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(6));

-- Location: LCCOMB_X61_Y42_N24
\U1|bus_RAM_ADDRESS~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~36_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|PC\(6)) # ((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((!\U1|bus_RAM_ADDRESS[8]~3_combout\ & \U1|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(6),
	datab => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|Mux25~4_combout\,
	combout => \U1|bus_RAM_ADDRESS~36_combout\);

-- Location: LCCOMB_X61_Y42_N22
\U1|bus_RAM_ADDRESS~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~37_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~36_combout\ & ((\U1|bus_RAM_DATA_OUT[6]~15_combout\))) # (!\U1|bus_RAM_ADDRESS~36_combout\ & (\U1|END\(6))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END\(6),
	datab => \U1|bus_RAM_DATA_OUT[6]~15_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|bus_RAM_ADDRESS~36_combout\,
	combout => \U1|bus_RAM_ADDRESS~37_combout\);

-- Location: FF_X61_Y42_N23
\U1|bus_RAM_ADDRESS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~37_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(6));

-- Location: LCCOMB_X59_Y42_N14
\U1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~14_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & (\U1|Add1~13\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & (!\U1|Add1~13\))
-- \U1|Add1~15\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & !\U1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datad => VCC,
	cin => \U1|Add1~13\,
	combout => \U1|Add1~14_combout\,
	cout => \U1|Add1~15\);

-- Location: LCCOMB_X57_Y42_N14
\U1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~14_combout\ = (\U1|PC\(7) & (!\U1|Add0~13\)) # (!\U1|PC\(7) & ((\U1|Add0~13\) # (GND)))
-- \U1|Add0~15\ = CARRY((!\U1|Add0~13\) # (!\U1|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(7),
	datad => VCC,
	cin => \U1|Add0~13\,
	combout => \U1|Add0~14_combout\,
	cout => \U1|Add0~15\);

-- Location: LCCOMB_X58_Y42_N20
\U1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~42_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~14_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datac => \U1|Add1~14_combout\,
	datad => \U1|Add0~14_combout\,
	combout => \U1|Add1~42_combout\);

-- Location: FF_X58_Y42_N21
\U1|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~42_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(7));

-- Location: FF_X60_Y41_N31
\U1|END[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(7));

-- Location: LCCOMB_X60_Y45_N0
\U1|Rn[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][7]~feeder_combout\ = \U1|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector43~0_combout\,
	combout => \U1|Rn[5][7]~feeder_combout\);

-- Location: FF_X60_Y45_N1
\U1|Rn[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[5][7]~feeder_combout\,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][7]~q\);

-- Location: FF_X60_Y43_N9
\U1|Rn[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector43~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][7]~q\);

-- Location: FF_X59_Y46_N1
\U1|Rn[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector43~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][7]~q\);

-- Location: LCCOMB_X59_Y46_N0
\U1|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & (\U1|Rn[6][7]~q\)) # (!\U1|IR\(5) & ((\U1|Rn[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[6][7]~q\,
	datac => \U1|Rn[4][7]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux24~0_combout\);

-- Location: LCCOMB_X60_Y46_N8
\U1|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~1_combout\ = (\U1|IR\(4) & ((\U1|Mux24~0_combout\ & ((\U1|Rn[7][7]~q\))) # (!\U1|Mux24~0_combout\ & (\U1|Rn[5][7]~q\)))) # (!\U1|IR\(4) & (((\U1|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[5][7]~q\,
	datac => \U1|Rn[7][7]~q\,
	datad => \U1|Mux24~0_combout\,
	combout => \U1|Mux24~1_combout\);

-- Location: FF_X61_Y44_N9
\U1|Rn[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector43~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][7]~q\);

-- Location: FF_X60_Y44_N23
\U1|Rn[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector43~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][7]~q\);

-- Location: FF_X60_Y44_N25
\U1|Rn[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector43~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][7]~q\);

-- Location: FF_X59_Y44_N25
\U1|Rn[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector43~0_combout\,
	sload => VCC,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][7]~q\);

-- Location: LCCOMB_X59_Y44_N24
\U1|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~2_combout\ = (\U1|IR\(4) & ((\U1|Rn[1][7]~q\) # ((\U1|IR\(5))))) # (!\U1|IR\(4) & (((\U1|Rn[0][7]~q\ & !\U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][7]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[0][7]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux24~2_combout\);

-- Location: LCCOMB_X60_Y44_N22
\U1|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~3_combout\ = (\U1|IR\(5) & ((\U1|Mux24~2_combout\ & ((\U1|Rn[3][7]~q\))) # (!\U1|Mux24~2_combout\ & (\U1|Rn[2][7]~q\)))) # (!\U1|IR\(5) & (((\U1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[2][7]~q\,
	datac => \U1|Rn[3][7]~q\,
	datad => \U1|Mux24~2_combout\,
	combout => \U1|Mux24~3_combout\);

-- Location: LCCOMB_X61_Y45_N16
\U1|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~4_combout\ = (\U1|IR\(6) & (\U1|Mux24~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux24~1_combout\,
	datad => \U1|Mux24~3_combout\,
	combout => \U1|Mux24~4_combout\);

-- Location: LCCOMB_X61_Y41_N14
\U1|bus_RAM_ADDRESS~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~38_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|END\(7)) # ((\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((!\U1|bus_RAM_ADDRESS[8]~2_combout\ & \U1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END\(7),
	datab => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datad => \U1|Mux24~4_combout\,
	combout => \U1|bus_RAM_ADDRESS~38_combout\);

-- Location: LCCOMB_X60_Y42_N30
\U1|bus_RAM_ADDRESS~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~39_combout\ = (\U1|bus_RAM_ADDRESS~38_combout\ & (((\U1|bus_RAM_DATA_OUT[7]~1_combout\) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS~38_combout\ & (\U1|PC\(7) & ((\U1|bus_RAM_ADDRESS[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(7),
	datab => \U1|bus_RAM_DATA_OUT[7]~1_combout\,
	datac => \U1|bus_RAM_ADDRESS~38_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	combout => \U1|bus_RAM_ADDRESS~39_combout\);

-- Location: FF_X60_Y42_N31
\U1|bus_RAM_ADDRESS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~39_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(7));

-- Location: LCCOMB_X61_Y41_N28
\U1|SP[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[8]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[8]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[8]~2_combout\,
	combout => \U1|SP[8]~feeder_combout\);

-- Location: FF_X61_Y41_N29
\U1|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[8]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(8));

-- Location: LCCOMB_X60_Y43_N18
\U1|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector42~0_combout\ = (\U1|WideNor5~combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)) # (!\U1|WideNor5~combout\ & ((\U1|SP\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datad => \U1|SP\(8),
	combout => \U1|Selector42~0_combout\);

-- Location: LCCOMB_X61_Y45_N28
\U1|Rn[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][8]~feeder_combout\ = \U1|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector42~0_combout\,
	combout => \U1|Rn[1][8]~feeder_combout\);

-- Location: FF_X61_Y45_N29
\U1|Rn[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[1][8]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][8]~q\);

-- Location: FF_X60_Y44_N1
\U1|Rn[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector42~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][8]~q\);

-- Location: LCCOMB_X62_Y44_N10
\U1|Rn[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][8]~feeder_combout\ = \U1|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector42~0_combout\,
	combout => \U1|Rn[0][8]~feeder_combout\);

-- Location: FF_X62_Y44_N11
\U1|Rn[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][8]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][8]~q\);

-- Location: FF_X61_Y44_N19
\U1|Rn[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector42~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][8]~q\);

-- Location: LCCOMB_X61_Y44_N18
\U1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux7~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][8]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[0][8]~q\,
	datac => \U1|Rn[2][8]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux7~0_combout\);

-- Location: LCCOMB_X61_Y44_N28
\U1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux7~1_combout\ = (\U1|IR\(7) & ((\U1|Mux7~0_combout\ & ((\U1|Rn[3][8]~q\))) # (!\U1|Mux7~0_combout\ & (\U1|Rn[1][8]~q\)))) # (!\U1|IR\(7) & (((\U1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][8]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[3][8]~q\,
	datad => \U1|Mux7~0_combout\,
	combout => \U1|Mux7~1_combout\);

-- Location: FF_X60_Y43_N5
\U1|Rn[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector42~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][8]~q\);

-- Location: FF_X58_Y43_N23
\U1|Rn[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector42~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][8]~q\);

-- Location: FF_X58_Y43_N1
\U1|Rn[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector42~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][8]~q\);

-- Location: LCCOMB_X58_Y43_N6
\U1|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux7~2_combout\ = (\U1|IR\(7) & ((\U1|Rn[5][8]~q\) # ((\U1|IR\(8))))) # (!\U1|IR\(7) & (((\U1|Rn[4][8]~q\ & !\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][8]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[4][8]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux7~2_combout\);

-- Location: FF_X60_Y43_N19
\U1|Rn[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector42~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][8]~q\);

-- Location: LCCOMB_X60_Y43_N24
\U1|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux7~3_combout\ = (\U1|IR\(8) & ((\U1|Mux7~2_combout\ & ((\U1|Rn[7][8]~q\))) # (!\U1|Mux7~2_combout\ & (\U1|Rn[6][8]~q\)))) # (!\U1|IR\(8) & (((\U1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][8]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Mux7~2_combout\,
	datad => \U1|Rn[7][8]~q\,
	combout => \U1|Mux7~3_combout\);

-- Location: LCCOMB_X61_Y43_N12
\U1|bus_RAM_DATA_OUT[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[8]~2_combout\ = (\U1|IR\(9) & ((\U1|Mux7~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux7~1_combout\,
	datab => \U1|IR\(9),
	datad => \U1|Mux7~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[8]~2_combout\);

-- Location: FF_X60_Y41_N9
\U1|END[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(8));

-- Location: LCCOMB_X57_Y42_N16
\U1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~16_combout\ = (\U1|PC\(8) & (\U1|Add0~15\ $ (GND))) # (!\U1|PC\(8) & (!\U1|Add0~15\ & VCC))
-- \U1|Add0~17\ = CARRY((\U1|PC\(8) & !\U1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(8),
	datad => VCC,
	cin => \U1|Add0~15\,
	combout => \U1|Add0~16_combout\,
	cout => \U1|Add0~17\);

-- Location: LCCOMB_X59_Y42_N16
\U1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~16_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & ((GND) # (!\U1|Add1~15\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & (\U1|Add1~15\ $ (GND)))
-- \U1|Add1~17\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~14_combout\) # (!\U1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datad => VCC,
	cin => \U1|Add1~15\,
	combout => \U1|Add1~16_combout\,
	cout => \U1|Add1~17\);

-- Location: LCCOMB_X58_Y42_N18
\U1|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~43_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~16_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add0~16_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~16_combout\,
	combout => \U1|Add1~43_combout\);

-- Location: FF_X58_Y42_N19
\U1|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~43_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(8));

-- Location: LCCOMB_X58_Y43_N0
\U1|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~0_combout\ = (\U1|IR\(5) & ((\U1|IR\(4)) # ((\U1|Rn[6][8]~q\)))) # (!\U1|IR\(5) & (!\U1|IR\(4) & (\U1|Rn[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][8]~q\,
	datad => \U1|Rn[6][8]~q\,
	combout => \U1|Mux23~0_combout\);

-- Location: LCCOMB_X58_Y43_N22
\U1|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~1_combout\ = (\U1|IR\(4) & ((\U1|Mux23~0_combout\ & (\U1|Rn[7][8]~q\)) # (!\U1|Mux23~0_combout\ & ((\U1|Rn[5][8]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][8]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][8]~q\,
	datad => \U1|Mux23~0_combout\,
	combout => \U1|Mux23~1_combout\);

-- Location: LCCOMB_X62_Y44_N30
\U1|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][8]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][8]~q\,
	datab => \U1|Rn[1][8]~q\,
	datac => \U1|IR\(5),
	datad => \U1|IR\(4),
	combout => \U1|Mux23~2_combout\);

-- Location: LCCOMB_X62_Y44_N4
\U1|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~3_combout\ = (\U1|IR\(5) & ((\U1|Mux23~2_combout\ & (\U1|Rn[3][8]~q\)) # (!\U1|Mux23~2_combout\ & ((\U1|Rn[2][8]~q\))))) # (!\U1|IR\(5) & (((\U1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[3][8]~q\,
	datac => \U1|Mux23~2_combout\,
	datad => \U1|Rn[2][8]~q\,
	combout => \U1|Mux23~3_combout\);

-- Location: LCCOMB_X62_Y47_N20
\U1|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~4_combout\ = (\U1|IR\(6) & (\U1|Mux23~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux23~1_combout\,
	datad => \U1|Mux23~3_combout\,
	combout => \U1|Mux23~4_combout\);

-- Location: LCCOMB_X62_Y41_N4
\U1|bus_RAM_ADDRESS~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~40_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|PC\(8)) # ((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((!\U1|bus_RAM_ADDRESS[8]~3_combout\ & \U1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(8),
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|Mux23~4_combout\,
	combout => \U1|bus_RAM_ADDRESS~40_combout\);

-- Location: LCCOMB_X61_Y41_N20
\U1|bus_RAM_ADDRESS~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~41_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~40_combout\ & (\U1|bus_RAM_DATA_OUT[8]~2_combout\)) # (!\U1|bus_RAM_ADDRESS~40_combout\ & ((\U1|END\(8)))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|bus_RAM_DATA_OUT[8]~2_combout\,
	datac => \U1|END\(8),
	datad => \U1|bus_RAM_ADDRESS~40_combout\,
	combout => \U1|bus_RAM_ADDRESS~41_combout\);

-- Location: FF_X61_Y41_N21
\U1|bus_RAM_ADDRESS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~41_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(8));

-- Location: LCCOMB_X57_Y42_N18
\U1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~18_combout\ = (\U1|PC\(9) & (!\U1|Add0~17\)) # (!\U1|PC\(9) & ((\U1|Add0~17\) # (GND)))
-- \U1|Add0~19\ = CARRY((!\U1|Add0~17\) # (!\U1|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(9),
	datad => VCC,
	cin => \U1|Add0~17\,
	combout => \U1|Add0~18_combout\,
	cout => \U1|Add0~19\);

-- Location: LCCOMB_X59_Y42_N18
\U1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~18_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & (\U1|Add1~17\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & (!\U1|Add1~17\))
-- \U1|Add1~19\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & !\U1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datad => VCC,
	cin => \U1|Add1~17\,
	combout => \U1|Add1~18_combout\,
	cout => \U1|Add1~19\);

-- Location: LCCOMB_X58_Y42_N16
\U1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~44_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~18_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add0~18_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~18_combout\,
	combout => \U1|Add1~44_combout\);

-- Location: FF_X58_Y42_N17
\U1|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~44_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(9));

-- Location: LCCOMB_X60_Y43_N6
\U1|Rn[6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][9]~feeder_combout\ = \U1|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector41~0_combout\,
	combout => \U1|Rn[6][9]~feeder_combout\);

-- Location: FF_X60_Y43_N7
\U1|Rn[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][9]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][9]~q\);

-- Location: FF_X60_Y43_N13
\U1|Rn[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector41~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][9]~q\);

-- Location: FF_X59_Y46_N23
\U1|Rn[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector41~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][9]~q\);

-- Location: LCCOMB_X60_Y45_N16
\U1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux6~2_combout\ = (\U1|IR\(8) & (((\U1|IR\(7))))) # (!\U1|IR\(8) & ((\U1|IR\(7) & (\U1|Rn[5][9]~q\)) # (!\U1|IR\(7) & ((\U1|Rn[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][9]~q\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[4][9]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux6~2_combout\);

-- Location: LCCOMB_X60_Y43_N2
\U1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux6~3_combout\ = (\U1|Mux6~2_combout\ & (((\U1|Rn[7][9]~q\) # (!\U1|IR\(8))))) # (!\U1|Mux6~2_combout\ & (\U1|Rn[6][9]~q\ & ((\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][9]~q\,
	datab => \U1|Rn[7][9]~q\,
	datac => \U1|Mux6~2_combout\,
	datad => \U1|IR\(8),
	combout => \U1|Mux6~3_combout\);

-- Location: LCCOMB_X61_Y46_N24
\U1|Rn[0][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][9]~feeder_combout\ = \U1|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector41~0_combout\,
	combout => \U1|Rn[0][9]~feeder_combout\);

-- Location: FF_X61_Y46_N25
\U1|Rn[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][9]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][9]~q\);

-- Location: LCCOMB_X61_Y44_N30
\U1|Rn[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][9]~feeder_combout\ = \U1|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector41~0_combout\,
	combout => \U1|Rn[2][9]~feeder_combout\);

-- Location: FF_X61_Y44_N31
\U1|Rn[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][9]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][9]~q\);

-- Location: LCCOMB_X62_Y44_N12
\U1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux6~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][9]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][9]~q\,
	datab => \U1|IR\(7),
	datac => \U1|IR\(8),
	datad => \U1|Rn[2][9]~q\,
	combout => \U1|Mux6~0_combout\);

-- Location: FF_X61_Y43_N3
\U1|Rn[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector41~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][9]~q\);

-- Location: LCCOMB_X61_Y45_N30
\U1|Rn[3][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[3][9]~feeder_combout\ = \U1|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector41~0_combout\,
	combout => \U1|Rn[3][9]~feeder_combout\);

-- Location: FF_X61_Y45_N31
\U1|Rn[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[3][9]~feeder_combout\,
	asdata => VCC,
	sload => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][9]~q\);

-- Location: LCCOMB_X62_Y44_N18
\U1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux6~1_combout\ = (\U1|Mux6~0_combout\ & (((\U1|Rn[3][9]~q\)) # (!\U1|IR\(7)))) # (!\U1|Mux6~0_combout\ & (\U1|IR\(7) & (\U1|Rn[1][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux6~0_combout\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[1][9]~q\,
	datad => \U1|Rn[3][9]~q\,
	combout => \U1|Mux6~1_combout\);

-- Location: LCCOMB_X61_Y44_N4
\U1|bus_RAM_DATA_OUT[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[9]~3_combout\ = (\U1|IR\(9) & (\U1|Mux6~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux6~3_combout\,
	datad => \U1|Mux6~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[9]~3_combout\);

-- Location: LCCOMB_X63_Y43_N16
\U1|SP[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[9]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[9]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[9]~3_combout\,
	combout => \U1|SP[9]~feeder_combout\);

-- Location: FF_X63_Y43_N17
\U1|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[9]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(9));

-- Location: LCCOMB_X60_Y43_N12
\U1|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector41~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~19_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|SP\(9),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	combout => \U1|Selector41~0_combout\);

-- Location: LCCOMB_X60_Y45_N6
\U1|Rn[5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][9]~feeder_combout\ = \U1|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector41~0_combout\,
	combout => \U1|Rn[5][9]~feeder_combout\);

-- Location: FF_X60_Y45_N7
\U1|Rn[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[5][9]~feeder_combout\,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][9]~q\);

-- Location: LCCOMB_X59_Y46_N22
\U1|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & (\U1|Rn[6][9]~q\)) # (!\U1|IR\(5) & ((\U1|Rn[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][9]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][9]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux22~0_combout\);

-- Location: LCCOMB_X60_Y45_N10
\U1|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~1_combout\ = (\U1|IR\(4) & ((\U1|Mux22~0_combout\ & ((\U1|Rn[7][9]~q\))) # (!\U1|Mux22~0_combout\ & (\U1|Rn[5][9]~q\)))) # (!\U1|IR\(4) & (((\U1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][9]~q\,
	datab => \U1|Rn[7][9]~q\,
	datac => \U1|IR\(4),
	datad => \U1|Mux22~0_combout\,
	combout => \U1|Mux22~1_combout\);

-- Location: LCCOMB_X62_Y44_N26
\U1|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & (\U1|Rn[1][9]~q\)) # (!\U1|IR\(4) & ((\U1|Rn[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[1][9]~q\,
	datac => \U1|Rn[0][9]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux22~2_combout\);

-- Location: LCCOMB_X62_Y44_N20
\U1|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~3_combout\ = (\U1|IR\(5) & ((\U1|Mux22~2_combout\ & ((\U1|Rn[3][9]~q\))) # (!\U1|Mux22~2_combout\ & (\U1|Rn[2][9]~q\)))) # (!\U1|IR\(5) & (((\U1|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[2][9]~q\,
	datac => \U1|Mux22~2_combout\,
	datad => \U1|Rn[3][9]~q\,
	combout => \U1|Mux22~3_combout\);

-- Location: LCCOMB_X61_Y45_N26
\U1|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~4_combout\ = (\U1|IR\(6) & (\U1|Mux22~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux22~1_combout\,
	datac => \U1|IR\(6),
	datad => \U1|Mux22~3_combout\,
	combout => \U1|Mux22~4_combout\);

-- Location: FF_X59_Y41_N19
\U1|END[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(9));

-- Location: LCCOMB_X60_Y42_N0
\U1|bus_RAM_ADDRESS~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~42_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|END\(9)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (\U1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|Mux22~4_combout\,
	datac => \U1|END\(9),
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~42_combout\);

-- Location: LCCOMB_X61_Y42_N4
\U1|bus_RAM_ADDRESS~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~43_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~42_combout\ & ((\U1|bus_RAM_DATA_OUT[9]~3_combout\))) # (!\U1|bus_RAM_ADDRESS~42_combout\ & (\U1|PC\(9))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(9),
	datab => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datac => \U1|bus_RAM_ADDRESS~42_combout\,
	datad => \U1|bus_RAM_DATA_OUT[9]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~43_combout\);

-- Location: FF_X61_Y42_N5
\U1|bus_RAM_ADDRESS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~43_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(9));

-- Location: FF_X60_Y39_N21
\U1|END[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(10));

-- Location: FF_X61_Y43_N27
\U1|Rn[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector40~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][10]~q\);

-- Location: FF_X59_Y44_N7
\U1|Rn[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector40~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][10]~q\);

-- Location: FF_X61_Y43_N25
\U1|Rn[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector40~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][10]~q\);

-- Location: LCCOMB_X62_Y43_N20
\U1|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & (\U1|Rn[1][10]~q\)) # (!\U1|IR\(4) & ((\U1|Rn[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[1][10]~q\,
	datac => \U1|Rn[0][10]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux21~2_combout\);

-- Location: LCCOMB_X62_Y43_N10
\U1|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~3_combout\ = (\U1|IR\(5) & ((\U1|Mux21~2_combout\ & (\U1|Rn[3][10]~q\)) # (!\U1|Mux21~2_combout\ & ((\U1|Rn[2][10]~q\))))) # (!\U1|IR\(5) & (((\U1|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][10]~q\,
	datab => \U1|Rn[2][10]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Mux21~2_combout\,
	combout => \U1|Mux21~3_combout\);

-- Location: FF_X60_Y39_N29
\U1|Rn[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector40~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][10]~q\);

-- Location: LCCOMB_X60_Y46_N14
\U1|Rn[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[5][10]~feeder_combout\ = \U1|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector40~0_combout\,
	combout => \U1|Rn[5][10]~feeder_combout\);

-- Location: FF_X60_Y46_N15
\U1|Rn[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[5][10]~feeder_combout\,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][10]~q\);

-- Location: LCCOMB_X59_Y46_N20
\U1|Rn[4][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][10]~feeder_combout\ = \U1|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector40~0_combout\,
	combout => \U1|Rn[4][10]~feeder_combout\);

-- Location: FF_X59_Y46_N21
\U1|Rn[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][10]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][10]~q\);

-- Location: FF_X60_Y46_N5
\U1|Rn[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector40~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][10]~q\);

-- Location: LCCOMB_X60_Y46_N4
\U1|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & ((\U1|Rn[6][10]~q\))) # (!\U1|IR\(5) & (\U1|Rn[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[4][10]~q\,
	datac => \U1|Rn[6][10]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux21~0_combout\);

-- Location: LCCOMB_X60_Y46_N6
\U1|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~1_combout\ = (\U1|IR\(4) & ((\U1|Mux21~0_combout\ & (\U1|Rn[7][10]~q\)) # (!\U1|Mux21~0_combout\ & ((\U1|Rn[5][10]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[7][10]~q\,
	datac => \U1|Rn[5][10]~q\,
	datad => \U1|Mux21~0_combout\,
	combout => \U1|Mux21~1_combout\);

-- Location: LCCOMB_X62_Y46_N20
\U1|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~4_combout\ = (\U1|IR\(6) & ((\U1|Mux21~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux21~3_combout\,
	datad => \U1|Mux21~1_combout\,
	combout => \U1|Mux21~4_combout\);

-- Location: LCCOMB_X57_Y42_N20
\U1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~20_combout\ = (\U1|PC\(10) & (\U1|Add0~19\ $ (GND))) # (!\U1|PC\(10) & (!\U1|Add0~19\ & VCC))
-- \U1|Add0~21\ = CARRY((\U1|PC\(10) & !\U1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(10),
	datad => VCC,
	cin => \U1|Add0~19\,
	combout => \U1|Add0~20_combout\,
	cout => \U1|Add0~21\);

-- Location: LCCOMB_X59_Y42_N20
\U1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~20_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & ((GND) # (!\U1|Add1~19\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & (\U1|Add1~19\ $ (GND)))
-- \U1|Add1~21\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\) # (!\U1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	datad => VCC,
	cin => \U1|Add1~19\,
	combout => \U1|Add1~20_combout\,
	cout => \U1|Add1~21\);

-- Location: LCCOMB_X60_Y42_N24
\U1|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~45_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~20_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add0~20_combout\,
	datab => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~20_combout\,
	combout => \U1|Add1~45_combout\);

-- Location: FF_X60_Y42_N25
\U1|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~45_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(10));

-- Location: LCCOMB_X61_Y42_N18
\U1|bus_RAM_ADDRESS~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~44_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|bus_RAM_ADDRESS[8]~3_combout\) # (\U1|PC\(10))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (\U1|Mux21~4_combout\ & (!\U1|bus_RAM_ADDRESS[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux21~4_combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|PC\(10),
	combout => \U1|bus_RAM_ADDRESS~44_combout\);

-- Location: LCCOMB_X61_Y42_N2
\U1|bus_RAM_ADDRESS~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~45_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~44_combout\ & ((\U1|bus_RAM_DATA_OUT[10]~9_combout\))) # (!\U1|bus_RAM_ADDRESS~44_combout\ & (\U1|END\(10))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END\(10),
	datab => \U1|bus_RAM_DATA_OUT[10]~9_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|bus_RAM_ADDRESS~44_combout\,
	combout => \U1|bus_RAM_ADDRESS~45_combout\);

-- Location: FF_X61_Y42_N3
\U1|bus_RAM_ADDRESS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~45_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(10));

-- Location: LCCOMB_X57_Y42_N22
\U1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~22_combout\ = (\U1|PC\(11) & (!\U1|Add0~21\)) # (!\U1|PC\(11) & ((\U1|Add0~21\) # (GND)))
-- \U1|Add0~23\ = CARRY((!\U1|Add0~21\) # (!\U1|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(11),
	datad => VCC,
	cin => \U1|Add0~21\,
	combout => \U1|Add0~22_combout\,
	cout => \U1|Add0~23\);

-- Location: LCCOMB_X59_Y42_N22
\U1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~22_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & (\U1|Add1~21\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & (!\U1|Add1~21\))
-- \U1|Add1~23\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & !\U1|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datad => VCC,
	cin => \U1|Add1~21\,
	combout => \U1|Add1~22_combout\,
	cout => \U1|Add1~23\);

-- Location: LCCOMB_X60_Y42_N26
\U1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~46_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~22_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC[11]~1_combout\,
	datac => \U1|Add0~22_combout\,
	datad => \U1|Add1~22_combout\,
	combout => \U1|Add1~46_combout\);

-- Location: FF_X60_Y42_N27
\U1|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~46_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(11));

-- Location: FF_X60_Y39_N11
\U1|END[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(11));

-- Location: FF_X60_Y39_N15
\U1|Rn[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector39~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][11]~q\);

-- Location: LCCOMB_X59_Y46_N26
\U1|Rn[4][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[4][11]~feeder_combout\ = \U1|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector39~0_combout\,
	combout => \U1|Rn[4][11]~feeder_combout\);

-- Location: FF_X59_Y46_N27
\U1|Rn[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[4][11]~feeder_combout\,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][11]~q\);

-- Location: LCCOMB_X60_Y46_N16
\U1|Rn[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][11]~feeder_combout\ = \U1|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector39~0_combout\,
	combout => \U1|Rn[6][11]~feeder_combout\);

-- Location: FF_X60_Y46_N17
\U1|Rn[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][11]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][11]~q\);

-- Location: LCCOMB_X60_Y46_N20
\U1|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~0_combout\ = (\U1|IR\(5) & (((\U1|IR\(4)) # (\U1|Rn[6][11]~q\)))) # (!\U1|IR\(5) & (\U1|Rn[4][11]~q\ & (!\U1|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][11]~q\,
	datab => \U1|IR\(5),
	datac => \U1|IR\(4),
	datad => \U1|Rn[6][11]~q\,
	combout => \U1|Mux20~0_combout\);

-- Location: FF_X60_Y46_N25
\U1|Rn[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector39~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][11]~q\);

-- Location: LCCOMB_X60_Y46_N2
\U1|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~1_combout\ = (\U1|Mux20~0_combout\ & ((\U1|Rn[7][11]~q\) # ((!\U1|IR\(4))))) # (!\U1|Mux20~0_combout\ & (((\U1|IR\(4) & \U1|Rn[5][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][11]~q\,
	datab => \U1|Mux20~0_combout\,
	datac => \U1|IR\(4),
	datad => \U1|Rn[5][11]~q\,
	combout => \U1|Mux20~1_combout\);

-- Location: FF_X61_Y43_N21
\U1|Rn[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector39~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][11]~q\);

-- Location: FF_X61_Y44_N25
\U1|Rn[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector39~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][11]~q\);

-- Location: FF_X61_Y43_N15
\U1|Rn[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector39~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][11]~q\);

-- Location: LCCOMB_X61_Y44_N14
\U1|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~2_combout\ = (\U1|IR\(4) & (((\U1|IR\(5)) # (\U1|Rn[1][11]~q\)))) # (!\U1|IR\(4) & (\U1|Rn[0][11]~q\ & (!\U1|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[0][11]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Rn[1][11]~q\,
	combout => \U1|Mux20~2_combout\);

-- Location: LCCOMB_X62_Y44_N6
\U1|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~3_combout\ = (\U1|IR\(5) & ((\U1|Mux20~2_combout\ & (\U1|Rn[3][11]~q\)) # (!\U1|Mux20~2_combout\ & ((\U1|Rn[2][11]~q\))))) # (!\U1|IR\(5) & (((\U1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][11]~q\,
	datab => \U1|Rn[2][11]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Mux20~2_combout\,
	combout => \U1|Mux20~3_combout\);

-- Location: LCCOMB_X60_Y42_N22
\U1|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~4_combout\ = (\U1|IR\(6) & (\U1|Mux20~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datac => \U1|Mux20~1_combout\,
	datad => \U1|Mux20~3_combout\,
	combout => \U1|Mux20~4_combout\);

-- Location: LCCOMB_X60_Y42_N8
\U1|bus_RAM_ADDRESS~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~46_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS[8]~3_combout\ & (\U1|END\(11))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- ((\U1|Mux20~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|END\(11),
	datac => \U1|Mux20~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~46_combout\);

-- Location: LCCOMB_X61_Y42_N20
\U1|bus_RAM_ADDRESS~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~47_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~46_combout\ & ((\U1|bus_RAM_DATA_OUT[11]~8_combout\))) # (!\U1|bus_RAM_ADDRESS~46_combout\ & (\U1|PC\(11))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(11),
	datab => \U1|bus_RAM_DATA_OUT[11]~8_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datad => \U1|bus_RAM_ADDRESS~46_combout\,
	combout => \U1|bus_RAM_ADDRESS~47_combout\);

-- Location: FF_X61_Y42_N21
\U1|bus_RAM_ADDRESS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~47_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(11));

-- Location: FF_X60_Y40_N19
\U1|END[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(12));

-- Location: LCCOMB_X60_Y42_N14
\U1|bus_RAM_ADDRESS~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~48_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|PC\(12)) # (\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (\U1|Mux19~4_combout\ & ((!\U1|bus_RAM_ADDRESS[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|Mux19~4_combout\,
	datac => \U1|PC\(12),
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~48_combout\);

-- Location: LCCOMB_X61_Y42_N26
\U1|bus_RAM_ADDRESS~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~49_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~48_combout\ & ((\U1|bus_RAM_DATA_OUT[12]~7_combout\))) # (!\U1|bus_RAM_ADDRESS~48_combout\ & (\U1|END\(12))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END\(12),
	datab => \U1|bus_RAM_DATA_OUT[12]~7_combout\,
	datac => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datad => \U1|bus_RAM_ADDRESS~48_combout\,
	combout => \U1|bus_RAM_ADDRESS~49_combout\);

-- Location: FF_X61_Y42_N27
\U1|bus_RAM_ADDRESS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~49_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(12));

-- Location: M9K_X51_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y38_N14
\U2|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (!\U1|bus_RAM_ADDRESS\(14) & (\U1|wire_RW~q\ & (!\U1|bus_RAM_ADDRESS\(15) & !\U1|bus_RAM_ADDRESS\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X60_Y38_N16
\U2|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U1|bus_RAM_ADDRESS\(15) & (!\U1|bus_RAM_ADDRESS\(13) & !\U1|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X64_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y38_N16
\U2|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (\U1|bus_RAM_ADDRESS\(14) & (\U1|wire_RW~q\ & (!\U1|bus_RAM_ADDRESS\(15) & !\U1|bus_RAM_ADDRESS\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X60_Y38_N18
\U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\U1|bus_RAM_ADDRESS\(15) & (!\U1|bus_RAM_ADDRESS\(13) & \U1|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X78_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N20
\U2|altsyncram_component|auto_generated|mux2|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\);

-- Location: LCCOMB_X60_Y41_N26
\U2|altsyncram_component|auto_generated|mux2|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\);

-- Location: M9K_X51_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y38_N28
\U2|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (!\U1|bus_RAM_ADDRESS\(14) & (\U1|wire_RW~q\ & (\U1|bus_RAM_ADDRESS\(15) & !\U1|bus_RAM_ADDRESS\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X60_Y38_N2
\U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U1|bus_RAM_ADDRESS\(13) & (!\U1|bus_RAM_ADDRESS\(14) & \U1|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(13),
	datac => \U1|bus_RAM_ADDRESS\(14),
	datad => \U1|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X64_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y38_N10
\U2|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (\U1|bus_RAM_ADDRESS\(13) & (\U1|wire_RW~q\ & (\U1|bus_RAM_ADDRESS\(15) & !\U1|bus_RAM_ADDRESS\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(13),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X60_Y38_N24
\U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (!\U1|bus_RAM_ADDRESS\(14) & (\U1|bus_RAM_ADDRESS\(13) & \U1|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X64_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N12
\U2|altsyncram_component|auto_generated|mux2|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\);

-- Location: LCCOMB_X60_Y41_N6
\U2|altsyncram_component|auto_generated|mux2|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\);

-- Location: LCCOMB_X60_Y41_N8
\U2|altsyncram_component|auto_generated|mux2|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~61_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\);

-- Location: FF_X60_Y41_N5
\U1|END[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(3));

-- Location: LCCOMB_X62_Y42_N24
\U1|bus_RAM_ADDRESS~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~30_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|END\(3)) # ((\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((\U1|Mux28~4_combout\ & !\U1|bus_RAM_ADDRESS[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|END\(3),
	datac => \U1|Mux28~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	combout => \U1|bus_RAM_ADDRESS~30_combout\);

-- Location: LCCOMB_X62_Y42_N16
\U1|bus_RAM_ADDRESS~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~31_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~30_combout\ & ((\U1|bus_RAM_DATA_OUT[3]~12_combout\))) # (!\U1|bus_RAM_ADDRESS~30_combout\ & (\U1|PC\(3))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (\U1|bus_RAM_ADDRESS~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|bus_RAM_ADDRESS~30_combout\,
	datac => \U1|PC\(3),
	datad => \U1|bus_RAM_DATA_OUT[3]~12_combout\,
	combout => \U1|bus_RAM_ADDRESS~31_combout\);

-- Location: FF_X62_Y42_N17
\U1|bus_RAM_ADDRESS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~31_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(3));

-- Location: M9K_X78_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N2
\U2|altsyncram_component|auto_generated|mux2|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\);

-- Location: LCCOMB_X59_Y39_N10
\U2|altsyncram_component|auto_generated|mux2|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\);

-- Location: M9K_X64_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N16
\U2|altsyncram_component|auto_generated|mux2|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\);

-- Location: M9K_X78_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N24
\U2|altsyncram_component|auto_generated|mux2|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|mux2|_~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\);

-- Location: LCCOMB_X59_Y39_N26
\U2|altsyncram_component|auto_generated|mux2|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~56_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\);

-- Location: LCCOMB_X58_Y42_N22
\U1|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~37_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~4_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add0~4_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~4_combout\,
	combout => \U1|Add1~37_combout\);

-- Location: FF_X58_Y42_N23
\U1|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~37_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(2));

-- Location: LCCOMB_X62_Y42_N2
\U1|bus_RAM_ADDRESS~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~28_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & (((\U1|bus_RAM_ADDRESS[8]~2_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS[8]~2_combout\ & (\U1|PC\(2))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- ((\U1|Mux29~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|PC\(2),
	datac => \U1|Mux29~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	combout => \U1|bus_RAM_ADDRESS~28_combout\);

-- Location: FF_X59_Y39_N15
\U1|END[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	sload => VCC,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(2));

-- Location: LCCOMB_X62_Y42_N10
\U1|bus_RAM_ADDRESS~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~29_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~28_combout\ & ((\U1|bus_RAM_DATA_OUT[2]~11_combout\))) # (!\U1|bus_RAM_ADDRESS~28_combout\ & (\U1|END\(2))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (\U1|bus_RAM_ADDRESS~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datab => \U1|bus_RAM_ADDRESS~28_combout\,
	datac => \U1|END\(2),
	datad => \U1|bus_RAM_DATA_OUT[2]~11_combout\,
	combout => \U1|bus_RAM_ADDRESS~29_combout\);

-- Location: FF_X62_Y42_N11
\U1|bus_RAM_ADDRESS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~29_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(2));

-- Location: M9K_X15_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y59_N0
\U2|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N26
\U2|altsyncram_component|auto_generated|mux2|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\);

-- Location: M9K_X37_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N4
\U2|altsyncram_component|auto_generated|mux2|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\);

-- Location: M9K_X51_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N22
\U2|altsyncram_component|auto_generated|mux2|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\);

-- Location: M9K_X37_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N28
\U2|altsyncram_component|auto_generated|mux2|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & (((\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)))) # (!\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\);

-- Location: LCCOMB_X60_Y40_N18
\U2|altsyncram_component|auto_generated|mux2|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~41_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\);

-- Location: LCCOMB_X61_Y44_N22
\U1|IR[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|IR[9]~0_combout\ = (\U1|definingVariables~q\ & (!\U1|processing_instruction~q\ & !\U1|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|processing_instruction~q\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|IR[9]~0_combout\);

-- Location: FF_X63_Y41_N27
\U1|IR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(12));

-- Location: LCCOMB_X61_Y41_N22
\U1|WideNor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor2~combout\ = (\U1|IR\(12) & (\U1|IR\(10) & \U1|WideNor4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(12),
	datac => \U1|IR\(10),
	datad => \U1|WideNor4~0_combout\,
	combout => \U1|WideNor2~combout\);

-- Location: FF_X61_Y42_N13
\U1|bus_RAM_DATA_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[4]~feeder_combout\,
	asdata => \U1|Mux27~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(4));

-- Location: M9K_X37_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N14
\U2|altsyncram_component|auto_generated|mux2|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\);

-- Location: M9K_X78_Y57_N0
\U2|altsyncram_component|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N8
\U2|altsyncram_component|auto_generated|mux2|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\);

-- Location: M9K_X37_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y54_N0
\U2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y59_N0
\U2|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N2
\U2|altsyncram_component|auto_generated|mux2|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\);

-- Location: LCCOMB_X59_Y41_N28
\U2|altsyncram_component|auto_generated|mux2|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\);

-- Location: LCCOMB_X59_Y41_N6
\U2|altsyncram_component|auto_generated|mux2|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~66_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\);

-- Location: FF_X59_Y42_N1
\U1|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(4));

-- Location: LCCOMB_X59_Y44_N4
\U1|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & (\U1|Rn[1][6]~q\)) # (!\U1|IR\(4) & ((\U1|Rn[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][6]~q\,
	datab => \U1|IR\(5),
	datac => \U1|Rn[0][6]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux25~2_combout\);

-- Location: LCCOMB_X59_Y44_N2
\U1|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~3_combout\ = (\U1|Mux25~2_combout\ & ((\U1|Rn[3][6]~q\) # ((!\U1|IR\(5))))) # (!\U1|Mux25~2_combout\ & (((\U1|Rn[2][6]~q\ & \U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux25~2_combout\,
	datab => \U1|Rn[3][6]~q\,
	datac => \U1|Rn[2][6]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux25~3_combout\);

-- Location: LCCOMB_X59_Y46_N18
\U1|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & (\U1|Rn[6][6]~q\)) # (!\U1|IR\(5) & ((\U1|Rn[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][6]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][6]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux25~0_combout\);

-- Location: LCCOMB_X60_Y46_N18
\U1|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~1_combout\ = (\U1|IR\(4) & ((\U1|Mux25~0_combout\ & (\U1|Rn[7][6]~q\)) # (!\U1|Mux25~0_combout\ & ((\U1|Rn[5][6]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][6]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][6]~q\,
	datad => \U1|Mux25~0_combout\,
	combout => \U1|Mux25~1_combout\);

-- Location: LCCOMB_X62_Y46_N16
\U1|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~4_combout\ = (\U1|IR\(6) & ((\U1|Mux25~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux25~3_combout\,
	datab => \U1|IR\(6),
	datad => \U1|Mux25~1_combout\,
	combout => \U1|Mux25~4_combout\);

-- Location: FF_X61_Y42_N15
\U1|bus_RAM_DATA_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[6]~feeder_combout\,
	asdata => \U1|Mux25~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(6));

-- Location: M9K_X78_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N8
\U2|altsyncram_component|auto_generated|mux2|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\);

-- Location: M9K_X37_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N30
\U2|altsyncram_component|auto_generated|mux2|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\);

-- Location: M9K_X51_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N20
\U2|altsyncram_component|auto_generated|mux2|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\);

-- Location: LCCOMB_X60_Y40_N2
\U2|altsyncram_component|auto_generated|mux2|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\);

-- Location: LCCOMB_X60_Y40_N12
\U2|altsyncram_component|auto_generated|mux2|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~76_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\);

-- Location: FF_X59_Y42_N9
\U1|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(6));

-- Location: LCCOMB_X58_Y45_N20
\U1|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & ((\U1|Rn[6][5]~q\))) # (!\U1|IR\(5) & (\U1|Rn[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][5]~q\,
	datab => \U1|Rn[6][5]~q\,
	datac => \U1|IR\(4),
	datad => \U1|IR\(5),
	combout => \U1|Mux26~0_combout\);

-- Location: LCCOMB_X59_Y45_N26
\U1|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~1_combout\ = (\U1|Mux26~0_combout\ & ((\U1|Rn[7][5]~q\) # ((!\U1|IR\(4))))) # (!\U1|Mux26~0_combout\ & (((\U1|Rn[5][5]~q\ & \U1|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][5]~q\,
	datab => \U1|Mux26~0_combout\,
	datac => \U1|Rn[5][5]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux26~1_combout\);

-- Location: LCCOMB_X59_Y44_N22
\U1|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~2_combout\ = (\U1|IR\(4) & ((\U1|Rn[1][5]~q\) # ((\U1|IR\(5))))) # (!\U1|IR\(4) & (((\U1|Rn[0][5]~q\ & !\U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[1][5]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[0][5]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux26~2_combout\);

-- Location: LCCOMB_X60_Y44_N6
\U1|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~3_combout\ = (\U1|IR\(5) & ((\U1|Mux26~2_combout\ & ((\U1|Rn[3][5]~q\))) # (!\U1|Mux26~2_combout\ & (\U1|Rn[2][5]~q\)))) # (!\U1|IR\(5) & (((\U1|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[2][5]~q\,
	datac => \U1|Rn[3][5]~q\,
	datad => \U1|Mux26~2_combout\,
	combout => \U1|Mux26~3_combout\);

-- Location: LCCOMB_X62_Y46_N30
\U1|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~4_combout\ = (\U1|IR\(6) & (\U1|Mux26~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux26~1_combout\,
	datad => \U1|Mux26~3_combout\,
	combout => \U1|Mux26~4_combout\);

-- Location: FF_X62_Y42_N7
\U1|bus_RAM_DATA_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[5]~feeder_combout\,
	asdata => \U1|Mux26~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(5));

-- Location: M9K_X64_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N6
\U2|altsyncram_component|auto_generated|mux2|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\);

-- Location: LCCOMB_X59_Y40_N8
\U2|altsyncram_component|auto_generated|mux2|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\);

-- Location: M9K_X78_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N18
\U2|altsyncram_component|auto_generated|mux2|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\);

-- Location: LCCOMB_X59_Y40_N0
\U2|altsyncram_component|auto_generated|mux2|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\);

-- Location: LCCOMB_X59_Y40_N22
\U2|altsyncram_component|auto_generated|mux2|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~71_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\);

-- Location: FF_X59_Y42_N25
\U1|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(5));

-- Location: LCCOMB_X58_Y43_N12
\U1|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~0_combout\ = (\U1|IR\(5) & ((\U1|IR\(4)) # ((\U1|Rn[6][0]~q\)))) # (!\U1|IR\(5) & (!\U1|IR\(4) & (\U1|Rn[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][0]~q\,
	datad => \U1|Rn[6][0]~q\,
	combout => \U1|Mux31~0_combout\);

-- Location: LCCOMB_X59_Y43_N2
\U1|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~1_combout\ = (\U1|Mux31~0_combout\ & (((\U1|Rn[7][0]~q\) # (!\U1|IR\(4))))) # (!\U1|Mux31~0_combout\ & (\U1|Rn[5][0]~q\ & (\U1|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux31~0_combout\,
	datab => \U1|Rn[5][0]~q\,
	datac => \U1|IR\(4),
	datad => \U1|Rn[7][0]~q\,
	combout => \U1|Mux31~1_combout\);

-- Location: LCCOMB_X62_Y44_N2
\U1|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][0]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][0]~q\,
	datab => \U1|Rn[1][0]~q\,
	datac => \U1|IR\(5),
	datad => \U1|IR\(4),
	combout => \U1|Mux31~2_combout\);

-- Location: LCCOMB_X62_Y44_N0
\U1|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~3_combout\ = (\U1|IR\(5) & ((\U1|Mux31~2_combout\ & (\U1|Rn[3][0]~q\)) # (!\U1|Mux31~2_combout\ & ((\U1|Rn[2][0]~q\))))) # (!\U1|IR\(5) & (((\U1|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][0]~q\,
	datab => \U1|Rn[2][0]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Mux31~2_combout\,
	combout => \U1|Mux31~3_combout\);

-- Location: LCCOMB_X62_Y46_N24
\U1|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~4_combout\ = (\U1|IR\(6) & (\U1|Mux31~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux31~1_combout\,
	datab => \U1|IR\(6),
	datad => \U1|Mux31~3_combout\,
	combout => \U1|Mux31~4_combout\);

-- Location: FF_X62_Y42_N1
\U1|bus_RAM_DATA_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[0]~feeder_combout\,
	asdata => \U1|Mux31~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(0));

-- Location: M9K_X51_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N0
\U2|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X59_Y39_N30
\U2|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: M9K_X78_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N28
\U2|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X59_Y39_N6
\U2|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X59_Y39_N4
\U2|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~1_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: FF_X60_Y45_N13
\U1|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(0));

-- Location: LCCOMB_X60_Y45_N12
\U1|SP[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[0]~2_combout\ = (!\U1|WideNor5~combout\ & (\U1|IR\(0) & \U1|Decoder1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|IR\(0),
	datad => \U1|Decoder1~4_combout\,
	combout => \U1|SP[0]~2_combout\);

-- Location: LCCOMB_X61_Y45_N10
\U1|Rn[1][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[1][4]~3_combout\ = (\U1|Rn[1][4]~1_combout\ & ((\U1|Rn[2][0]~2_combout\) # ((!\U1|IR\(1) & \U1|SP[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[2][0]~2_combout\,
	datab => \U1|IR\(1),
	datac => \U1|Rn[1][4]~1_combout\,
	datad => \U1|SP[0]~2_combout\,
	combout => \U1|Rn[1][4]~3_combout\);

-- Location: LCCOMB_X61_Y45_N18
\U1|Rn[3][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[3][8]~8_combout\ = ((\U1|IR\(8) & \U1|Rn[1][4]~3_combout\)) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datac => \U1|IR\(8),
	datad => \U1|Rn[1][4]~3_combout\,
	combout => \U1|Rn[3][8]~8_combout\);

-- Location: FF_X61_Y43_N19
\U1|Rn[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector37~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][13]~q\);

-- Location: FF_X61_Y43_N5
\U1|Rn[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector37~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][13]~q\);

-- Location: LCCOMB_X61_Y43_N4
\U1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux2~1_combout\ = (\U1|Mux2~0_combout\ & ((\U1|Rn[3][13]~q\) # ((!\U1|IR\(7))))) # (!\U1|Mux2~0_combout\ & (((\U1|Rn[1][13]~q\ & \U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux2~0_combout\,
	datab => \U1|Rn[3][13]~q\,
	datac => \U1|Rn[1][13]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux2~1_combout\);

-- Location: LCCOMB_X60_Y43_N30
\U1|bus_RAM_DATA_OUT[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[13]~6_combout\ = (\U1|IR\(9) & (\U1|Mux2~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux2~3_combout\,
	datad => \U1|Mux2~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[13]~6_combout\);

-- Location: LCCOMB_X60_Y38_N8
\U1|bus_RAM_DATA_OUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[13]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[13]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[13]~6_combout\,
	combout => \U1|bus_RAM_DATA_OUT[13]~feeder_combout\);

-- Location: LCCOMB_X62_Y43_N18
\U1|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][13]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[0][13]~q\,
	datac => \U1|Rn[1][13]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux18~2_combout\);

-- Location: LCCOMB_X61_Y43_N18
\U1|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~3_combout\ = (\U1|IR\(5) & ((\U1|Mux18~2_combout\ & (\U1|Rn[3][13]~q\)) # (!\U1|Mux18~2_combout\ & ((\U1|Rn[2][13]~q\))))) # (!\U1|IR\(5) & (\U1|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Mux18~2_combout\,
	datac => \U1|Rn[3][13]~q\,
	datad => \U1|Rn[2][13]~q\,
	combout => \U1|Mux18~3_combout\);

-- Location: LCCOMB_X59_Y46_N6
\U1|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~0_combout\ = (\U1|IR\(4) & (((\U1|IR\(5))))) # (!\U1|IR\(4) & ((\U1|IR\(5) & (\U1|Rn[6][13]~q\)) # (!\U1|IR\(5) & ((\U1|Rn[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][13]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][13]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux18~0_combout\);

-- Location: LCCOMB_X58_Y43_N28
\U1|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~1_combout\ = (\U1|Mux18~0_combout\ & ((\U1|Rn[7][13]~q\) # ((!\U1|IR\(4))))) # (!\U1|Mux18~0_combout\ & (((\U1|Rn[5][13]~q\ & \U1|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux18~0_combout\,
	datab => \U1|Rn[7][13]~q\,
	datac => \U1|Rn[5][13]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux18~1_combout\);

-- Location: LCCOMB_X60_Y42_N10
\U1|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~4_combout\ = (\U1|IR\(6) & ((\U1|Mux18~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux18~3_combout\,
	datad => \U1|Mux18~1_combout\,
	combout => \U1|Mux18~4_combout\);

-- Location: FF_X60_Y38_N9
\U1|bus_RAM_DATA_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[13]~feeder_combout\,
	asdata => \U1|Mux18~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(13));

-- Location: M9K_X64_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N0
\U2|altsyncram_component|auto_generated|mux2|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\);

-- Location: LCCOMB_X60_Y40_N14
\U2|altsyncram_component|auto_generated|mux2|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\);

-- Location: M9K_X64_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y40_N24
\U2|altsyncram_component|auto_generated|mux2|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\);

-- Location: LCCOMB_X60_Y40_N6
\U2|altsyncram_component|auto_generated|mux2|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\);

-- Location: LCCOMB_X60_Y40_N16
\U2|altsyncram_component|auto_generated|mux2|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~36_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\);

-- Location: FF_X63_Y41_N5
\U1|IR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(13));

-- Location: LCCOMB_X62_Y41_N6
\U1|WideNor4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor4~0_combout\ = (\U1|IR\(13) & (\U1|IR\(15) & (!\U1|IR\(11) & \U1|IR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(13),
	datab => \U1|IR\(15),
	datac => \U1|IR\(11),
	datad => \U1|IR\(14),
	combout => \U1|WideNor4~0_combout\);

-- Location: LCCOMB_X61_Y41_N16
\U1|END[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|END[15]~2_combout\ = (\U1|IR\(10)) # (!\U1|WideNor4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|IR\(10),
	datad => \U1|WideNor4~0_combout\,
	combout => \U1|END[15]~2_combout\);

-- Location: LCCOMB_X61_Y45_N12
\U1|Rn[2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][0]~2_combout\ = (\U1|WideNor0~combout\ & (!\U1|END[15]~2_combout\ & ((!\U1|Equal2~0_combout\)))) # (!\U1|WideNor0~combout\ & (((\U1|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|END[15]~2_combout\,
	datab => \U1|Decoder1~6_combout\,
	datac => \U1|Equal2~0_combout\,
	datad => \U1|WideNor0~combout\,
	combout => \U1|Rn[2][0]~2_combout\);

-- Location: LCCOMB_X60_Y45_N2
\U1|Rn[0][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][0]~5_combout\ = (\U1|Rn[4][5]~0_combout\ & ((\U1|Rn[2][0]~2_combout\) # ((!\U1|IR\(1) & \U1|SP[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][5]~0_combout\,
	datab => \U1|IR\(1),
	datac => \U1|Rn[2][0]~2_combout\,
	datad => \U1|SP[0]~2_combout\,
	combout => \U1|Rn[0][0]~5_combout\);

-- Location: LCCOMB_X59_Y45_N10
\U1|Rn[6][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[6][0]~9_combout\ = (!\U1|IR\(7) & (\U1|IR\(9) & (\U1|IR\(8) & \U1|Rn[0][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|IR\(9),
	datac => \U1|IR\(8),
	datad => \U1|Rn[0][0]~5_combout\,
	combout => \U1|Rn[6][0]~9_combout\);

-- Location: FF_X60_Y43_N27
\U1|Rn[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[6][7]~feeder_combout\,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][7]~q\);

-- Location: LCCOMB_X60_Y46_N28
\U1|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux8~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][7]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][7]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][7]~q\,
	datab => \U1|Rn[5][7]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux8~2_combout\);

-- Location: LCCOMB_X60_Y46_N22
\U1|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux8~3_combout\ = (\U1|Mux8~2_combout\ & (((\U1|Rn[7][7]~q\) # (!\U1|IR\(8))))) # (!\U1|Mux8~2_combout\ & (\U1|Rn[6][7]~q\ & ((\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[6][7]~q\,
	datab => \U1|Mux8~2_combout\,
	datac => \U1|Rn[7][7]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux8~3_combout\);

-- Location: LCCOMB_X61_Y44_N8
\U1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux8~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][7]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[0][7]~q\,
	datac => \U1|Rn[2][7]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux8~0_combout\);

-- Location: LCCOMB_X60_Y44_N24
\U1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux8~1_combout\ = (\U1|IR\(7) & ((\U1|Mux8~0_combout\ & (\U1|Rn[3][7]~q\)) # (!\U1|Mux8~0_combout\ & ((\U1|Rn[1][7]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|Rn[3][7]~q\,
	datac => \U1|Rn[1][7]~q\,
	datad => \U1|Mux8~0_combout\,
	combout => \U1|Mux8~1_combout\);

-- Location: LCCOMB_X60_Y44_N26
\U1|bus_RAM_DATA_OUT[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[7]~1_combout\ = (\U1|IR\(9) & (\U1|Mux8~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux8~3_combout\,
	datad => \U1|Mux8~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[7]~1_combout\);

-- Location: LCCOMB_X62_Y41_N20
\U1|bus_RAM_DATA_OUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[7]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_DATA_OUT[7]~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[7]~feeder_combout\);

-- Location: FF_X62_Y41_N21
\U1|bus_RAM_DATA_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[7]~feeder_combout\,
	asdata => \U1|Mux24~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(7));

-- Location: M9K_X64_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N16
\U2|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: M9K_X78_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N22
\U2|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: M9K_X78_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N24
\U2|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X60_Y41_N10
\U2|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X60_Y41_N4
\U2|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~6_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: FF_X61_Y44_N23
\U1|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(7));

-- Location: LCCOMB_X60_Y45_N8
\U1|Rn[0][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][0]~7_combout\ = (!\U1|IR\(7) & (!\U1|IR\(9) & (!\U1|IR\(8) & \U1|Rn[0][0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(7),
	datab => \U1|IR\(9),
	datac => \U1|IR\(8),
	datad => \U1|Rn[0][0]~5_combout\,
	combout => \U1|Rn[0][0]~7_combout\);

-- Location: FF_X59_Y41_N17
\U1|Rn[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][11]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][11]~q\);

-- Location: LCCOMB_X61_Y44_N24
\U1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux4~0_combout\ = (\U1|IR\(8) & (((\U1|Rn[2][11]~q\) # (\U1|IR\(7))))) # (!\U1|IR\(8) & (\U1|Rn[0][11]~q\ & ((!\U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[0][11]~q\,
	datac => \U1|Rn[2][11]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux4~0_combout\);

-- Location: LCCOMB_X61_Y43_N14
\U1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux4~1_combout\ = (\U1|Mux4~0_combout\ & ((\U1|Rn[3][11]~q\) # ((!\U1|IR\(7))))) # (!\U1|Mux4~0_combout\ & (((\U1|Rn[1][11]~q\ & \U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux4~0_combout\,
	datab => \U1|Rn[3][11]~q\,
	datac => \U1|Rn[1][11]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux4~1_combout\);

-- Location: LCCOMB_X60_Y46_N10
\U1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux4~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][11]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][11]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][11]~q\,
	datab => \U1|Rn[5][11]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux4~2_combout\);

-- Location: LCCOMB_X60_Y46_N12
\U1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux4~3_combout\ = (\U1|Mux4~2_combout\ & (((\U1|Rn[7][11]~q\)) # (!\U1|IR\(8)))) # (!\U1|Mux4~2_combout\ & (\U1|IR\(8) & ((\U1|Rn[6][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux4~2_combout\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[7][11]~q\,
	datad => \U1|Rn[6][11]~q\,
	combout => \U1|Mux4~3_combout\);

-- Location: LCCOMB_X61_Y43_N10
\U1|bus_RAM_DATA_OUT[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[11]~8_combout\ = (\U1|IR\(9) & ((\U1|Mux4~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(9),
	datac => \U1|Mux4~1_combout\,
	datad => \U1|Mux4~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[11]~8_combout\);

-- Location: LCCOMB_X61_Y42_N30
\U1|bus_RAM_DATA_OUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[11]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[11]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[11]~8_combout\,
	combout => \U1|bus_RAM_DATA_OUT[11]~feeder_combout\);

-- Location: FF_X61_Y42_N31
\U1|bus_RAM_DATA_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[11]~feeder_combout\,
	asdata => \U1|Mux20~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(11));

-- Location: M9K_X37_Y58_N0
\U2|altsyncram_component|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N30
\U2|altsyncram_component|auto_generated|mux2|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\);

-- Location: M9K_X78_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N8
\U2|altsyncram_component|auto_generated|mux2|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\);

-- Location: M9K_X37_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E1",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N18
\U2|altsyncram_component|auto_generated|mux2|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X60_Y39_N0
\U2|altsyncram_component|auto_generated|mux2|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\);

-- Location: LCCOMB_X60_Y39_N10
\U2|altsyncram_component|auto_generated|mux2|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~21_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\);

-- Location: FF_X63_Y41_N13
\U1|IR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(11));

-- Location: LCCOMB_X62_Y43_N26
\U1|WideNor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor5~combout\ = ((!\U1|WideNor0~0_combout\) # (!\U1|IR\(11))) # (!\U1|IR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datac => \U1|IR\(11),
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|WideNor5~combout\);

-- Location: LCCOMB_X61_Y41_N26
\U1|SP[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[10]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[10]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[10]~9_combout\,
	combout => \U1|SP[10]~feeder_combout\);

-- Location: FF_X61_Y41_N27
\U1|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[10]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(10));

-- Location: LCCOMB_X60_Y39_N28
\U1|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector40~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|SP\(10),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	combout => \U1|Selector40~0_combout\);

-- Location: LCCOMB_X59_Y44_N12
\U1|Rn[0][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][10]~feeder_combout\ = \U1|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector40~0_combout\,
	combout => \U1|Rn[0][10]~feeder_combout\);

-- Location: FF_X59_Y44_N13
\U1|Rn[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][10]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][10]~q\);

-- Location: LCCOMB_X59_Y44_N6
\U1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux5~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][10]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][10]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[2][10]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux5~0_combout\);

-- Location: LCCOMB_X61_Y43_N26
\U1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux5~1_combout\ = (\U1|Mux5~0_combout\ & (((\U1|Rn[3][10]~q\)) # (!\U1|IR\(7)))) # (!\U1|Mux5~0_combout\ & (\U1|IR\(7) & ((\U1|Rn[1][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux5~0_combout\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[3][10]~q\,
	datad => \U1|Rn[1][10]~q\,
	combout => \U1|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y46_N0
\U1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux5~2_combout\ = (\U1|IR\(7) & ((\U1|Rn[5][10]~q\) # ((\U1|IR\(8))))) # (!\U1|IR\(7) & (((\U1|Rn[4][10]~q\ & !\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[5][10]~q\,
	datab => \U1|Rn[4][10]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux5~2_combout\);

-- Location: LCCOMB_X60_Y46_N26
\U1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux5~3_combout\ = (\U1|IR\(8) & ((\U1|Mux5~2_combout\ & (\U1|Rn[7][10]~q\)) # (!\U1|Mux5~2_combout\ & ((\U1|Rn[6][10]~q\))))) # (!\U1|IR\(8) & (((\U1|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[7][10]~q\,
	datac => \U1|Rn[6][10]~q\,
	datad => \U1|Mux5~2_combout\,
	combout => \U1|Mux5~3_combout\);

-- Location: LCCOMB_X61_Y43_N28
\U1|bus_RAM_DATA_OUT[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[10]~9_combout\ = (\U1|IR\(9) & ((\U1|Mux5~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux5~1_combout\,
	datab => \U1|IR\(9),
	datad => \U1|Mux5~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[10]~9_combout\);

-- Location: LCCOMB_X61_Y42_N28
\U1|bus_RAM_DATA_OUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[10]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[10]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_RAM_DATA_OUT[10]~9_combout\,
	combout => \U1|bus_RAM_DATA_OUT[10]~feeder_combout\);

-- Location: FF_X61_Y42_N29
\U1|bus_RAM_DATA_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[10]~feeder_combout\,
	asdata => \U1|Mux21~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(10));

-- Location: M9K_X51_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N24
\U2|altsyncram_component|auto_generated|mux2|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\);

-- Location: LCCOMB_X60_Y39_N26
\U2|altsyncram_component|auto_generated|mux2|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\);

-- Location: M9K_X37_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N12
\U2|altsyncram_component|auto_generated|mux2|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X60_Y39_N2
\U2|altsyncram_component|auto_generated|mux2|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\);

-- Location: LCCOMB_X60_Y39_N20
\U2|altsyncram_component|auto_generated|mux2|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~46_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\);

-- Location: FF_X63_Y41_N17
\U1|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(10));

-- Location: LCCOMB_X62_Y43_N30
\U1|WideNor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor1~combout\ = ((\U1|IR\(11)) # (!\U1|WideNor0~0_combout\)) # (!\U1|IR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datac => \U1|IR\(11),
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|WideNor1~combout\);

-- Location: LCCOMB_X62_Y45_N10
\U1|wire_RW~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|wire_RW~0_combout\ = (\U1|stage\(1) & !\U1|stage\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|stage\(1),
	datac => \U1|stage\(2),
	combout => \U1|wire_RW~0_combout\);

-- Location: LCCOMB_X61_Y41_N24
\U1|wire_RW~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|wire_RW~1_combout\ = (\U1|WideNor2~combout\ & (((\U1|wire_RW~0_combout\)))) # (!\U1|WideNor2~combout\ & (!\U1|WideNor1~combout\ & ((\U1|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor1~combout\,
	datab => \U1|wire_RW~0_combout\,
	datac => \U1|Decoder1~5_combout\,
	datad => \U1|WideNor2~combout\,
	combout => \U1|wire_RW~1_combout\);

-- Location: LCCOMB_X63_Y42_N12
\U1|wire_RW~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|wire_RW~2_combout\ = (\U1|processing_instruction~q\ & (!\U1|stage\(4) & \U1|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|processing_instruction~q\,
	datac => \U1|stage\(4),
	datad => \U1|Decoder1~2_combout\,
	combout => \U1|wire_RW~2_combout\);

-- Location: LCCOMB_X61_Y38_N24
\U1|wire_RW~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|wire_RW~3_combout\ = (\U1|wire_RW~1_combout\ & ((\U1|wire_RW~2_combout\ & ((!\U1|stage\(0)))) # (!\U1|wire_RW~2_combout\ & (\U1|wire_RW~q\)))) # (!\U1|wire_RW~1_combout\ & (((\U1|wire_RW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|wire_RW~1_combout\,
	datab => \U1|wire_RW~2_combout\,
	datac => \U1|wire_RW~q\,
	datad => \U1|stage\(0),
	combout => \U1|wire_RW~3_combout\);

-- Location: FF_X61_Y38_N25
\U1|wire_RW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|wire_RW~3_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|wire_RW~q\);

-- Location: LCCOMB_X60_Y38_N30
\U2|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (!\U1|bus_RAM_ADDRESS\(15) & (\U1|bus_RAM_ADDRESS\(14) & (\U1|bus_RAM_ADDRESS\(13) & \U1|wire_RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datab => \U1|bus_RAM_ADDRESS\(14),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|wire_RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LCCOMB_X61_Y42_N10
\U1|bus_RAM_DATA_OUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[1]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[1]~10_combout\,
	combout => \U1|bus_RAM_DATA_OUT[1]~feeder_combout\);

-- Location: FF_X61_Y42_N11
\U1|bus_RAM_DATA_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[1]~feeder_combout\,
	asdata => \U1|Mux30~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(1));

-- Location: M9K_X37_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y39_N6
\U2|altsyncram_component|auto_generated|mux2|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X59_Y39_N18
\U2|altsyncram_component|auto_generated|mux2|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\);

-- Location: M9K_X51_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y39_N20
\U2|altsyncram_component|auto_generated|mux2|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\);

-- Location: LCCOMB_X59_Y39_N12
\U2|altsyncram_component|auto_generated|mux2|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\);

-- Location: LCCOMB_X59_Y39_N14
\U2|altsyncram_component|auto_generated|mux2|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~51_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\);

-- Location: FF_X59_Y42_N13
\U1|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(1));

-- Location: LCCOMB_X60_Y45_N30
\U1|SP[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[0]~3_combout\ = (\U1|definingVariables~q\ & (\U1|processing_instruction~q\ & (\U1|IR\(1) & \U1|SP[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|processing_instruction~q\,
	datac => \U1|IR\(1),
	datad => \U1|SP[0]~2_combout\,
	combout => \U1|SP[0]~3_combout\);

-- Location: FF_X63_Y43_N31
\U1|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[15]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(15));

-- Location: LCCOMB_X62_Y43_N0
\U1|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector35~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|SP\(15),
	datac => \U1|WideNor5~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	combout => \U1|Selector35~0_combout\);

-- Location: FF_X58_Y43_N25
\U1|Rn[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][15]~q\);

-- Location: FF_X58_Y43_N31
\U1|Rn[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][15]~q\);

-- Location: LCCOMB_X58_Y43_N10
\U1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux0~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][15]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][15]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][15]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[5][15]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux0~2_combout\);

-- Location: FF_X62_Y43_N7
\U1|Rn[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][15]~q\);

-- Location: FF_X62_Y43_N1
\U1|Rn[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector35~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][15]~q\);

-- Location: LCCOMB_X62_Y43_N6
\U1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux0~3_combout\ = (\U1|IR\(8) & ((\U1|Mux0~2_combout\ & ((\U1|Rn[7][15]~q\))) # (!\U1|Mux0~2_combout\ & (\U1|Rn[6][15]~q\)))) # (!\U1|IR\(8) & (\U1|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Mux0~2_combout\,
	datac => \U1|Rn[6][15]~q\,
	datad => \U1|Rn[7][15]~q\,
	combout => \U1|Mux0~3_combout\);

-- Location: FF_X61_Y43_N13
\U1|Rn[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][15]~q\);

-- Location: FF_X61_Y43_N29
\U1|Rn[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][15]~q\);

-- Location: FF_X61_Y44_N5
\U1|Rn[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector35~0_combout\,
	sload => VCC,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][15]~q\);

-- Location: LCCOMB_X61_Y46_N2
\U1|Rn[0][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][15]~feeder_combout\ = \U1|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector35~0_combout\,
	combout => \U1|Rn[0][15]~feeder_combout\);

-- Location: FF_X61_Y46_N3
\U1|Rn[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][15]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][15]~q\);

-- Location: LCCOMB_X61_Y46_N0
\U1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux0~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & (\U1|Rn[2][15]~q\)) # (!\U1|IR\(8) & ((\U1|Rn[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[2][15]~q\,
	datab => \U1|Rn[0][15]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y46_N26
\U1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux0~1_combout\ = (\U1|IR\(7) & ((\U1|Mux0~0_combout\ & (\U1|Rn[3][15]~q\)) # (!\U1|Mux0~0_combout\ & ((\U1|Rn[1][15]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][15]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[1][15]~q\,
	datad => \U1|Mux0~0_combout\,
	combout => \U1|Mux0~1_combout\);

-- Location: LCCOMB_X61_Y43_N22
\U1|bus_RAM_DATA_OUT[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[15]~4_combout\ = (\U1|IR\(9) & (\U1|Mux0~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux0~3_combout\,
	datab => \U1|IR\(9),
	datad => \U1|Mux0~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[15]~4_combout\);

-- Location: LCCOMB_X62_Y38_N24
\U1|bus_RAM_DATA_OUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[15]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[15]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[15]~4_combout\,
	combout => \U1|bus_RAM_DATA_OUT[15]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N24
\U1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~0_combout\ = (\U1|IR\(5) & ((\U1|IR\(4)) # ((\U1|Rn[6][15]~q\)))) # (!\U1|IR\(5) & (!\U1|IR\(4) & (\U1|Rn[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][15]~q\,
	datad => \U1|Rn[6][15]~q\,
	combout => \U1|Mux16~0_combout\);

-- Location: LCCOMB_X58_Y43_N30
\U1|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~1_combout\ = (\U1|IR\(4) & ((\U1|Mux16~0_combout\ & (\U1|Rn[7][15]~q\)) # (!\U1|Mux16~0_combout\ & ((\U1|Rn[5][15]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][15]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][15]~q\,
	datad => \U1|Mux16~0_combout\,
	combout => \U1|Mux16~1_combout\);

-- Location: LCCOMB_X61_Y46_N28
\U1|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~2_combout\ = (\U1|IR\(5) & (((\U1|IR\(4))))) # (!\U1|IR\(5) & ((\U1|IR\(4) & ((\U1|Rn[1][15]~q\))) # (!\U1|IR\(4) & (\U1|Rn[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|Rn[0][15]~q\,
	datac => \U1|Rn[1][15]~q\,
	datad => \U1|IR\(4),
	combout => \U1|Mux16~2_combout\);

-- Location: LCCOMB_X61_Y46_N18
\U1|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~3_combout\ = (\U1|Mux16~2_combout\ & ((\U1|Rn[3][15]~q\) # ((!\U1|IR\(5))))) # (!\U1|Mux16~2_combout\ & (((\U1|Rn[2][15]~q\ & \U1|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][15]~q\,
	datab => \U1|Mux16~2_combout\,
	datac => \U1|Rn[2][15]~q\,
	datad => \U1|IR\(5),
	combout => \U1|Mux16~3_combout\);

-- Location: LCCOMB_X60_Y42_N12
\U1|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~4_combout\ = (\U1|IR\(6) & (\U1|Mux16~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux16~1_combout\,
	datad => \U1|Mux16~3_combout\,
	combout => \U1|Mux16~4_combout\);

-- Location: FF_X62_Y38_N25
\U1|bus_RAM_DATA_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[15]~feeder_combout\,
	asdata => \U1|Mux16~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(15));

-- Location: M9K_X51_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N24
\U2|altsyncram_component|auto_generated|mux2|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\);

-- Location: LCCOMB_X59_Y41_N26
\U2|altsyncram_component|auto_generated|mux2|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\);

-- Location: M9K_X78_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N12
\U2|altsyncram_component|auto_generated|mux2|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\);

-- Location: LCCOMB_X59_Y41_N10
\U2|altsyncram_component|auto_generated|mux2|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\);

-- Location: LCCOMB_X59_Y41_N20
\U2|altsyncram_component|auto_generated|mux2|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~26_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\);

-- Location: LCCOMB_X62_Y41_N24
\U1|IR[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|IR[15]~feeder_combout\ = \U2|altsyncram_component|auto_generated|mux2|_~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	combout => \U1|IR[15]~feeder_combout\);

-- Location: FF_X62_Y41_N25
\U1|IR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|IR[15]~feeder_combout\,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(15));

-- Location: LCCOMB_X63_Y41_N16
\U1|WideNor7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor7~0_combout\ = (!\U1|IR\(12) & (!\U1|IR\(13) & (!\U1|IR\(10) & \U1|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(12),
	datab => \U1|IR\(13),
	datac => \U1|IR\(10),
	datad => \U1|IR\(11),
	combout => \U1|WideNor7~0_combout\);

-- Location: LCCOMB_X63_Y41_N2
\U1|WideNor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideNor7~combout\ = (\U1|IR\(14)) # ((\U1|IR\(15)) # (!\U1|WideNor7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(14),
	datab => \U1|IR\(15),
	datad => \U1|WideNor7~0_combout\,
	combout => \U1|WideNor7~combout\);

-- Location: LCCOMB_X63_Y42_N26
\U1|PC[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|PC[11]~1_combout\ = (\U1|WideNor7~combout\) # ((\U1|stage\(0)) # (!\U1|processing_instruction~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~combout\,
	datac => \U1|processing_instruction~q\,
	datad => \U1|stage\(0),
	combout => \U1|PC[11]~1_combout\);

-- Location: LCCOMB_X57_Y42_N24
\U1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~24_combout\ = (\U1|PC\(12) & (\U1|Add0~23\ $ (GND))) # (!\U1|PC\(12) & (!\U1|Add0~23\ & VCC))
-- \U1|Add0~25\ = CARRY((\U1|PC\(12) & !\U1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(12),
	datad => VCC,
	cin => \U1|Add0~23\,
	combout => \U1|Add0~24_combout\,
	cout => \U1|Add0~25\);

-- Location: LCCOMB_X59_Y42_N24
\U1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~24_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~44_combout\ & ((GND) # (!\U1|Add1~23\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~44_combout\ & (\U1|Add1~23\ $ (GND)))
-- \U1|Add1~25\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\) # (!\U1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	datad => VCC,
	cin => \U1|Add1~23\,
	combout => \U1|Add1~24_combout\,
	cout => \U1|Add1~25\);

-- Location: LCCOMB_X60_Y42_N20
\U1|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~47_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~24_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC[11]~1_combout\,
	datac => \U1|Add0~24_combout\,
	datad => \U1|Add1~24_combout\,
	combout => \U1|Add1~47_combout\);

-- Location: FF_X60_Y42_N21
\U1|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~47_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(12));

-- Location: LCCOMB_X57_Y42_N26
\U1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~26_combout\ = (\U1|PC\(13) & (!\U1|Add0~25\)) # (!\U1|PC\(13) & ((\U1|Add0~25\) # (GND)))
-- \U1|Add0~27\ = CARRY((!\U1|Add0~25\) # (!\U1|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|PC\(13),
	datad => VCC,
	cin => \U1|Add0~25\,
	combout => \U1|Add0~26_combout\,
	cout => \U1|Add0~27\);

-- Location: LCCOMB_X59_Y42_N26
\U1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~26_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~39_combout\ & (\U1|Add1~25\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~39_combout\ & (!\U1|Add1~25\))
-- \U1|Add1~27\ = CARRY((!\U2|altsyncram_component|auto_generated|mux2|_~39_combout\ & !\U1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	datad => VCC,
	cin => \U1|Add1~25\,
	combout => \U1|Add1~26_combout\,
	cout => \U1|Add1~27\);

-- Location: LCCOMB_X58_Y42_N12
\U1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~34_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~26_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add0~26_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~26_combout\,
	combout => \U1|Add1~34_combout\);

-- Location: FF_X58_Y42_N13
\U1|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~34_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(13));

-- Location: FF_X60_Y40_N17
\U1|END[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(13));

-- Location: LCCOMB_X60_Y38_N26
\U1|bus_RAM_ADDRESS~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~22_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS[8]~3_combout\ & (\U1|END\(13))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- ((\U1|Mux18~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|END\(13),
	datac => \U1|Mux18~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~22_combout\);

-- Location: LCCOMB_X60_Y38_N22
\U1|bus_RAM_ADDRESS~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~23_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~22_combout\ & ((\U1|bus_RAM_DATA_OUT[13]~6_combout\))) # (!\U1|bus_RAM_ADDRESS~22_combout\ & (\U1|PC\(13))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(13),
	datac => \U1|bus_RAM_ADDRESS~22_combout\,
	datad => \U1|bus_RAM_DATA_OUT[13]~6_combout\,
	combout => \U1|bus_RAM_ADDRESS~23_combout\);

-- Location: FF_X60_Y38_N23
\U1|bus_RAM_ADDRESS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~23_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(13));

-- Location: LCCOMB_X60_Y38_N4
\U2|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U1|bus_RAM_ADDRESS\(15) & (\U1|bus_RAM_ADDRESS\(14) & (\U1|bus_RAM_ADDRESS\(13) & \U1|wire_RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(15),
	datab => \U1|bus_RAM_ADDRESS\(14),
	datac => \U1|bus_RAM_ADDRESS\(13),
	datad => \U1|wire_RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X61_Y42_N8
\U1|bus_RAM_DATA_OUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[9]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[9]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[9]~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[9]~feeder_combout\);

-- Location: FF_X61_Y42_N9
\U1|bus_RAM_DATA_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[9]~feeder_combout\,
	asdata => \U1|Mux22~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(9));

-- Location: M9K_X51_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N30
\U2|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: M9K_X37_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N4
\U2|altsyncram_component|auto_generated|mux2|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\);

-- Location: M9K_X37_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N22
\U2|altsyncram_component|auto_generated|mux2|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\);

-- Location: M9K_X37_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y41_N0
\U2|altsyncram_component|auto_generated|mux2|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\);

-- Location: LCCOMB_X59_Y41_N18
\U2|altsyncram_component|auto_generated|mux2|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~16_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\);

-- Location: FF_X59_Y42_N11
\U1|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(9));

-- Location: LCCOMB_X61_Y41_N30
\U1|SP[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|SP[14]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[14]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[14]~5_combout\,
	combout => \U1|SP[14]~feeder_combout\);

-- Location: FF_X61_Y41_N31
\U1|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|SP[14]~feeder_combout\,
	ena => \U1|SP[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|SP\(14));

-- Location: LCCOMB_X59_Y40_N30
\U1|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector36~0_combout\ = (\U1|WideNor5~combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\))) # (!\U1|WideNor5~combout\ & (\U1|SP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|WideNor5~combout\,
	datac => \U1|SP\(14),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	combout => \U1|Selector36~0_combout\);

-- Location: LCCOMB_X62_Y44_N16
\U1|Rn[0][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[0][14]~feeder_combout\ = \U1|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector36~0_combout\,
	combout => \U1|Rn[0][14]~feeder_combout\);

-- Location: FF_X62_Y44_N17
\U1|Rn[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[0][14]~feeder_combout\,
	ena => \U1|Rn[0][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[0][14]~q\);

-- Location: LCCOMB_X61_Y44_N20
\U1|Rn[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Rn[2][14]~feeder_combout\ = \U1|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector36~0_combout\,
	combout => \U1|Rn[2][14]~feeder_combout\);

-- Location: FF_X61_Y44_N21
\U1|Rn[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Rn[2][14]~feeder_combout\,
	ena => \U1|Rn[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[2][14]~q\);

-- Location: LCCOMB_X62_Y43_N4
\U1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux1~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & ((\U1|Rn[2][14]~q\))) # (!\U1|IR\(8) & (\U1|Rn[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[0][14]~q\,
	datab => \U1|Rn[2][14]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux1~0_combout\);

-- Location: FF_X61_Y43_N23
\U1|Rn[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector36~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[3][8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[3][14]~q\);

-- Location: FF_X61_Y43_N9
\U1|Rn[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector36~0_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|Rn[1][4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[1][14]~q\);

-- Location: LCCOMB_X61_Y43_N8
\U1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux1~1_combout\ = (\U1|Mux1~0_combout\ & ((\U1|Rn[3][14]~q\) # ((!\U1|IR\(7))))) # (!\U1|Mux1~0_combout\ & (((\U1|Rn[1][14]~q\ & \U1|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux1~0_combout\,
	datab => \U1|Rn[3][14]~q\,
	datac => \U1|Rn[1][14]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux1~1_combout\);

-- Location: FF_X59_Y40_N31
\U1|Rn[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Selector36~0_combout\,
	ena => \U1|Rn[7][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[7][14]~q\);

-- Location: FF_X60_Y43_N15
\U1|Rn[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector36~0_combout\,
	sload => VCC,
	ena => \U1|Rn[6][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[6][14]~q\);

-- Location: FF_X58_Y43_N19
\U1|Rn[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector36~0_combout\,
	sload => VCC,
	ena => \U1|Rn[4][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[4][14]~q\);

-- Location: FF_X58_Y43_N21
\U1|Rn[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|Selector36~0_combout\,
	sload => VCC,
	ena => \U1|Rn[5][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|Rn[5][14]~q\);

-- Location: LCCOMB_X58_Y43_N16
\U1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux1~2_combout\ = (\U1|IR\(7) & (((\U1|Rn[5][14]~q\) # (\U1|IR\(8))))) # (!\U1|IR\(7) & (\U1|Rn[4][14]~q\ & ((!\U1|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[4][14]~q\,
	datab => \U1|Rn[5][14]~q\,
	datac => \U1|IR\(7),
	datad => \U1|IR\(8),
	combout => \U1|Mux1~2_combout\);

-- Location: LCCOMB_X60_Y43_N14
\U1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux1~3_combout\ = (\U1|IR\(8) & ((\U1|Mux1~2_combout\ & (\U1|Rn[7][14]~q\)) # (!\U1|Mux1~2_combout\ & ((\U1|Rn[6][14]~q\))))) # (!\U1|IR\(8) & (((\U1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[7][14]~q\,
	datac => \U1|Rn[6][14]~q\,
	datad => \U1|Mux1~2_combout\,
	combout => \U1|Mux1~3_combout\);

-- Location: LCCOMB_X61_Y43_N30
\U1|bus_RAM_DATA_OUT[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[14]~5_combout\ = (\U1|IR\(9) & ((\U1|Mux1~3_combout\))) # (!\U1|IR\(9) & (\U1|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(9),
	datab => \U1|Mux1~1_combout\,
	datad => \U1|Mux1~3_combout\,
	combout => \U1|bus_RAM_DATA_OUT[14]~5_combout\);

-- Location: FF_X59_Y40_N21
\U1|END[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(14));

-- Location: LCCOMB_X57_Y42_N28
\U1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~28_combout\ = (\U1|PC\(14) & (\U1|Add0~27\ $ (GND))) # (!\U1|PC\(14) & (!\U1|Add0~27\ & VCC))
-- \U1|Add0~29\ = CARRY((\U1|PC\(14) & !\U1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC\(14),
	datad => VCC,
	cin => \U1|Add0~27\,
	combout => \U1|Add0~28_combout\,
	cout => \U1|Add0~29\);

-- Location: LCCOMB_X59_Y42_N28
\U1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~28_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~34_combout\ & ((GND) # (!\U1|Add1~27\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~34_combout\ & (\U1|Add1~27\ $ (GND)))
-- \U1|Add1~29\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\) # (!\U1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datad => VCC,
	cin => \U1|Add1~27\,
	combout => \U1|Add1~28_combout\,
	cout => \U1|Add1~29\);

-- Location: LCCOMB_X58_Y42_N6
\U1|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~33_combout\ = (\U1|PC[11]~1_combout\ & (\U1|Add0~28_combout\)) # (!\U1|PC[11]~1_combout\ & ((\U1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add0~28_combout\,
	datac => \U1|PC[11]~1_combout\,
	datad => \U1|Add1~28_combout\,
	combout => \U1|Add1~33_combout\);

-- Location: FF_X58_Y42_N7
\U1|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~33_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(14));

-- Location: LCCOMB_X58_Y43_N18
\U1|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~0_combout\ = (\U1|IR\(5) & ((\U1|IR\(4)) # ((\U1|Rn[6][14]~q\)))) # (!\U1|IR\(5) & (!\U1|IR\(4) & (\U1|Rn[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(5),
	datab => \U1|IR\(4),
	datac => \U1|Rn[4][14]~q\,
	datad => \U1|Rn[6][14]~q\,
	combout => \U1|Mux17~0_combout\);

-- Location: LCCOMB_X58_Y43_N20
\U1|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~1_combout\ = (\U1|IR\(4) & ((\U1|Mux17~0_combout\ & (\U1|Rn[7][14]~q\)) # (!\U1|Mux17~0_combout\ & ((\U1|Rn[5][14]~q\))))) # (!\U1|IR\(4) & (((\U1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[7][14]~q\,
	datab => \U1|IR\(4),
	datac => \U1|Rn[5][14]~q\,
	datad => \U1|Mux17~0_combout\,
	combout => \U1|Mux17~1_combout\);

-- Location: LCCOMB_X62_Y43_N16
\U1|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~2_combout\ = (\U1|IR\(4) & ((\U1|Rn[1][14]~q\) # ((\U1|IR\(5))))) # (!\U1|IR\(4) & (((!\U1|IR\(5) & \U1|Rn[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(4),
	datab => \U1|Rn[1][14]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Rn[0][14]~q\,
	combout => \U1|Mux17~2_combout\);

-- Location: LCCOMB_X62_Y43_N2
\U1|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~3_combout\ = (\U1|IR\(5) & ((\U1|Mux17~2_combout\ & ((\U1|Rn[3][14]~q\))) # (!\U1|Mux17~2_combout\ & (\U1|Rn[2][14]~q\)))) # (!\U1|IR\(5) & (((\U1|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[2][14]~q\,
	datab => \U1|Rn[3][14]~q\,
	datac => \U1|IR\(5),
	datad => \U1|Mux17~2_combout\,
	combout => \U1|Mux17~3_combout\);

-- Location: LCCOMB_X62_Y43_N28
\U1|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~4_combout\ = (\U1|IR\(6) & (\U1|Mux17~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(6),
	datac => \U1|Mux17~1_combout\,
	datad => \U1|Mux17~3_combout\,
	combout => \U1|Mux17~4_combout\);

-- Location: LCCOMB_X60_Y42_N28
\U1|bus_RAM_ADDRESS~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~20_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|PC\(14)) # ((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|Mux17~4_combout\ & !\U1|bus_RAM_ADDRESS[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(14),
	datac => \U1|Mux17~4_combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~20_combout\);

-- Location: LCCOMB_X60_Y38_N12
\U1|bus_RAM_ADDRESS~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~21_combout\ = (\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|bus_RAM_ADDRESS~20_combout\ & (\U1|bus_RAM_DATA_OUT[14]~5_combout\)) # (!\U1|bus_RAM_ADDRESS~20_combout\ & ((\U1|END\(14)))))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_DATA_OUT[14]~5_combout\,
	datab => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	datac => \U1|END\(14),
	datad => \U1|bus_RAM_ADDRESS~20_combout\,
	combout => \U1|bus_RAM_ADDRESS~21_combout\);

-- Location: FF_X60_Y38_N13
\U1|bus_RAM_ADDRESS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~21_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(14));

-- Location: LCCOMB_X61_Y38_N30
\U2|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (!\U1|bus_RAM_ADDRESS\(14) & (\U1|wire_RW~q\ & (!\U1|bus_RAM_ADDRESS\(15) & \U1|bus_RAM_ADDRESS\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS\(14),
	datab => \U1|wire_RW~q\,
	datac => \U1|bus_RAM_ADDRESS\(15),
	datad => \U1|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X62_Y41_N0
\U1|bus_RAM_DATA_OUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[14]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[14]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[14]~5_combout\,
	combout => \U1|bus_RAM_DATA_OUT[14]~feeder_combout\);

-- Location: FF_X62_Y41_N1
\U1|bus_RAM_DATA_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[14]~feeder_combout\,
	asdata => \U1|Mux17~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(14));

-- Location: M9K_X78_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y60_N0
\U2|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N24
\U2|altsyncram_component|auto_generated|mux2|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\);

-- Location: LCCOMB_X59_Y40_N26
\U2|altsyncram_component|auto_generated|mux2|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\);

-- Location: M9K_X78_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N4
\U2|altsyncram_component|auto_generated|mux2|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\);

-- Location: M9K_X64_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y40_N2
\U2|altsyncram_component|auto_generated|mux2|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\);

-- Location: LCCOMB_X59_Y40_N20
\U2|altsyncram_component|auto_generated|mux2|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~31_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\);

-- Location: FF_X63_Y41_N7
\U1|IR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(14));

-- Location: LCCOMB_X63_Y41_N4
\U1|resetStage~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|resetStage~0_combout\ = (\U1|resetStage~q\ & !\U1|Decoder1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|resetStage~q\,
	datab => \U1|Decoder1~4_combout\,
	combout => \U1|resetStage~0_combout\);

-- Location: LCCOMB_X63_Y41_N8
\U1|Selector164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~0_combout\ = (\U1|Decoder1~10_combout\ & (\U1|IR\(13) & (\U1|stage\(0) $ (!\U1|IR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~10_combout\,
	datab => \U1|stage\(0),
	datac => \U1|IR\(10),
	datad => \U1|IR\(13),
	combout => \U1|Selector164~0_combout\);

-- Location: LCCOMB_X63_Y45_N2
\U1|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~9_combout\ = (\U1|Decoder1~3_combout\ & (!\U1|stage\(4) & (\U1|Decoder1~2_combout\ & \U1|stage\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~3_combout\,
	datab => \U1|stage\(4),
	datac => \U1|Decoder1~2_combout\,
	datad => \U1|stage\(2),
	combout => \U1|Decoder1~9_combout\);

-- Location: LCCOMB_X63_Y41_N10
\U1|Selector164~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~3_combout\ = (\U1|IR\(13) & ((\U1|IR\(10)) # ((!\U1|Equal2~0_combout\)))) # (!\U1|IR\(13) & (!\U1|IR\(10) & (\U1|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(13),
	datab => \U1|IR\(10),
	datac => \U1|Decoder1~6_combout\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|Selector164~3_combout\);

-- Location: LCCOMB_X63_Y41_N28
\U1|Selector164~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~4_combout\ = (\U1|Selector164~3_combout\) # ((\U1|resetStage~q\ & (!\U1|Decoder1~4_combout\ & !\U1|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|resetStage~q\,
	datab => \U1|Decoder1~4_combout\,
	datac => \U1|IR\(10),
	datad => \U1|Selector164~3_combout\,
	combout => \U1|Selector164~4_combout\);

-- Location: LCCOMB_X63_Y41_N30
\U1|Selector164~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~5_combout\ = (\U1|IR\(10) & ((\U1|resetStage~0_combout\) # ((\U1|Decoder1~9_combout\ & !\U1|Selector164~4_combout\)))) # (!\U1|IR\(10) & (((\U1|Selector164~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|Decoder1~9_combout\,
	datac => \U1|resetStage~0_combout\,
	datad => \U1|Selector164~4_combout\,
	combout => \U1|Selector164~5_combout\);

-- Location: LCCOMB_X62_Y45_N6
\U1|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~7_combout\ = (!\U1|stage\(1) & (!\U1|stage\(2) & (!\U1|stage\(3) & !\U1|stage\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(1),
	datab => \U1|stage\(2),
	datac => \U1|stage\(3),
	datad => \U1|stage\(0),
	combout => \U1|Decoder1~7_combout\);

-- Location: LCCOMB_X63_Y45_N12
\U1|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder1~8_combout\ = (!\U1|stage\(5) & (\U1|stage\(7) & (!\U1|stage\(6) & \U1|stage\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(5),
	datab => \U1|stage\(7),
	datac => \U1|stage\(6),
	datad => \U1|stage\(4),
	combout => \U1|Decoder1~8_combout\);

-- Location: LCCOMB_X63_Y41_N14
\U1|Selector164~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~1_combout\ = (\U1|IR\(10) & (((!\U1|Equal2~0_combout\)))) # (!\U1|IR\(10) & (\U1|Decoder1~7_combout\ & (\U1|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|Decoder1~7_combout\,
	datac => \U1|Decoder1~8_combout\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|Selector164~1_combout\);

-- Location: LCCOMB_X63_Y41_N24
\U1|Selector164~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~2_combout\ = (\U1|resetStage~q\ & (((\U1|Selector164~1_combout\ & !\U1|IR\(13))) # (!\U1|Decoder1~4_combout\))) # (!\U1|resetStage~q\ & (((\U1|Selector164~1_combout\ & !\U1|IR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|resetStage~q\,
	datab => \U1|Decoder1~4_combout\,
	datac => \U1|Selector164~1_combout\,
	datad => \U1|IR\(13),
	combout => \U1|Selector164~2_combout\);

-- Location: LCCOMB_X63_Y41_N0
\U1|Selector164~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~6_combout\ = (\U1|IR\(11) & ((\U1|IR\(12)) # ((\U1|Selector164~2_combout\)))) # (!\U1|IR\(11) & (!\U1|IR\(12) & (\U1|Selector164~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(11),
	datab => \U1|IR\(12),
	datac => \U1|Selector164~5_combout\,
	datad => \U1|Selector164~2_combout\,
	combout => \U1|Selector164~6_combout\);

-- Location: LCCOMB_X63_Y41_N18
\U1|Selector164~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector164~7_combout\ = (\U1|IR\(12) & ((\U1|resetStage~0_combout\) # ((\U1|Selector164~0_combout\ & !\U1|Selector164~6_combout\)))) # (!\U1|IR\(12) & (((\U1|Selector164~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(12),
	datab => \U1|resetStage~0_combout\,
	datac => \U1|Selector164~0_combout\,
	datad => \U1|Selector164~6_combout\,
	combout => \U1|Selector164~7_combout\);

-- Location: LCCOMB_X63_Y41_N6
\U1|resetStage~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|resetStage~1_combout\ = (\U1|IR\(14) & (((\U1|Selector164~7_combout\)))) # (!\U1|IR\(14) & (\U1|WideNor7~0_combout\ & (\U1|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|WideNor7~0_combout\,
	datab => \U1|Decoder1~6_combout\,
	datac => \U1|IR\(14),
	datad => \U1|Selector164~7_combout\,
	combout => \U1|resetStage~1_combout\);

-- Location: LCCOMB_X63_Y41_N20
\U1|resetStage~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|resetStage~2_combout\ = (\U1|IR\(14) & ((\U1|IR\(15) & ((\U1|resetStage~1_combout\))) # (!\U1|IR\(15) & (\U1|resetStage~0_combout\)))) # (!\U1|IR\(14) & ((\U1|resetStage~0_combout\) # ((!\U1|IR\(15) & \U1|resetStage~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(14),
	datab => \U1|resetStage~0_combout\,
	datac => \U1|IR\(15),
	datad => \U1|resetStage~1_combout\,
	combout => \U1|resetStage~2_combout\);

-- Location: LCCOMB_X63_Y41_N22
\U1|resetStage~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|resetStage~4_combout\ = (\U1|definingVariables~q\ & ((\U1|processing_instruction~q\ & ((\U1|resetStage~2_combout\))) # (!\U1|processing_instruction~q\ & (\U1|resetStage~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|processing_instruction~q\,
	datab => \U1|definingVariables~q\,
	datac => \U1|resetStage~3_combout\,
	datad => \U1|resetStage~2_combout\,
	combout => \U1|resetStage~4_combout\);

-- Location: FF_X63_Y41_N23
\U1|resetStage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|resetStage~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|resetStage~q\);

-- Location: FF_X62_Y45_N17
\U1|stage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_clock_1MHz~clkctrl_outclk\,
	d => \U1|stage[0]~8_combout\,
	asdata => VCC,
	sload => \U1|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|stage\(0));

-- Location: LCCOMB_X62_Y45_N4
\U1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal2~0_combout\ = (\U1|stage\(0)) # ((\U1|stage\(4)) # ((!\U1|wire_RW~0_combout\) # (!\U1|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|stage\(0),
	datab => \U1|stage\(4),
	datac => \U1|Decoder1~2_combout\,
	datad => \U1|wire_RW~0_combout\,
	combout => \U1|Equal2~0_combout\);

-- Location: LCCOMB_X62_Y41_N28
\U1|processing_instruction~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|processing_instruction~1_combout\ = (\U1|IR\(14) & (!\U1|IR\(15))) # (!\U1|IR\(14) & ((\U1|IR\(15)) # ((!\U1|WideNor7~0_combout\) # (!\U1|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(14),
	datab => \U1|IR\(15),
	datac => \U1|Decoder1~6_combout\,
	datad => \U1|WideNor7~0_combout\,
	combout => \U1|processing_instruction~1_combout\);

-- Location: LCCOMB_X61_Y38_N0
\U1|Selector163~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector163~3_combout\ = (!\U1|IR\(11) & ((\U1|IR\(10) & ((!\U1|Decoder1~9_combout\))) # (!\U1|IR\(10) & (!\U1|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|Decoder1~6_combout\,
	datac => \U1|Decoder1~9_combout\,
	datad => \U1|IR\(11),
	combout => \U1|Selector163~3_combout\);

-- Location: LCCOMB_X61_Y38_N26
\U1|Selector163~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector163~4_combout\ = (\U1|IR\(12)) # (\U1|Selector163~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|IR\(12),
	datad => \U1|Selector163~3_combout\,
	combout => \U1|Selector163~4_combout\);

-- Location: LCCOMB_X61_Y38_N8
\U1|Selector163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector163~0_combout\ = ((\U1|IR\(10) & ((!\U1|stage\(0)) # (!\U1|IR\(12)))) # (!\U1|IR\(10) & ((\U1|stage\(0))))) # (!\U1|Decoder1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|IR\(12),
	datac => \U1|Decoder1~10_combout\,
	datad => \U1|stage\(0),
	combout => \U1|Selector163~0_combout\);

-- Location: LCCOMB_X61_Y41_N6
\U1|Selector163~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector163~1_combout\ = (\U1|IR\(10) & (\U1|Equal2~0_combout\)) # (!\U1|IR\(10) & (((!\U1|Decoder1~7_combout\) # (!\U1|Decoder1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|Equal2~0_combout\,
	datac => \U1|Decoder1~8_combout\,
	datad => \U1|Decoder1~7_combout\,
	combout => \U1|Selector163~1_combout\);

-- Location: LCCOMB_X61_Y38_N10
\U1|Selector163~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector163~2_combout\ = (\U1|IR\(13) & ((\U1|IR\(11)) # ((\U1|Selector163~0_combout\)))) # (!\U1|IR\(13) & (\U1|IR\(11) & ((\U1|Selector163~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(13),
	datab => \U1|IR\(11),
	datac => \U1|Selector163~0_combout\,
	datad => \U1|Selector163~1_combout\,
	combout => \U1|Selector163~2_combout\);

-- Location: LCCOMB_X61_Y38_N20
\U1|processing_instruction~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|processing_instruction~0_combout\ = (\U1|IR\(14) & ((\U1|Selector163~2_combout\) # ((!\U1|IR\(13) & \U1|Selector163~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(13),
	datab => \U1|IR\(14),
	datac => \U1|Selector163~4_combout\,
	datad => \U1|Selector163~2_combout\,
	combout => \U1|processing_instruction~0_combout\);

-- Location: LCCOMB_X61_Y38_N18
\U1|processing_instruction~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|processing_instruction~2_combout\ = (\U1|processing_instruction~q\ & (((\U1|processing_instruction~1_combout\) # (\U1|processing_instruction~0_combout\)))) # (!\U1|processing_instruction~q\ & (!\U1|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal2~0_combout\,
	datab => \U1|processing_instruction~1_combout\,
	datac => \U1|processing_instruction~q\,
	datad => \U1|processing_instruction~0_combout\,
	combout => \U1|processing_instruction~2_combout\);

-- Location: FF_X61_Y38_N19
\U1|processing_instruction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|processing_instruction~2_combout\,
	ena => \U1|definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|processing_instruction~q\);

-- Location: LCCOMB_X62_Y41_N10
\U1|bus_RAM_ADDRESS[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~1_combout\ = ((!\U1|WideNor4~combout\) # (!\U1|WideNor7~combout\)) # (!\U1|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|processing_instruction~q\,
	datac => \U1|WideNor7~combout\,
	datad => \U1|WideNor4~combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~1_combout\);

-- Location: LCCOMB_X62_Y41_N22
\U1|bus_RAM_ADDRESS[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS[8]~2_combout\ = (\U1|bus_RAM_ADDRESS[8]~1_combout\) # ((\U1|bus_RAM_ADDRESS[8]~0_combout\) # ((\U1|WideNor2~combout\ & \U1|WideNor3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~1_combout\,
	datab => \U1|WideNor2~combout\,
	datac => \U1|WideNor3~combout\,
	datad => \U1|bus_RAM_ADDRESS[8]~0_combout\,
	combout => \U1|bus_RAM_ADDRESS[8]~2_combout\);

-- Location: LCCOMB_X59_Y42_N30
\U1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~30_combout\ = \U1|Add1~29\ $ (!\U2|altsyncram_component|auto_generated|mux2|_~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	cin => \U1|Add1~29\,
	combout => \U1|Add1~30_combout\);

-- Location: LCCOMB_X57_Y42_N30
\U1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add0~30_combout\ = \U1|Add0~29\ $ (\U1|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|PC\(15),
	cin => \U1|Add0~29\,
	combout => \U1|Add0~30_combout\);

-- Location: LCCOMB_X58_Y42_N4
\U1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~32_combout\ = (\U1|PC[11]~1_combout\ & ((\U1|Add0~30_combout\))) # (!\U1|PC[11]~1_combout\ & (\U1|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|PC[11]~1_combout\,
	datac => \U1|Add1~30_combout\,
	datad => \U1|Add0~30_combout\,
	combout => \U1|Add1~32_combout\);

-- Location: FF_X58_Y42_N5
\U1|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|Add1~32_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	ena => \U1|PC[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|PC\(15));

-- Location: FF_X59_Y41_N21
\U1|END[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	ena => \U1|END[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|END\(15));

-- Location: LCCOMB_X60_Y42_N18
\U1|bus_RAM_ADDRESS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~4_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & (((\U1|bus_RAM_ADDRESS[8]~3_combout\)))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS[8]~3_combout\ & ((\U1|END\(15)))) # (!\U1|bus_RAM_ADDRESS[8]~3_combout\ & 
-- (\U1|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|Mux16~4_combout\,
	datac => \U1|END\(15),
	datad => \U1|bus_RAM_ADDRESS[8]~3_combout\,
	combout => \U1|bus_RAM_ADDRESS~4_combout\);

-- Location: LCCOMB_X60_Y38_N6
\U1|bus_RAM_ADDRESS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_ADDRESS~5_combout\ = (\U1|bus_RAM_ADDRESS[8]~2_combout\ & ((\U1|bus_RAM_ADDRESS~4_combout\ & ((\U1|bus_RAM_DATA_OUT[15]~4_combout\))) # (!\U1|bus_RAM_ADDRESS~4_combout\ & (\U1|PC\(15))))) # (!\U1|bus_RAM_ADDRESS[8]~2_combout\ & 
-- (((\U1|bus_RAM_ADDRESS~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_RAM_ADDRESS[8]~2_combout\,
	datab => \U1|PC\(15),
	datac => \U1|bus_RAM_DATA_OUT[15]~4_combout\,
	datad => \U1|bus_RAM_ADDRESS~4_combout\,
	combout => \U1|bus_RAM_ADDRESS~5_combout\);

-- Location: FF_X60_Y38_N7
\U1|bus_RAM_ADDRESS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_ADDRESS~5_combout\,
	ena => \U1|bus_RAM_ADDRESS[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_ADDRESS\(15));

-- Location: LCCOMB_X60_Y41_N18
\U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = \U1|bus_RAM_ADDRESS\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X60_Y41_N19
\U2|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X60_Y41_N28
\U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ = \U2|altsyncram_component|auto_generated|address_reg_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\);

-- Location: FF_X60_Y41_N29
\U2|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X62_Y41_N14
\U1|bus_RAM_DATA_OUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[8]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[8]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[8]~2_combout\,
	combout => \U1|bus_RAM_DATA_OUT[8]~feeder_combout\);

-- Location: FF_X62_Y41_N15
\U1|bus_RAM_DATA_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_RAM_DATA_OUT[8]~feeder_combout\,
	asdata => \U1|Mux23~4_combout\,
	sload => \U1|WideNor2~combout\,
	ena => \U1|bus_RAM_DATA_OUT[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_RAM_DATA_OUT\(8));

-- Location: M9K_X37_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N2
\U2|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: M9K_X78_Y58_N0
\U2|altsyncram_component|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N16
\U2|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & (((\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: M9K_X78_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\U2|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y59_N0
\U2|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N14
\U2|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: M9K_X78_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y41_N0
\U2|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: LCCOMB_X60_Y41_N30
\U2|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~11_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: FF_X60_Y45_N9
\U1|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	sload => VCC,
	ena => \U1|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|IR\(8));

-- Location: LCCOMB_X60_Y45_N20
\U1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux3~2_combout\ = (\U1|IR\(8) & (((\U1|IR\(7))))) # (!\U1|IR\(8) & ((\U1|IR\(7) & ((\U1|Rn[5][12]~q\))) # (!\U1|IR\(7) & (\U1|Rn[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(8),
	datab => \U1|Rn[4][12]~q\,
	datac => \U1|Rn[5][12]~q\,
	datad => \U1|IR\(7),
	combout => \U1|Mux3~2_combout\);

-- Location: LCCOMB_X60_Y43_N28
\U1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux3~3_combout\ = (\U1|Mux3~2_combout\ & (((\U1|Rn[7][12]~q\)) # (!\U1|IR\(8)))) # (!\U1|Mux3~2_combout\ & (\U1|IR\(8) & ((\U1|Rn[6][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux3~2_combout\,
	datab => \U1|IR\(8),
	datac => \U1|Rn[7][12]~q\,
	datad => \U1|Rn[6][12]~q\,
	combout => \U1|Mux3~3_combout\);

-- Location: LCCOMB_X59_Y44_N16
\U1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux3~0_combout\ = (\U1|IR\(7) & (((\U1|IR\(8))))) # (!\U1|IR\(7) & ((\U1|IR\(8) & (\U1|Rn[2][12]~q\)) # (!\U1|IR\(8) & ((\U1|Rn[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[2][12]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[0][12]~q\,
	datad => \U1|IR\(8),
	combout => \U1|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y43_N16
\U1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux3~1_combout\ = (\U1|IR\(7) & ((\U1|Mux3~0_combout\ & (\U1|Rn[3][12]~q\)) # (!\U1|Mux3~0_combout\ & ((\U1|Rn[1][12]~q\))))) # (!\U1|IR\(7) & (((\U1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Rn[3][12]~q\,
	datab => \U1|IR\(7),
	datac => \U1|Rn[1][12]~q\,
	datad => \U1|Mux3~0_combout\,
	combout => \U1|Mux3~1_combout\);

-- Location: LCCOMB_X61_Y43_N24
\U1|bus_RAM_DATA_OUT[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_RAM_DATA_OUT[12]~7_combout\ = (\U1|IR\(9) & (\U1|Mux3~3_combout\)) # (!\U1|IR\(9) & ((\U1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux3~3_combout\,
	datab => \U1|IR\(9),
	datad => \U1|Mux3~1_combout\,
	combout => \U1|bus_RAM_DATA_OUT[12]~7_combout\);

-- Location: LCCOMB_X62_Y43_N8
\U1|bus_vga_char[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[0]~0_combout\ = (!\U1|IR\(10) & (\U1|WideNor0~0_combout\ & (\U1|IR\(11) & \U1|Rn[4][5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|WideNor0~0_combout\,
	datac => \U1|IR\(11),
	datad => \U1|Rn[4][5]~0_combout\,
	combout => \U1|bus_vga_char[0]~0_combout\);

-- Location: LCCOMB_X63_Y43_N24
\U1|bus_vga_char[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[0]~1_combout\ = (\U1|Decoder1~4_combout\ & \U1|bus_vga_char[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~4_combout\,
	datad => \U1|bus_vga_char[0]~0_combout\,
	combout => \U1|bus_vga_char[0]~1_combout\);

-- Location: FF_X63_Y54_N31
\U1|bus_vga_char[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[12]~7_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(12));

-- Location: LCCOMB_X58_Y51_N16
\U4|U3|PIXCNT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~0_combout\ = (!\U4|U3|STATE\(1) & !\U4|U3|STATE\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|STATE\(0),
	combout => \U4|U3|PIXCNT[0]~0_combout\);

-- Location: LCCOMB_X62_Y46_N4
\U1|bus_vga_char[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[11]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[11]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[11]~8_combout\,
	combout => \U1|bus_vga_char[11]~feeder_combout\);

-- Location: FF_X62_Y46_N5
\U1|bus_vga_char[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[11]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(11));

-- Location: LCCOMB_X62_Y46_N18
\U1|bus_vga_char[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[10]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[10]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[10]~9_combout\,
	combout => \U1|bus_vga_char[10]~feeder_combout\);

-- Location: FF_X62_Y46_N19
\U1|bus_vga_char[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[10]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(10));

-- Location: LCCOMB_X63_Y54_N20
\U1|bus_vga_pos~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~2_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & (\U1|Mux21~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux21~1_combout\,
	datab => \U1|Mux21~3_combout\,
	datac => \U1|IR\(6),
	datad => \U1|definingVariables~q\,
	combout => \U1|bus_vga_pos~2_combout\);

-- Location: LCCOMB_X62_Y43_N22
\U1|videoflag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|videoflag~0_combout\ = (!\U1|IR\(10) & (\U1|IR\(11) & (\U1|processing_instruction~q\ & \U1|WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(10),
	datab => \U1|IR\(11),
	datac => \U1|processing_instruction~q\,
	datad => \U1|WideNor0~0_combout\,
	combout => \U1|videoflag~0_combout\);

-- Location: LCCOMB_X62_Y46_N0
\U1|bus_vga_pos[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos[10]~1_combout\ = ((\U1|Decoder1~4_combout\ & \U1|videoflag~0_combout\)) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|Decoder1~4_combout\,
	datad => \U1|videoflag~0_combout\,
	combout => \U1|bus_vga_pos[10]~1_combout\);

-- Location: FF_X63_Y54_N21
\U1|bus_vga_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~2_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(10));

-- Location: LCCOMB_X63_Y54_N18
\U1|bus_vga_pos~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~3_combout\ = ((\U1|IR\(6) & (\U1|Mux22~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux22~3_combout\)))) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux22~1_combout\,
	datab => \U1|definingVariables~q\,
	datac => \U1|IR\(6),
	datad => \U1|Mux22~3_combout\,
	combout => \U1|bus_vga_pos~3_combout\);

-- Location: FF_X63_Y54_N19
\U1|bus_vga_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~3_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(9));

-- Location: LCCOMB_X62_Y47_N6
\U1|bus_vga_pos~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~4_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & ((\U1|Mux23~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux23~3_combout\,
	datab => \U1|IR\(6),
	datac => \U1|Mux23~1_combout\,
	datad => \U1|definingVariables~q\,
	combout => \U1|bus_vga_pos~4_combout\);

-- Location: FF_X63_Y54_N25
\U1|bus_vga_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_vga_pos~4_combout\,
	sload => VCC,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(8));

-- Location: LCCOMB_X63_Y54_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(8) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(8) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(8)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(8),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X63_Y54_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|bus_vga_pos\(9) & ((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # (!\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|bus_vga_pos\(9) & ((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|bus_vga_pos\(9) & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|bus_vga_pos\(9) & 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(9),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X63_Y54_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|bus_vga_pos\(10) $ (\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|bus_vga_pos\(10) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(10) & (!\U1|bus_vga_char\(12) 
-- & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(10),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X63_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X63_Y54_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|bus_vga_pos\(10))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(10),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	datac => \U1|bus_vga_char\(12),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\);

-- Location: LCCOMB_X63_Y54_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U1|bus_vga_pos\(9)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\)))) # (!\U1|bus_vga_char\(12) & (((\U1|bus_vga_pos\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datab => \U1|bus_vga_char\(12),
	datac => \U1|bus_vga_pos\(9),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\);

-- Location: LCCOMB_X63_Y54_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U1|bus_vga_pos\(8)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\)))) # (!\U1|bus_vga_char\(12) & (((\U1|bus_vga_pos\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	datab => \U1|bus_vga_char\(12),
	datac => \U1|bus_vga_pos\(8),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\);

-- Location: LCCOMB_X61_Y45_N6
\U1|bus_vga_pos~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~5_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & (\U1|Mux24~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|Mux24~1_combout\,
	datac => \U1|IR\(6),
	datad => \U1|Mux24~3_combout\,
	combout => \U1|bus_vga_pos~5_combout\);

-- Location: FF_X63_Y54_N29
\U1|bus_vga_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_vga_pos~5_combout\,
	sload => VCC,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(7));

-- Location: LCCOMB_X63_Y54_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(7) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(7) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(7)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(7),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X63_Y54_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X63_Y54_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ $ (\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X63_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X63_Y54_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X62_Y54_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\);

-- Location: LCCOMB_X62_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\);

-- Location: LCCOMB_X63_Y54_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\);

-- Location: LCCOMB_X63_Y54_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\);

-- Location: LCCOMB_X62_Y54_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|bus_vga_pos\(7))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ 
-- & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(7),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\);

-- Location: LCCOMB_X62_Y46_N22
\U1|bus_vga_pos~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~6_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & ((\U1|Mux25~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux25~3_combout\,
	datab => \U1|IR\(6),
	datac => \U1|definingVariables~q\,
	datad => \U1|Mux25~1_combout\,
	combout => \U1|bus_vga_pos~6_combout\);

-- Location: LCCOMB_X62_Y54_N22
\U1|bus_vga_pos[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos[6]~feeder_combout\ = \U1|bus_vga_pos~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_vga_pos~6_combout\,
	combout => \U1|bus_vga_pos[6]~feeder_combout\);

-- Location: FF_X62_Y54_N23
\U1|bus_vga_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos[6]~feeder_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(6));

-- Location: LCCOMB_X62_Y54_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(6) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(6) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(6)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(6),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X62_Y54_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X62_Y54_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X62_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X62_Y54_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X62_Y54_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y54_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\);

-- Location: LCCOMB_X62_Y54_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\);

-- Location: LCCOMB_X62_Y54_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\);

-- Location: LCCOMB_X61_Y54_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\);

-- Location: LCCOMB_X61_Y54_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\);

-- Location: LCCOMB_X62_Y54_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\);

-- Location: LCCOMB_X62_Y54_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|bus_vga_pos\(6)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\);

-- Location: LCCOMB_X62_Y46_N14
\U1|bus_vga_pos~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~0_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & (\U1|Mux26~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux26~1_combout\,
	datac => \U1|definingVariables~q\,
	datad => \U1|Mux26~3_combout\,
	combout => \U1|bus_vga_pos~0_combout\);

-- Location: FF_X62_Y46_N15
\U1|bus_vga_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~0_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(5));

-- Location: LCCOMB_X61_Y54_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(5) $ (VCC))) # (!\U1|bus_vga_char\(12) & ((\U1|bus_vga_pos\(5)) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(5)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(5),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X61_Y54_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X61_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\ $ (\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X61_Y54_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X61_Y54_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X61_Y54_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X61_Y54_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X61_Y54_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\);

-- Location: LCCOMB_X61_Y54_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\);

-- Location: LCCOMB_X61_Y54_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\);

-- Location: LCCOMB_X60_Y54_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\);

-- Location: LCCOMB_X61_Y54_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\);

-- Location: LCCOMB_X60_Y54_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\);

-- Location: LCCOMB_X61_Y54_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\);

-- Location: LCCOMB_X62_Y54_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\);

-- Location: LCCOMB_X61_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|bus_vga_pos\(5)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(5),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\);

-- Location: LCCOMB_X63_Y44_N28
\U1|bus_vga_pos~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~7_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & ((\U1|Mux27~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|definingVariables~q\,
	datab => \U1|IR\(6),
	datac => \U1|Mux27~3_combout\,
	datad => \U1|Mux27~1_combout\,
	combout => \U1|bus_vga_pos~7_combout\);

-- Location: FF_X63_Y44_N29
\U1|bus_vga_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~7_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(4));

-- Location: LCCOMB_X60_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(4) $ (VCC))) # (!\U1|bus_vga_char\(12) & ((\U1|bus_vga_pos\(4)) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(4)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(4),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X60_Y54_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X60_Y54_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X60_Y54_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X60_Y54_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X60_Y54_N26
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X60_Y54_N28
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X60_Y54_N30
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X59_Y54_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\);

-- Location: LCCOMB_X59_Y54_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\);

-- Location: LCCOMB_X60_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\);

-- Location: LCCOMB_X60_Y54_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\);

-- Location: LCCOMB_X60_Y54_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\);

-- Location: LCCOMB_X60_Y54_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\);

-- Location: LCCOMB_X59_Y54_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\);

-- Location: LCCOMB_X58_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\);

-- Location: LCCOMB_X62_Y54_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\);

-- Location: LCCOMB_X58_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\);

-- Location: LCCOMB_X60_Y54_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U1|bus_vga_pos\(4))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_pos\(4),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\);

-- Location: LCCOMB_X62_Y46_N12
\U1|bus_vga_pos~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~8_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & (\U1|Mux28~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux28~1_combout\,
	datac => \U1|definingVariables~q\,
	datad => \U1|Mux28~3_combout\,
	combout => \U1|bus_vga_pos~8_combout\);

-- Location: FF_X62_Y46_N13
\U1|bus_vga_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~8_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(3));

-- Location: LCCOMB_X59_Y54_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(3) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(3) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(3)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(3),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X59_Y54_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X59_Y54_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\ $ (\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X59_Y54_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X59_Y54_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X59_Y54_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X59_Y54_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X59_Y54_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X59_Y54_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X59_Y54_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63_combout\);

-- Location: LCCOMB_X59_Y51_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81_combout\);

-- Location: LCCOMB_X59_Y54_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64_combout\);

-- Location: LCCOMB_X60_Y54_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82_combout\);

-- Location: LCCOMB_X59_Y54_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65_combout\);

-- Location: LCCOMB_X59_Y51_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83_combout\);

-- Location: LCCOMB_X59_Y51_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66_combout\);

-- Location: LCCOMB_X60_Y53_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84_combout\);

-- Location: LCCOMB_X59_Y51_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85_combout\);

-- Location: LCCOMB_X59_Y51_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67_combout\);

-- Location: LCCOMB_X59_Y54_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\);

-- Location: LCCOMB_X59_Y51_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\);

-- Location: LCCOMB_X60_Y51_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U1|bus_vga_pos\(3)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U1|bus_vga_pos\(3),
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\);

-- Location: LCCOMB_X63_Y44_N14
\U1|bus_vga_pos~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~9_combout\ = ((\U1|IR\(6) & ((\U1|Mux29~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux29~3_combout\))) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|definingVariables~q\,
	datac => \U1|Mux29~3_combout\,
	datad => \U1|Mux29~1_combout\,
	combout => \U1|bus_vga_pos~9_combout\);

-- Location: FF_X63_Y44_N15
\U1|bus_vga_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~9_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(2));

-- Location: LCCOMB_X60_Y51_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(2) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(2) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(2)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(2),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X60_Y51_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X60_Y51_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\ $ (\U1|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))) 
-- # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X60_Y51_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ & 
-- VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X60_Y51_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X60_Y51_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X60_Y51_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X60_Y51_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\);

-- Location: LCCOMB_X60_Y51_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\);

-- Location: LCCOMB_X60_Y51_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X61_Y51_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\);

-- Location: LCCOMB_X63_Y42_N0
\U1|videoflag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|videoflag~1_combout\ = (\U1|Decoder1~10_combout\ & ((\U1|videoflag~0_combout\ & ((!\U1|stage\(0)))) # (!\U1|videoflag~0_combout\ & (\U1|videoflag~q\)))) # (!\U1|Decoder1~10_combout\ & (((\U1|videoflag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder1~10_combout\,
	datab => \U1|videoflag~0_combout\,
	datac => \U1|videoflag~q\,
	datad => \U1|stage\(0),
	combout => \U1|videoflag~1_combout\);

-- Location: FF_X63_Y42_N1
\U1|videoflag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|videoflag~1_combout\,
	sclr => \U1|ALT_INV_definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|videoflag~q\);

-- Location: LCCOMB_X58_Y51_N2
\U4|U3|XP[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|XP[7]~3_combout\ = (\U4|U3|STATE\(1)) # (((\U4|U3|STATE\(0)) # (\U4|U3|STATE\(2))) # (!\U1|videoflag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U1|videoflag~q\,
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|XP[7]~3_combout\);

-- Location: LCCOMB_X62_Y46_N28
\U1|bus_vga_char[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[0]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[0]~0_combout\,
	combout => \U1|bus_vga_char[0]~feeder_combout\);

-- Location: FF_X62_Y46_N29
\U1|bus_vga_char[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[0]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(0));

-- Location: FF_X62_Y51_N27
\U4|U3|PREVCHAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(0),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(0));

-- Location: FF_X62_Y51_N3
\U4|U3|PREVSIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(12),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVSIZE~q\);

-- Location: LCCOMB_X62_Y51_N26
\U4|U3|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~9_combout\ = (\U1|bus_vga_char\(0) & (\U4|U3|PREVCHAR\(0) & (\U1|bus_vga_char\(12) $ (!\U4|U3|PREVSIZE~q\)))) # (!\U1|bus_vga_char\(0) & (!\U4|U3|PREVCHAR\(0) & (\U1|bus_vga_char\(12) $ (!\U4|U3|PREVSIZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(0),
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U3|PREVCHAR\(0),
	datad => \U4|U3|PREVSIZE~q\,
	combout => \U4|U3|process_0~9_combout\);

-- Location: LCCOMB_X60_Y51_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U1|bus_vga_pos\(2)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(2),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\);

-- Location: FF_X60_Y51_N27
\U4|U3|PREVXPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(2));

-- Location: LCCOMB_X62_Y51_N10
\U4|U3|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~12_combout\ = (\U4|U3|process_0~9_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ $ (\U4|U3|PREVXPOS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~9_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U4|U3|PREVXPOS\(2),
	combout => \U4|U3|process_0~12_combout\);

-- Location: FF_X62_Y46_N11
\U1|bus_vga_char[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[2]~11_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(2));

-- Location: LCCOMB_X63_Y43_N0
\U1|bus_vga_char[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[1]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[1]~10_combout\,
	combout => \U1|bus_vga_char[1]~feeder_combout\);

-- Location: FF_X63_Y43_N1
\U1|bus_vga_char[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[1]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(1));

-- Location: FF_X62_Y50_N27
\U4|U3|PREVCHAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(1),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(1));

-- Location: LCCOMB_X62_Y50_N28
\U4|U3|PREVCHAR[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[2]~feeder_combout\ = \U1|bus_vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_vga_char\(2),
	combout => \U4|U3|PREVCHAR[2]~feeder_combout\);

-- Location: FF_X62_Y50_N29
\U4|U3|PREVCHAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVCHAR[2]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(2));

-- Location: LCCOMB_X62_Y50_N26
\U4|U3|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~5_combout\ = (\U1|bus_vga_char\(2) & (\U4|U3|PREVCHAR\(2) & (\U1|bus_vga_char\(1) $ (!\U4|U3|PREVCHAR\(1))))) # (!\U1|bus_vga_char\(2) & (!\U4|U3|PREVCHAR\(2) & (\U1|bus_vga_char\(1) $ (!\U4|U3|PREVCHAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(2),
	datab => \U1|bus_vga_char\(1),
	datac => \U4|U3|PREVCHAR\(1),
	datad => \U4|U3|PREVCHAR\(2),
	combout => \U4|U3|process_0~5_combout\);

-- Location: FF_X62_Y46_N1
\U1|bus_vga_char[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[3]~12_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(3));

-- Location: FF_X62_Y46_N31
\U1|bus_vga_char[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[4]~13_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(4));

-- Location: FF_X62_Y51_N17
\U4|U3|PREVCHAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(3),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(3));

-- Location: FF_X62_Y51_N11
\U4|U3|PREVCHAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(4),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(4));

-- Location: LCCOMB_X62_Y51_N16
\U4|U3|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~6_combout\ = (\U1|bus_vga_char\(3) & (\U4|U3|PREVCHAR\(3) & (\U1|bus_vga_char\(4) $ (!\U4|U3|PREVCHAR\(4))))) # (!\U1|bus_vga_char\(3) & (!\U4|U3|PREVCHAR\(3) & (\U1|bus_vga_char\(4) $ (!\U4|U3|PREVCHAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(3),
	datab => \U1|bus_vga_char\(4),
	datac => \U4|U3|PREVCHAR\(3),
	datad => \U4|U3|PREVCHAR\(4),
	combout => \U4|U3|process_0~6_combout\);

-- Location: FF_X62_Y46_N25
\U1|bus_vga_char[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[5]~14_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(5));

-- Location: LCCOMB_X62_Y46_N26
\U1|bus_vga_char[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[6]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[6]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[6]~15_combout\,
	combout => \U1|bus_vga_char[6]~feeder_combout\);

-- Location: FF_X62_Y46_N27
\U1|bus_vga_char[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[6]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(6));

-- Location: FF_X62_Y51_N7
\U4|U3|PREVCHAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(5),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(5));

-- Location: FF_X62_Y51_N9
\U4|U3|PREVCHAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(6),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(6));

-- Location: LCCOMB_X62_Y51_N6
\U4|U3|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~7_combout\ = (\U1|bus_vga_char\(5) & (\U4|U3|PREVCHAR\(5) & (\U1|bus_vga_char\(6) $ (!\U4|U3|PREVCHAR\(6))))) # (!\U1|bus_vga_char\(5) & (!\U4|U3|PREVCHAR\(5) & (\U1|bus_vga_char\(6) $ (!\U4|U3|PREVCHAR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(5),
	datab => \U1|bus_vga_char\(6),
	datac => \U4|U3|PREVCHAR\(5),
	datad => \U4|U3|PREVCHAR\(6),
	combout => \U4|U3|process_0~7_combout\);

-- Location: LCCOMB_X60_Y51_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\);

-- Location: FF_X60_Y51_N1
\U4|U3|PREVXPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(3));

-- Location: LCCOMB_X62_Y46_N6
\U1|bus_vga_pos~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~10_combout\ = (\U1|definingVariables~q\ & ((\U1|IR\(6) & ((\U1|Mux30~1_combout\))) # (!\U1|IR\(6) & (\U1|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|IR\(6),
	datab => \U1|Mux30~3_combout\,
	datac => \U1|definingVariables~q\,
	datad => \U1|Mux30~1_combout\,
	combout => \U1|bus_vga_pos~10_combout\);

-- Location: FF_X62_Y46_N7
\U1|bus_vga_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~10_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(1));

-- Location: LCCOMB_X62_Y51_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = \U1|bus_vga_pos\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_vga_pos\(1),
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X62_Y51_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U1|bus_vga_pos\(1))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_pos\(1),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\);

-- Location: FF_X62_Y51_N5
\U4|U3|PREVXPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(1));

-- Location: LCCOMB_X62_Y51_N28
\U4|U3|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~13_combout\ = (\U1|bus_vga_pos\(2) & (!\U4|U3|PREVXPOS\(2) & (\U1|bus_vga_pos\(1) $ (\U4|U3|PREVXPOS\(1))))) # (!\U1|bus_vga_pos\(2) & (\U4|U3|PREVXPOS\(2) & (\U1|bus_vga_pos\(1) $ (\U4|U3|PREVXPOS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(2),
	datab => \U1|bus_vga_pos\(1),
	datac => \U4|U3|PREVXPOS\(1),
	datad => \U4|U3|PREVXPOS\(2),
	combout => \U4|U3|process_0~13_combout\);

-- Location: LCCOMB_X62_Y51_N18
\U4|U3|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~14_combout\ = (\U4|U3|process_0~7_combout\ & (\U4|U3|process_0~13_combout\ & (\U4|U3|PREVXPOS\(3) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~7_combout\,
	datab => \U4|U3|PREVXPOS\(3),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62_combout\,
	datad => \U4|U3|process_0~13_combout\,
	combout => \U4|U3|process_0~14_combout\);

-- Location: LCCOMB_X62_Y51_N24
\U4|U3|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~15_combout\ = (\U4|U3|process_0~5_combout\ & (\U4|U3|process_0~6_combout\ & (\U4|U3|process_0~9_combout\ & \U4|U3|process_0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~5_combout\,
	datab => \U4|U3|process_0~6_combout\,
	datac => \U4|U3|process_0~9_combout\,
	datad => \U4|U3|process_0~14_combout\,
	combout => \U4|U3|process_0~15_combout\);

-- Location: LCCOMB_X62_Y51_N12
\U4|U3|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~8_combout\ = (\U4|U3|process_0~6_combout\ & (\U4|U3|process_0~7_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ $ (\U4|U3|PREVXPOS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \U4|U3|process_0~6_combout\,
	datac => \U4|U3|PREVXPOS\(1),
	datad => \U4|U3|process_0~7_combout\,
	combout => \U4|U3|process_0~8_combout\);

-- Location: LCCOMB_X62_Y51_N0
\U4|U3|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~10_combout\ = (\U4|U3|process_0~5_combout\ & (!\U4|U3|PREVXPOS\(3) & (\U4|U3|process_0~9_combout\ & \U4|U3|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~5_combout\,
	datab => \U4|U3|PREVXPOS\(3),
	datac => \U4|U3|process_0~9_combout\,
	datad => \U4|U3|process_0~8_combout\,
	combout => \U4|U3|process_0~10_combout\);

-- Location: LCCOMB_X62_Y51_N30
\U4|U3|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~11_combout\ = (\U4|U3|process_0~10_combout\ & (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)))) # (!\U4|U3|process_0~10_combout\ & (\U4|U3|process_0~8_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & \U4|U3|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~8_combout\,
	datab => \U4|U3|process_0~10_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U4|U3|process_0~5_combout\,
	combout => \U4|U3|process_0~11_combout\);

-- Location: LCCOMB_X61_Y51_N10
\U4|U3|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~16_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (((\U4|U3|process_0~15_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- (\U4|U3|process_0~12_combout\ & ((\U4|U3|process_0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~12_combout\,
	datab => \U4|U3|process_0~15_combout\,
	datac => \U4|U3|process_0~11_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U3|process_0~16_combout\);

-- Location: LCCOMB_X61_Y51_N26
\U4|U3|XP[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|XP[7]~2_combout\ = (!\U4|U3|XP[7]~3_combout\ & (((!\U4|U3|process_0~16_combout\) # (!\U4|U3|process_0~4_combout\)) # (!\U4|U3|process_0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~22_combout\,
	datab => \U4|U3|XP[7]~3_combout\,
	datac => \U4|U3|process_0~4_combout\,
	datad => \U4|U3|process_0~16_combout\,
	combout => \U4|U3|XP[7]~2_combout\);

-- Location: FF_X61_Y51_N13
\U4|U3|PREVXPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(5));

-- Location: LCCOMB_X60_Y51_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\);

-- Location: FF_X60_Y51_N23
\U4|U3|PREVXPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(4));

-- Location: LCCOMB_X61_Y51_N14
\U4|U3|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~2_combout\ = (\U4|U3|PREVXPOS\(5) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & (\U4|U3|PREVXPOS\(4) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\)))) # (!\U4|U3|PREVXPOS\(5) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\ & (\U4|U3|PREVXPOS\(4) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(5),
	datab => \U4|U3|PREVXPOS\(4),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61_combout\,
	combout => \U4|U3|process_0~2_combout\);

-- Location: LCCOMB_X60_Y51_N30
\U4|U3|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~3_combout\ = (\U4|U3|PREVXPOS\(4) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & (\U4|U3|PREVXPOS\(5) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)))) # 
-- (!\U4|U3|PREVXPOS\(4) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & (\U4|U3|PREVXPOS\(5) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(4),
	datab => \U4|U3|PREVXPOS\(5),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U4|U3|process_0~3_combout\);

-- Location: LCCOMB_X61_Y51_N8
\U4|U3|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~4_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\U4|U3|process_0~2_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\U4|U3|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U4|U3|process_0~2_combout\,
	datad => \U4|U3|process_0~3_combout\,
	combout => \U4|U3|process_0~4_combout\);

-- Location: LCCOMB_X58_Y51_N20
\U4|U3|PREVCHAR[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[6]~0_combout\ = (!\U4|U3|STATE\(2) & (\U1|videoflag~q\ & (\KEY[0]~input_o\ & \U4|U3|PIXCNT[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U1|videoflag~q\,
	datac => \KEY[0]~input_o\,
	datad => \U4|U3|PIXCNT[0]~0_combout\,
	combout => \U4|U3|PREVCHAR[6]~0_combout\);

-- Location: LCCOMB_X61_Y51_N6
\U4|U3|PREVCHAR[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[6]~1_combout\ = (\U4|U3|PREVCHAR[6]~0_combout\ & (((!\U4|U3|process_0~16_combout\) # (!\U4|U3|process_0~4_combout\)) # (!\U4|U3|process_0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~22_combout\,
	datab => \U4|U3|process_0~4_combout\,
	datac => \U4|U3|process_0~16_combout\,
	datad => \U4|U3|PREVCHAR[6]~0_combout\,
	combout => \U4|U3|PREVCHAR[6]~1_combout\);

-- Location: FF_X66_Y51_N5
\U4|U3|PREVCOLOR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(11),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(3));

-- Location: FF_X66_Y51_N3
\U4|U3|PREVCOLOR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(10),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(2));

-- Location: LCCOMB_X66_Y51_N4
\U4|U3|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~17_combout\ = (\U1|bus_vga_char\(11) & (\U4|U3|PREVCOLOR\(3) & (\U1|bus_vga_char\(10) $ (!\U4|U3|PREVCOLOR\(2))))) # (!\U1|bus_vga_char\(11) & (!\U4|U3|PREVCOLOR\(3) & (\U1|bus_vga_char\(10) $ (!\U4|U3|PREVCOLOR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(11),
	datab => \U1|bus_vga_char\(10),
	datac => \U4|U3|PREVCOLOR\(3),
	datad => \U4|U3|PREVCOLOR\(2),
	combout => \U4|U3|process_0~17_combout\);

-- Location: LCCOMB_X63_Y52_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(8) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(8) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(8)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(8),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X63_Y52_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|bus_vga_pos\(9) & ((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # (!\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|bus_vga_pos\(9) & ((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|bus_vga_pos\(9) & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|bus_vga_pos\(9) & 
-- ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(9),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X63_Y52_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|bus_vga_pos\(10) $ (\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|bus_vga_pos\(10) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(10) & (!\U1|bus_vga_char\(12) 
-- & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(10),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X63_Y52_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X63_Y52_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|bus_vga_pos\(10))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(10),
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\);

-- Location: LCCOMB_X63_Y52_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|bus_vga_pos\(9))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))))) # (!\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(9),
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\);

-- Location: LCCOMB_X63_Y52_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|bus_vga_pos\(8))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\))))) # (!\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(8),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\);

-- Location: LCCOMB_X63_Y52_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(7) $ (VCC))) # (!\U1|bus_vga_char\(12) & ((\U1|bus_vga_pos\(7)) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(7)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(7),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X63_Y52_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X63_Y52_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ $ (\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\) # (!\U1|bus_vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X63_Y52_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X63_Y52_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X63_Y52_N10
\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|bus_vga_pos\(7))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ 
-- & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_pos\(7),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\);

-- Location: LCCOMB_X62_Y52_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(6) $ (VCC))) # (!\U1|bus_vga_char\(12) & ((\U1|bus_vga_pos\(6)) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(6)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(6),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X62_Y52_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X65_Y52_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\);

-- Location: LCCOMB_X63_Y52_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ = (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\);

-- Location: LCCOMB_X63_Y52_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\);

-- Location: LCCOMB_X63_Y52_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\);

-- Location: LCCOMB_X62_Y52_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X62_Y52_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X62_Y52_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\);

-- Location: LCCOMB_X62_Y52_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X65_Y52_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\);

-- Location: LCCOMB_X62_Y52_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|bus_vga_pos\(6)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(6),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\);

-- Location: LCCOMB_X62_Y52_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(5) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(5) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(5)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(5),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X62_Y52_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X62_Y52_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X62_Y52_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32_combout\);

-- Location: LCCOMB_X62_Y52_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17_combout\);

-- Location: LCCOMB_X62_Y52_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\);

-- Location: LCCOMB_X62_Y52_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X62_Y52_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X62_Y52_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y52_N22
\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\);

-- Location: LCCOMB_X61_Y52_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\);

-- Location: LCCOMB_X61_Y52_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U1|bus_vga_pos\(5)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\);

-- Location: LCCOMB_X61_Y52_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U1|bus_vga_pos\(4) & ((GND) # (!\U1|bus_vga_char\(12)))) # (!\U1|bus_vga_pos\(4) & (\U1|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(4)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(4),
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X61_Y52_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X61_Y52_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X61_Y52_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X61_Y52_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X61_Y52_N20
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22_combout\);

-- Location: LCCOMB_X61_Y52_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X61_Y52_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y52_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25_combout\);

-- Location: LCCOMB_X61_Y52_N18
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\);

-- Location: LCCOMB_X61_Y52_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\);

-- Location: LCCOMB_X61_Y52_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\);

-- Location: LCCOMB_X61_Y52_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U1|bus_vga_pos\(4)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \U1|bus_vga_pos\(4),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\);

-- Location: LCCOMB_X60_Y52_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(3) $ (VCC))) # (!\U1|bus_vga_char\(12) & ((\U1|bus_vga_pos\(3)) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U1|bus_vga_pos\(3)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(3),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X60_Y52_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ & ((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) 
-- # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ & ((\U1|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ & (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X60_Y52_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U1|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)) # 
-- (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X60_Y52_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X60_Y52_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X60_Y52_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\);

-- Location: LCCOMB_X62_Y50_N8
\U4|U3|PREVYPOS[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[1]~1_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[1]~1_combout\);

-- Location: FF_X62_Y50_N9
\U4|U3|PREVYPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[1]~1_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(1));

-- Location: FF_X63_Y43_N25
\U1|bus_vga_char[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[9]~3_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(9));

-- Location: FF_X62_Y46_N17
\U1|bus_vga_char[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|bus_RAM_DATA_OUT[8]~2_combout\,
	sload => VCC,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(8));

-- Location: FF_X66_Y51_N13
\U4|U3|PREVCOLOR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(9),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(1));

-- Location: FF_X66_Y51_N11
\U4|U3|PREVCOLOR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|bus_vga_char\(8),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(0));

-- Location: LCCOMB_X66_Y51_N12
\U4|U3|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~18_combout\ = (\U1|bus_vga_char\(9) & (\U4|U3|PREVCOLOR\(1) & (\U1|bus_vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0))))) # (!\U1|bus_vga_char\(9) & (!\U4|U3|PREVCOLOR\(1) & (\U1|bus_vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(9),
	datab => \U1|bus_vga_char\(8),
	datac => \U4|U3|PREVCOLOR\(1),
	datad => \U4|U3|PREVCOLOR\(0),
	combout => \U4|U3|process_0~18_combout\);

-- Location: LCCOMB_X62_Y50_N12
\U4|U3|PREVYPOS[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[3]~4_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[3]~4_combout\);

-- Location: FF_X62_Y50_N13
\U4|U3|PREVYPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[3]~4_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(3));

-- Location: LCCOMB_X62_Y50_N6
\U4|U3|PREVYPOS[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[4]~3_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[4]~3_combout\);

-- Location: FF_X62_Y50_N7
\U4|U3|PREVYPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[4]~3_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(4));

-- Location: LCCOMB_X62_Y50_N22
\U4|U3|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~19_combout\ = (\U4|U3|PREVYPOS\(3) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4))))) # 
-- (!\U4|U3|PREVYPOS\(3) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVYPOS\(3),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U3|PREVYPOS\(4),
	combout => \U4|U3|process_0~19_combout\);

-- Location: LCCOMB_X62_Y50_N24
\U4|U3|PREVYPOS[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[2]~2_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[2]~2_combout\);

-- Location: FF_X62_Y50_N25
\U4|U3|PREVYPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[2]~2_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(2));

-- Location: LCCOMB_X62_Y46_N8
\U1|bus_vga_pos~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_pos~11_combout\ = ((\U1|IR\(6) & (\U1|Mux31~1_combout\)) # (!\U1|IR\(6) & ((\U1|Mux31~3_combout\)))) # (!\U1|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux31~1_combout\,
	datab => \U1|IR\(6),
	datac => \U1|Mux31~3_combout\,
	datad => \U1|definingVariables~q\,
	combout => \U1|bus_vga_pos~11_combout\);

-- Location: FF_X62_Y46_N9
\U1|bus_vga_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_pos~11_combout\,
	ena => \U1|bus_vga_pos[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_pos\(0));

-- Location: LCCOMB_X62_Y50_N4
\U4|U3|PREVXPOS[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVXPOS[0]~5_combout\ = !\U1|bus_vga_pos\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_vga_pos\(0),
	combout => \U4|U3|PREVXPOS[0]~5_combout\);

-- Location: FF_X62_Y50_N19
\U4|U3|PREVXPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|PREVXPOS[0]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(0));

-- Location: LCCOMB_X62_Y50_N18
\U4|U3|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~0_combout\ = \U1|bus_vga_pos\(0) $ (!\U4|U3|PREVXPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_pos\(0),
	datac => \U4|U3|PREVXPOS\(0),
	combout => \U4|U3|Equal1~0_combout\);

-- Location: LCCOMB_X62_Y50_N0
\U4|U3|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~20_combout\ = (\U4|U3|process_0~19_combout\ & (!\U4|U3|Equal1~0_combout\ & (\U4|U3|PREVYPOS\(2) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~19_combout\,
	datab => \U4|U3|PREVYPOS\(2),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U3|Equal1~0_combout\,
	combout => \U4|U3|process_0~20_combout\);

-- Location: LCCOMB_X61_Y51_N4
\U4|U3|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~21_combout\ = (\U4|U3|process_0~18_combout\ & (\U4|U3|process_0~20_combout\ & (\U4|U3|PREVYPOS\(1) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVYPOS\(1),
	datab => \U4|U3|process_0~18_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U3|process_0~20_combout\,
	combout => \U4|U3|process_0~21_combout\);

-- Location: LCCOMB_X60_Y52_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35_combout\);

-- Location: LCCOMB_X60_Y52_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28_combout\);

-- Location: LCCOMB_X60_Y52_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\);

-- Location: LCCOMB_X60_Y52_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\);

-- Location: LCCOMB_X59_Y52_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U1|bus_vga_pos\(3))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_pos\(3),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\);

-- Location: LCCOMB_X60_Y52_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ = CARRY((\U1|bus_vga_pos\(2)) # (!\U1|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(2),
	datad => VCC,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\);

-- Location: LCCOMB_X60_Y52_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\ & (!\U1|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\) # 
-- (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31_combout\,
	datab => \U1|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\);

-- Location: LCCOMB_X60_Y52_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ = CARRY((\U1|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\)) # (!\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\);

-- Location: LCCOMB_X60_Y52_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ = CARRY((\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\)) # (!\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\);

-- Location: LCCOMB_X60_Y52_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X60_Y52_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\);

-- Location: LCCOMB_X62_Y51_N22
\U4|U3|PREVYPOS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[0]~0_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[0]~0_combout\);

-- Location: FF_X62_Y51_N23
\U4|U3|PREVYPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[0]~0_combout\,
	ena => \U4|U3|PREVCHAR[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(0));

-- Location: LCCOMB_X61_Y51_N30
\U4|U3|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~22_combout\ = (\U4|U3|process_0~17_combout\ & (\U4|U3|process_0~21_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~17_combout\,
	datab => \U4|U3|process_0~21_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \U4|U3|PREVYPOS\(0),
	combout => \U4|U3|process_0~22_combout\);

-- Location: LCCOMB_X61_Y51_N24
\U4|U3|process_0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~23_combout\ = ((\U4|U3|process_0~22_combout\ & (\U4|U3|process_0~4_combout\ & \U4|U3|process_0~16_combout\))) # (!\U1|videoflag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~22_combout\,
	datab => \U1|videoflag~q\,
	datac => \U4|U3|process_0~4_combout\,
	datad => \U4|U3|process_0~16_combout\,
	combout => \U4|U3|process_0~23_combout\);

-- Location: LCCOMB_X63_Y51_N0
\U4|U3|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux27~0_combout\ = (!\U4|U3|LNCNT\(0) & \U4|U3|STATE\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|LNCNT\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y51_N0
\U4|U3|LNCNT[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[2]~0_combout\ = (\U4|U3|process_0~22_combout\ & (\U4|U3|process_0~4_combout\ & \U4|U3|process_0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~22_combout\,
	datac => \U4|U3|process_0~4_combout\,
	datad => \U4|U3|process_0~16_combout\,
	combout => \U4|U3|LNCNT[2]~0_combout\);

-- Location: LCCOMB_X61_Y51_N18
\U4|U3|LNCNT[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[2]~1_combout\ = (\U4|U3|STATE\(1) & (((!\U4|U3|STATE~5_combout\)))) # (!\U4|U3|STATE\(1) & (\U1|videoflag~q\ & ((!\U4|U3|LNCNT[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|videoflag~q\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|STATE~5_combout\,
	datad => \U4|U3|LNCNT[2]~0_combout\,
	combout => \U4|U3|LNCNT[2]~1_combout\);

-- Location: LCCOMB_X61_Y51_N28
\U4|U3|LNCNT[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[2]~2_combout\ = (!\U4|U3|STATE\(2) & (!\U4|U3|STATE\(0) & \U4|U3|LNCNT[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|LNCNT[2]~1_combout\,
	combout => \U4|U3|LNCNT[2]~2_combout\);

-- Location: FF_X63_Y51_N1
\U4|U3|LNCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux27~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|LNCNT[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(0));

-- Location: LCCOMB_X63_Y51_N30
\U4|U3|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~2_combout\ = \U4|U3|LNCNT\(1) $ (\U4|U3|LNCNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|LNCNT\(1),
	datad => \U4|U3|LNCNT\(0),
	combout => \U4|U3|Add4~2_combout\);

-- Location: FF_X63_Y51_N31
\U4|U3|LNCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add4~2_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(1));

-- Location: LCCOMB_X63_Y51_N20
\U4|U3|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~1_combout\ = \U4|U3|LNCNT\(2) $ (((\U4|U3|LNCNT\(1) & \U4|U3|LNCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|LNCNT\(0),
	datac => \U4|U3|LNCNT\(2),
	combout => \U4|U3|Add4~1_combout\);

-- Location: FF_X63_Y51_N21
\U4|U3|LNCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add4~1_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(2));

-- Location: LCCOMB_X61_Y50_N0
\U4|U3|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~0_combout\ = \U4|U3|LNCNT\(3) $ (((\U4|U3|LNCNT\(0) & (\U4|U3|LNCNT\(1) & \U4|U3|LNCNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U4|U3|LNCNT\(1),
	datac => \U4|U3|LNCNT\(3),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|Add4~0_combout\);

-- Location: FF_X61_Y50_N1
\U4|U3|LNCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add4~0_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(3));

-- Location: LCCOMB_X63_Y51_N22
\U4|U3|LNAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~0_combout\ = (\U1|bus_vga_char\(12) & (\U4|U3|LNCNT\(3))) # (!\U1|bus_vga_char\(12) & ((\U4|U3|LNCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|LNCNT\(3),
	datac => \U1|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|LNAUX~0_combout\);

-- Location: LCCOMB_X59_Y51_N4
\U4|U3|LNAUX[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX[3]~1_combout\ = (\U4|U3|STATE\(0) & (\KEY[0]~input_o\ & (!\U4|U3|STATE\(1) & !\U4|U3|STATE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(0),
	datab => \KEY[0]~input_o\,
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|LNAUX[3]~1_combout\);

-- Location: FF_X63_Y51_N23
\U4|U3|CHARADDR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~0_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(2));

-- Location: LCCOMB_X63_Y51_N18
\U4|U3|LNAUX~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~3_combout\ = (!\U1|bus_vga_char\(12) & \U4|U3|LNCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(3),
	combout => \U4|U3|LNAUX~3_combout\);

-- Location: FF_X63_Y51_N19
\U4|U3|LNAUX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~3_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNAUX\(3));

-- Location: LCCOMB_X63_Y51_N8
\U4|U3|LNAUX~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~4_combout\ = (\U1|bus_vga_char\(12) & (\U4|U3|LNCNT\(1))) # (!\U1|bus_vga_char\(12) & ((\U4|U3|LNCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|LNCNT\(0),
	datad => \U1|bus_vga_char\(12),
	combout => \U4|U3|LNAUX~4_combout\);

-- Location: FF_X63_Y51_N9
\U4|U3|CHARADDR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~4_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(0));

-- Location: LCCOMB_X63_Y51_N24
\U4|U3|LNAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~2_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U3|LNCNT\(2)))) # (!\U1|bus_vga_char\(12) & (\U4|U3|LNCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|LNCNT\(2),
	datad => \U1|bus_vga_char\(12),
	combout => \U4|U3|LNAUX~2_combout\);

-- Location: FF_X63_Y51_N25
\U4|U3|CHARADDR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~2_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(1));

-- Location: LCCOMB_X63_Y51_N14
\U4|U3|STATE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE~4_combout\ = (\U4|U3|CHARADDR\(2) & (!\U4|U3|LNAUX\(3) & (\U4|U3|CHARADDR\(0) & \U4|U3|CHARADDR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|CHARADDR\(2),
	datab => \U4|U3|LNAUX\(3),
	datac => \U4|U3|CHARADDR\(0),
	datad => \U4|U3|CHARADDR\(1),
	combout => \U4|U3|STATE~4_combout\);

-- Location: LCCOMB_X58_Y51_N26
\U4|U3|STATE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE~3_combout\ = (\U4|U3|LNCNT\(2) & (\U4|U3|LNCNT\(3) & (\U4|U3|LNCNT\(1) & \U4|U3|LNCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(2),
	datab => \U4|U3|LNCNT\(3),
	datac => \U4|U3|LNCNT\(1),
	datad => \U4|U3|LNCNT\(0),
	combout => \U4|U3|STATE~3_combout\);

-- Location: LCCOMB_X58_Y51_N8
\U4|U3|STATE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE~5_combout\ = ((\U1|bus_vga_char\(12) & ((\U4|U3|STATE~3_combout\))) # (!\U1|bus_vga_char\(12) & (\U4|U3|STATE~4_combout\))) # (!\U4|U3|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U3|STATE~4_combout\,
	datac => \U4|U3|STATE~3_combout\,
	datad => \U4|U3|process_0~1_combout\,
	combout => \U4|U3|STATE~5_combout\);

-- Location: LCCOMB_X58_Y51_N22
\U4|U3|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~0_combout\ = (!\U4|U3|STATE\(0) & ((\U4|U3|STATE\(2) & (!\U4|U3|STATE\(1))) # (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(1) & \U4|U3|STATE~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE~5_combout\,
	combout => \U4|U3|Mux48~0_combout\);

-- Location: LCCOMB_X62_Y51_N2
\U4|U3|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~1_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\) # 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|Mux48~1_combout\);

-- Location: LCCOMB_X61_Y51_N2
\U4|U3|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~2_combout\ = (\U4|U3|Mux48~1_combout\) # ((\U1|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # (!\U1|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \U4|U3|Mux48~1_combout\,
	combout => \U4|U3|Mux48~2_combout\);

-- Location: LCCOMB_X60_Y51_N28
\U4|U3|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~3_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\ & (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\ & (((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\)) # (!\U1|bus_vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\,
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\,
	combout => \U4|U3|Mux48~3_combout\);

-- Location: LCCOMB_X61_Y51_N20
\U4|U3|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~4_combout\ = (\U4|U3|Mux48~2_combout\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\ & !\U1|bus_vga_char\(12))) # (!\U4|U3|Mux48~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\,
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U3|Mux48~2_combout\,
	datad => \U4|U3|Mux48~3_combout\,
	combout => \U4|U3|Mux48~4_combout\);

-- Location: LCCOMB_X61_Y51_N16
\U4|U3|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~5_combout\ = (\U4|U3|Mux48~0_combout\) # ((\U4|U3|PIXCNT[0]~0_combout\ & (!\U4|U3|process_0~23_combout\ & \U4|U3|Mux48~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT[0]~0_combout\,
	datab => \U4|U3|process_0~23_combout\,
	datac => \U4|U3|Mux48~0_combout\,
	datad => \U4|U3|Mux48~4_combout\,
	combout => \U4|U3|Mux48~5_combout\);

-- Location: FF_X61_Y51_N17
\U4|U3|STATE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux48~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(0));

-- Location: LCCOMB_X58_Y51_N30
\U4|U3|PIXCNT[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~1_combout\ = (\U4|U3|STATE\(2)) # ((\U4|U3|STATE\(1) & ((\U4|U3|process_0~1_combout\) # (\U4|U3|STATE\(0)))) # (!\U4|U3|STATE\(1) & ((!\U4|U3|STATE\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|process_0~1_combout\,
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|PIXCNT[0]~1_combout\);

-- Location: LCCOMB_X59_Y50_N30
\U4|U3|PIXCNT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~4_combout\ = (\U4|U3|PIXCNT\(0) & ((\U4|U3|PIXCNT[0]~1_combout\))) # (!\U4|U3|PIXCNT\(0) & (\U4|U3|STATE\(1) & !\U4|U3|PIXCNT[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datac => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|PIXCNT[0]~1_combout\,
	combout => \U4|U3|PIXCNT[0]~4_combout\);

-- Location: FF_X59_Y50_N31
\U4|U3|PIXCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[0]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(0));

-- Location: LCCOMB_X59_Y50_N0
\U4|U3|PIXCNT[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[1]~3_combout\ = (\U4|U3|PIXCNT[0]~1_combout\ & (((\U4|U3|PIXCNT\(1))))) # (!\U4|U3|PIXCNT[0]~1_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|PIXCNT\(0) $ (\U4|U3|PIXCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(0),
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT[0]~1_combout\,
	combout => \U4|U3|PIXCNT[1]~3_combout\);

-- Location: FF_X59_Y50_N1
\U4|U3|PIXCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[1]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(1));

-- Location: LCCOMB_X59_Y50_N6
\U4|U3|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add5~0_combout\ = \U4|U3|PIXCNT\(2) $ (((\U4|U3|PIXCNT\(0) & \U4|U3|PIXCNT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(0),
	datab => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|Add5~0_combout\);

-- Location: LCCOMB_X59_Y50_N16
\U4|U3|PIXCNT[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[2]~5_combout\ = (\U4|U3|PIXCNT[0]~1_combout\ & (((\U4|U3|PIXCNT\(2))))) # (!\U4|U3|PIXCNT[0]~1_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|Add5~0_combout\,
	datac => \U4|U3|PIXCNT\(2),
	datad => \U4|U3|PIXCNT[0]~1_combout\,
	combout => \U4|U3|PIXCNT[2]~5_combout\);

-- Location: FF_X59_Y50_N17
\U4|U3|PIXCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[2]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(2));

-- Location: LCCOMB_X59_Y50_N20
\U4|U3|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~0_combout\ = (\U4|U3|PIXCNT\(0) & (\U4|U3|PIXCNT\(2) & \U4|U3|PIXCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(0),
	datab => \U4|U3|PIXCNT\(2),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|process_0~0_combout\);

-- Location: LCCOMB_X59_Y51_N20
\U4|U3|PIXCNT[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[3]~2_combout\ = (\U4|U3|PIXCNT[0]~1_combout\ & (((\U4|U3|PIXCNT\(3))))) # (!\U4|U3|PIXCNT[0]~1_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|PIXCNT\(3) $ (\U4|U3|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|PIXCNT[0]~1_combout\,
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|PIXCNT[3]~2_combout\);

-- Location: FF_X59_Y51_N21
\U4|U3|PIXCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[3]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(3));

-- Location: LCCOMB_X58_Y51_N24
\U4|U3|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~1_combout\ = (\U4|U3|process_0~0_combout\ & ((\U4|U3|PIXCNT\(3)) # (!\U1|bus_vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|process_0~1_combout\);

-- Location: LCCOMB_X58_Y51_N4
\U4|U3|STATE[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~1_combout\ = (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(0)) # ((!\U4|U3|process_0~1_combout\ & \U4|U3|STATE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|process_0~1_combout\,
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|STATE\(0),
	combout => \U4|U3|STATE[1]~1_combout\);

-- Location: FF_X58_Y51_N5
\U4|U3|STATE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|STATE[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(1));

-- Location: LCCOMB_X58_Y51_N28
\U4|U3|STATE[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~0_combout\ = (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(1) & !\U4|U3|STATE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|STATE\(0),
	combout => \U4|U3|STATE[2]~0_combout\);

-- Location: LCCOMB_X58_Y51_N6
\U4|U3|STATE[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~2_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U4|U3|process_0~0_combout\ & ((\U4|U3|PIXCNT\(3)) # (!\U1|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|STATE[2]~2_combout\);

-- Location: FF_X58_Y51_N7
\U4|U3|STATE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|STATE[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(2));

-- Location: LCCOMB_X58_Y51_N12
\U4|U3|DATA_QUEUE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA_QUEUE~0_combout\ = (\U4|U3|STATE\(2) & (\U4|U3|STATE\(1) & (\U4|U3|DATA_QUEUE~q\))) # (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(1) & ((!\U4|U3|STATE\(0)))) # (!\U4|U3|STATE\(1) & (\U4|U3|DATA_QUEUE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|DATA_QUEUE~q\,
	datad => \U4|U3|STATE\(0),
	combout => \U4|U3|DATA_QUEUE~0_combout\);

-- Location: FF_X58_Y51_N13
\U4|U3|DATA_QUEUE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA_QUEUE~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA_QUEUE~q\);

-- Location: LCCOMB_X55_Y47_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) $ (((VCC) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X55_Y47_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ = \U4|U4|inst6~4_combout\ $ (((\U4|U3|DATA_QUEUE~q\ & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|DATA_QUEUE~q\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\);

-- Location: FF_X55_Y47_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LCCOMB_X55_Y47_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X55_Y47_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LCCOMB_X55_Y47_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X55_Y47_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LCCOMB_X55_Y47_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X55_Y47_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LCCOMB_X55_Y47_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X55_Y47_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LCCOMB_X55_Y47_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X55_Y47_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LCCOMB_X55_Y47_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X55_Y47_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LCCOMB_X55_Y47_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\);

-- Location: FF_X55_Y47_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LCCOMB_X55_Y47_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\);

-- Location: LCCOMB_X54_Y47_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\);

-- Location: LCCOMB_X55_Y47_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\);

-- Location: FF_X55_Y47_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8));

-- Location: LCCOMB_X55_Y47_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\);

-- Location: FF_X55_Y47_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9));

-- Location: LCCOMB_X55_Y47_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\);

-- Location: FF_X55_Y47_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10));

-- Location: LCCOMB_X55_Y47_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\);

-- Location: FF_X55_Y47_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11));

-- Location: LCCOMB_X54_Y47_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\);

-- Location: LCCOMB_X54_Y47_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\);

-- Location: LCCOMB_X54_Y47_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ = (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\) # ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\);

-- Location: FF_X54_Y47_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LCCOMB_X55_Y47_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (\U4|U3|DATA_QUEUE~q\ & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|DATA_QUEUE~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: FF_X54_Y47_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1));

-- Location: FF_X54_Y47_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LCCOMB_X54_Y47_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # (!\U4|U4|inst6~4_combout\)))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\U4|U4|inst6~4_combout\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (!\U4|U4|inst6~4_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X54_Y47_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LCCOMB_X54_Y47_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\U4|U4|inst6~4_combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (!\U4|U4|inst6~4_combout\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\U4|U4|inst6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCCOMB_X55_Y47_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LCCOMB_X54_Y47_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: LCCOMB_X54_Y47_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: LCCOMB_X54_Y47_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: LCCOMB_X54_Y47_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))) # (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X54_Y47_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\) # ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \U4|U4|inst6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: FF_X54_Y47_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LCCOMB_X54_Y47_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: LCCOMB_X54_Y47_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X54_Y47_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ & (((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X54_Y47_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LCCOMB_X56_Y43_N28
\U4|U4|inst|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~0_combout\ = ((!\U4|U4|inst|Hcnt\(3) & ((!\U4|U4|inst|Hcnt\(2)) # (!\U4|U4|inst|Hcnt\(1))))) # (!\U4|U4|inst|Hcnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datab => \U4|U4|inst|Hcnt\(1),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|Hcnt\(2),
	combout => \U4|U4|inst|LessThan9~0_combout\);

-- Location: LCCOMB_X55_Y43_N26
\U4|U4|inst|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~1_combout\ = (!\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Hcnt\(5) & \U4|U4|inst|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(6),
	datac => \U4|U4|inst|Hcnt\(5),
	datad => \U4|U4|inst|LessThan9~0_combout\,
	combout => \U4|U4|inst|LessThan9~1_combout\);

-- Location: LCCOMB_X55_Y43_N12
\U4|U4|inst|LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan10~0_combout\ = (\U4|U4|inst|Vcnt\(3)) # ((\U4|U4|inst|Vcnt\(1)) # ((\U4|U4|inst|Vcnt\(4)) # (\U4|U4|inst|Vcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(1),
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|Vcnt\(2),
	combout => \U4|U4|inst|LessThan10~0_combout\);

-- Location: LCCOMB_X54_Y44_N6
\U4|U4|inst6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~2_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|LessThan7~0_combout\ & ((\U4|U4|inst|Vcnt\(0)) # (\U4|U4|inst|LessThan10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(0),
	datab => \U4|U4|inst|Vcnt\(9),
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|LessThan10~0_combout\,
	combout => \U4|U4|inst6~2_combout\);

-- Location: LCCOMB_X54_Y44_N26
\U4|U4|inst6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~3_combout\ = (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst6~2_combout\ & ((\U4|U4|inst|LessThan9~1_combout\) # (!\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|LessThan9~1_combout\,
	datad => \U4|U4|inst6~2_combout\,
	combout => \U4|U4|inst6~3_combout\);

-- Location: LCCOMB_X54_Y44_N18
\U4|U4|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~0_combout\ = (!\CLOCK_50~input_o\ & \U5|U1|lpm_ff_component|dffs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CLOCK_50~input_o\,
	datad => \U5|U1|lpm_ff_component|dffs\(0),
	combout => \U4|U4|inst6~0_combout\);

-- Location: LCCOMB_X54_Y44_N22
\U4|U4|inst6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\U4|U4|inst6~0_combout\) # ((\U4|U4|inst6~1_combout\ & \U4|U4|inst6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~1_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\,
	datac => \U4|U4|inst6~3_combout\,
	datad => \U4|U4|inst6~0_combout\,
	combout => \U4|U4|inst6~4_combout\);

-- Location: LCCOMB_X54_Y47_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1)))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\);

-- Location: FF_X54_Y47_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0));

-- Location: LCCOMB_X54_Y47_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0) & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\);

-- Location: LCCOMB_X55_Y48_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\);

-- Location: FF_X60_Y50_N29
\U4|U3|OUTDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~23_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(13));

-- Location: LCCOMB_X62_Y50_N16
\U4|U3|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux37~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|Mux37~0_combout\);

-- Location: FF_X62_Y50_N17
\U4|U3|YP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux37~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(7));

-- Location: LCCOMB_X62_Y50_N2
\U4|U3|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux38~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|Mux38~0_combout\);

-- Location: FF_X62_Y50_N3
\U4|U3|YP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux38~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(6));

-- Location: LCCOMB_X62_Y50_N20
\U4|U3|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux39~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|Mux39~0_combout\);

-- Location: FF_X62_Y50_N21
\U4|U3|YP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux39~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(5));

-- Location: LCCOMB_X61_Y50_N2
\U4|U3|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux40~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux40~0_combout\);

-- Location: FF_X61_Y50_N3
\U4|U3|YP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux40~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(4));

-- Location: LCCOMB_X62_Y50_N30
\U4|U3|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux41~0_combout\ = (!\U1|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux41~0_combout\);

-- Location: FF_X62_Y50_N31
\U4|U3|YP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux41~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(3));

-- Location: LCCOMB_X61_Y50_N22
\U4|U3|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~0_combout\ = (\U4|U3|YP\(3) & (\U4|U3|LNCNT\(3) $ (VCC))) # (!\U4|U3|YP\(3) & (\U4|U3|LNCNT\(3) & VCC))
-- \U4|U3|Add1~1\ = CARRY((\U4|U3|YP\(3) & \U4|U3|LNCNT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(3),
	datab => \U4|U3|LNCNT\(3),
	datad => VCC,
	combout => \U4|U3|Add1~0_combout\,
	cout => \U4|U3|Add1~1\);

-- Location: LCCOMB_X61_Y50_N24
\U4|U3|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~2_combout\ = (\U4|U3|YP\(4) & (!\U4|U3|Add1~1\)) # (!\U4|U3|YP\(4) & ((\U4|U3|Add1~1\) # (GND)))
-- \U4|U3|Add1~3\ = CARRY((!\U4|U3|Add1~1\) # (!\U4|U3|YP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|YP\(4),
	datad => VCC,
	cin => \U4|U3|Add1~1\,
	combout => \U4|U3|Add1~2_combout\,
	cout => \U4|U3|Add1~3\);

-- Location: LCCOMB_X61_Y50_N26
\U4|U3|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~4_combout\ = (\U4|U3|YP\(5) & (\U4|U3|Add1~3\ $ (GND))) # (!\U4|U3|YP\(5) & (!\U4|U3|Add1~3\ & VCC))
-- \U4|U3|Add1~5\ = CARRY((\U4|U3|YP\(5) & !\U4|U3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(5),
	datad => VCC,
	cin => \U4|U3|Add1~3\,
	combout => \U4|U3|Add1~4_combout\,
	cout => \U4|U3|Add1~5\);

-- Location: LCCOMB_X61_Y50_N28
\U4|U3|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~6_combout\ = (\U4|U3|YP\(6) & (!\U4|U3|Add1~5\)) # (!\U4|U3|YP\(6) & ((\U4|U3|Add1~5\) # (GND)))
-- \U4|U3|Add1~7\ = CARRY((!\U4|U3|Add1~5\) # (!\U4|U3|YP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(6),
	datad => VCC,
	cin => \U4|U3|Add1~5\,
	combout => \U4|U3|Add1~6_combout\,
	cout => \U4|U3|Add1~7\);

-- Location: LCCOMB_X61_Y50_N30
\U4|U3|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~8_combout\ = \U4|U3|Add1~7\ $ (!\U4|U3|YP\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|YP\(7),
	cin => \U4|U3|Add1~7\,
	combout => \U4|U3|Add1~8_combout\);

-- Location: LCCOMB_X61_Y50_N4
\U4|U3|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~0_combout\ = (\U4|U3|LNCNT\(0) & (\U4|U3|LNCNT\(2) $ (VCC))) # (!\U4|U3|LNCNT\(0) & (\U4|U3|LNCNT\(2) & VCC))
-- \U4|U3|Add2~1\ = CARRY((\U4|U3|LNCNT\(0) & \U4|U3|LNCNT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U4|U3|LNCNT\(2),
	datad => VCC,
	combout => \U4|U3|Add2~0_combout\,
	cout => \U4|U3|Add2~1\);

-- Location: LCCOMB_X61_Y50_N6
\U4|U3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~2_combout\ = (\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (\U4|U3|Add2~1\ & VCC)) # (!\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)))) # (!\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add2~1\) # 
-- (GND)))))
-- \U4|U3|Add2~3\ = CARRY((\U4|U3|Add1~0_combout\ & (!\U4|U3|LNCNT\(1) & !\U4|U3|Add2~1\)) # (!\U4|U3|Add1~0_combout\ & ((!\U4|U3|Add2~1\) # (!\U4|U3|LNCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~0_combout\,
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|Add2~1\,
	combout => \U4|U3|Add2~2_combout\,
	cout => \U4|U3|Add2~3\);

-- Location: LCCOMB_X61_Y50_N8
\U4|U3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~4_combout\ = ((\U4|U3|LNCNT\(2) $ (\U4|U3|Add1~2_combout\ $ (!\U4|U3|Add2~3\)))) # (GND)
-- \U4|U3|Add2~5\ = CARRY((\U4|U3|LNCNT\(2) & ((\U4|U3|Add1~2_combout\) # (!\U4|U3|Add2~3\))) # (!\U4|U3|LNCNT\(2) & (\U4|U3|Add1~2_combout\ & !\U4|U3|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(2),
	datab => \U4|U3|Add1~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~3\,
	combout => \U4|U3|Add2~4_combout\,
	cout => \U4|U3|Add2~5\);

-- Location: LCCOMB_X61_Y50_N10
\U4|U3|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~6_combout\ = (\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~0_combout\ & (\U4|U3|Add2~5\ & VCC)) # (!\U4|U3|Add1~0_combout\ & (!\U4|U3|Add2~5\)))) # (!\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~0_combout\ & (!\U4|U3|Add2~5\)) # (!\U4|U3|Add1~0_combout\ & 
-- ((\U4|U3|Add2~5\) # (GND)))))
-- \U4|U3|Add2~7\ = CARRY((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add1~0_combout\ & !\U4|U3|Add2~5\)) # (!\U4|U3|Add1~4_combout\ & ((!\U4|U3|Add2~5\) # (!\U4|U3|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~4_combout\,
	datab => \U4|U3|Add1~0_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~5\,
	combout => \U4|U3|Add2~6_combout\,
	cout => \U4|U3|Add2~7\);

-- Location: LCCOMB_X61_Y50_N12
\U4|U3|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~8_combout\ = ((\U4|U3|Add1~2_combout\ $ (\U4|U3|Add1~6_combout\ $ (!\U4|U3|Add2~7\)))) # (GND)
-- \U4|U3|Add2~9\ = CARRY((\U4|U3|Add1~2_combout\ & ((\U4|U3|Add1~6_combout\) # (!\U4|U3|Add2~7\))) # (!\U4|U3|Add1~2_combout\ & (\U4|U3|Add1~6_combout\ & !\U4|U3|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~2_combout\,
	datab => \U4|U3|Add1~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~7\,
	combout => \U4|U3|Add2~8_combout\,
	cout => \U4|U3|Add2~9\);

-- Location: LCCOMB_X61_Y50_N14
\U4|U3|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~10_combout\ = (\U4|U3|Add1~8_combout\ & ((\U4|U3|Add1~4_combout\ & (\U4|U3|Add2~9\ & VCC)) # (!\U4|U3|Add1~4_combout\ & (!\U4|U3|Add2~9\)))) # (!\U4|U3|Add1~8_combout\ & ((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add2~9\)) # (!\U4|U3|Add1~4_combout\ 
-- & ((\U4|U3|Add2~9\) # (GND)))))
-- \U4|U3|Add2~11\ = CARRY((\U4|U3|Add1~8_combout\ & (!\U4|U3|Add1~4_combout\ & !\U4|U3|Add2~9\)) # (!\U4|U3|Add1~8_combout\ & ((!\U4|U3|Add2~9\) # (!\U4|U3|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~8_combout\,
	datab => \U4|U3|Add1~4_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~9\,
	combout => \U4|U3|Add2~10_combout\,
	cout => \U4|U3|Add2~11\);

-- Location: LCCOMB_X61_Y51_N22
\U4|U3|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux28~0_combout\ = (\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\)) # (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68_combout\,
	combout => \U4|U3|Mux28~0_combout\);

-- Location: FF_X61_Y51_N23
\U4|U3|XP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux28~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(8));

-- Location: LCCOMB_X59_Y51_N28
\U4|U3|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux29~0_combout\ = (\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\)) # (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69_combout\,
	combout => \U4|U3|Mux29~0_combout\);

-- Location: FF_X59_Y51_N29
\U4|U3|XP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux29~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(7));

-- Location: LCCOMB_X59_Y51_N30
\U4|U3|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux30~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\,
	combout => \U4|U3|Mux30~0_combout\);

-- Location: FF_X59_Y51_N31
\U4|U3|XP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux30~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(6));

-- Location: LCCOMB_X62_Y51_N14
\U4|U3|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux31~0_combout\ = (\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\))) # (!\U1|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71_combout\,
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\,
	combout => \U4|U3|Mux31~0_combout\);

-- Location: FF_X62_Y51_N15
\U4|U3|XP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux31~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(5));

-- Location: LCCOMB_X62_Y51_N20
\U4|U3|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux32~0_combout\ = (\U1|bus_vga_char\(12) & (\U1|bus_vga_pos\(0))) # (!\U1|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(12),
	datab => \U1|bus_vga_pos\(0),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72_combout\,
	combout => \U4|U3|Mux32~0_combout\);

-- Location: FF_X62_Y51_N21
\U4|U3|XP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux32~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(4));

-- Location: LCCOMB_X62_Y50_N14
\U4|U3|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux33~0_combout\ = (\U1|bus_vga_pos\(0) & !\U1|bus_vga_char\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_pos\(0),
	datad => \U1|bus_vga_char\(12),
	combout => \U4|U3|Mux33~0_combout\);

-- Location: FF_X59_Y51_N7
\U4|U3|XP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Mux33~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|XP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(3));

-- Location: LCCOMB_X59_Y51_N6
\U4|U3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~0_combout\ = (\U4|U3|XP\(3) & (\U4|U3|PIXCNT\(3) $ (VCC))) # (!\U4|U3|XP\(3) & (\U4|U3|PIXCNT\(3) & VCC))
-- \U4|U3|Add0~1\ = CARRY((\U4|U3|XP\(3) & \U4|U3|PIXCNT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(3),
	datab => \U4|U3|PIXCNT\(3),
	datad => VCC,
	combout => \U4|U3|Add0~0_combout\,
	cout => \U4|U3|Add0~1\);

-- Location: LCCOMB_X59_Y51_N8
\U4|U3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~2_combout\ = (\U4|U3|XP\(4) & (!\U4|U3|Add0~1\)) # (!\U4|U3|XP\(4) & ((\U4|U3|Add0~1\) # (GND)))
-- \U4|U3|Add0~3\ = CARRY((!\U4|U3|Add0~1\) # (!\U4|U3|XP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(4),
	datad => VCC,
	cin => \U4|U3|Add0~1\,
	combout => \U4|U3|Add0~2_combout\,
	cout => \U4|U3|Add0~3\);

-- Location: LCCOMB_X59_Y51_N10
\U4|U3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~4_combout\ = (\U4|U3|XP\(5) & (\U4|U3|Add0~3\ $ (GND))) # (!\U4|U3|XP\(5) & (!\U4|U3|Add0~3\ & VCC))
-- \U4|U3|Add0~5\ = CARRY((\U4|U3|XP\(5) & !\U4|U3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(5),
	datad => VCC,
	cin => \U4|U3|Add0~3\,
	combout => \U4|U3|Add0~4_combout\,
	cout => \U4|U3|Add0~5\);

-- Location: LCCOMB_X59_Y51_N12
\U4|U3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~6_combout\ = (\U4|U3|XP\(6) & (!\U4|U3|Add0~5\)) # (!\U4|U3|XP\(6) & ((\U4|U3|Add0~5\) # (GND)))
-- \U4|U3|Add0~7\ = CARRY((!\U4|U3|Add0~5\) # (!\U4|U3|XP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(6),
	datad => VCC,
	cin => \U4|U3|Add0~5\,
	combout => \U4|U3|Add0~6_combout\,
	cout => \U4|U3|Add0~7\);

-- Location: LCCOMB_X59_Y51_N14
\U4|U3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~8_combout\ = (\U4|U3|XP\(7) & (\U4|U3|Add0~7\ $ (GND))) # (!\U4|U3|XP\(7) & (!\U4|U3|Add0~7\ & VCC))
-- \U4|U3|Add0~9\ = CARRY((\U4|U3|XP\(7) & !\U4|U3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(7),
	datad => VCC,
	cin => \U4|U3|Add0~7\,
	combout => \U4|U3|Add0~8_combout\,
	cout => \U4|U3|Add0~9\);

-- Location: LCCOMB_X59_Y51_N16
\U4|U3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~10_combout\ = \U4|U3|XP\(8) $ (\U4|U3|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(8),
	cin => \U4|U3|Add0~9\,
	combout => \U4|U3|Add0~10_combout\);

-- Location: LCCOMB_X60_Y50_N6
\U4|U3|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~0_combout\ = (\U4|U3|Add0~6_combout\ & (\U4|U3|LNCNT\(0) $ (VCC))) # (!\U4|U3|Add0~6_combout\ & (\U4|U3|LNCNT\(0) & VCC))
-- \U4|U3|Add3~1\ = CARRY((\U4|U3|Add0~6_combout\ & \U4|U3|LNCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~6_combout\,
	datab => \U4|U3|LNCNT\(0),
	datad => VCC,
	combout => \U4|U3|Add3~0_combout\,
	cout => \U4|U3|Add3~1\);

-- Location: LCCOMB_X60_Y50_N8
\U4|U3|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~2_combout\ = (\U4|U3|Add0~8_combout\ & ((\U4|U3|LNCNT\(1) & (\U4|U3|Add3~1\ & VCC)) # (!\U4|U3|LNCNT\(1) & (!\U4|U3|Add3~1\)))) # (!\U4|U3|Add0~8_combout\ & ((\U4|U3|LNCNT\(1) & (!\U4|U3|Add3~1\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add3~1\) # 
-- (GND)))))
-- \U4|U3|Add3~3\ = CARRY((\U4|U3|Add0~8_combout\ & (!\U4|U3|LNCNT\(1) & !\U4|U3|Add3~1\)) # (!\U4|U3|Add0~8_combout\ & ((!\U4|U3|Add3~1\) # (!\U4|U3|LNCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~8_combout\,
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|Add3~1\,
	combout => \U4|U3|Add3~2_combout\,
	cout => \U4|U3|Add3~3\);

-- Location: LCCOMB_X60_Y50_N10
\U4|U3|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~4_combout\ = ((\U4|U3|Add0~10_combout\ $ (\U4|U3|Add2~0_combout\ $ (!\U4|U3|Add3~3\)))) # (GND)
-- \U4|U3|Add3~5\ = CARRY((\U4|U3|Add0~10_combout\ & ((\U4|U3|Add2~0_combout\) # (!\U4|U3|Add3~3\))) # (!\U4|U3|Add0~10_combout\ & (\U4|U3|Add2~0_combout\ & !\U4|U3|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~10_combout\,
	datab => \U4|U3|Add2~0_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~3\,
	combout => \U4|U3|Add3~4_combout\,
	cout => \U4|U3|Add3~5\);

-- Location: LCCOMB_X60_Y50_N12
\U4|U3|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~6_combout\ = (\U4|U3|Add2~2_combout\ & (!\U4|U3|Add3~5\)) # (!\U4|U3|Add2~2_combout\ & ((\U4|U3|Add3~5\) # (GND)))
-- \U4|U3|Add3~7\ = CARRY((!\U4|U3|Add3~5\) # (!\U4|U3|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~5\,
	combout => \U4|U3|Add3~6_combout\,
	cout => \U4|U3|Add3~7\);

-- Location: LCCOMB_X60_Y50_N14
\U4|U3|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~8_combout\ = (\U4|U3|Add2~4_combout\ & (\U4|U3|Add3~7\ $ (GND))) # (!\U4|U3|Add2~4_combout\ & (!\U4|U3|Add3~7\ & VCC))
-- \U4|U3|Add3~9\ = CARRY((\U4|U3|Add2~4_combout\ & !\U4|U3|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~7\,
	combout => \U4|U3|Add3~8_combout\,
	cout => \U4|U3|Add3~9\);

-- Location: LCCOMB_X60_Y50_N16
\U4|U3|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~10_combout\ = (\U4|U3|Add2~6_combout\ & (!\U4|U3|Add3~9\)) # (!\U4|U3|Add2~6_combout\ & ((\U4|U3|Add3~9\) # (GND)))
-- \U4|U3|Add3~11\ = CARRY((!\U4|U3|Add3~9\) # (!\U4|U3|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~9\,
	combout => \U4|U3|Add3~10_combout\,
	cout => \U4|U3|Add3~11\);

-- Location: LCCOMB_X60_Y50_N18
\U4|U3|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~12_combout\ = (\U4|U3|Add2~8_combout\ & (\U4|U3|Add3~11\ $ (GND))) # (!\U4|U3|Add2~8_combout\ & (!\U4|U3|Add3~11\ & VCC))
-- \U4|U3|Add3~13\ = CARRY((\U4|U3|Add2~8_combout\ & !\U4|U3|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~11\,
	combout => \U4|U3|Add3~12_combout\,
	cout => \U4|U3|Add3~13\);

-- Location: LCCOMB_X60_Y50_N20
\U4|U3|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~14_combout\ = (\U4|U3|Add2~10_combout\ & (!\U4|U3|Add3~13\)) # (!\U4|U3|Add2~10_combout\ & ((\U4|U3|Add3~13\) # (GND)))
-- \U4|U3|Add3~15\ = CARRY((!\U4|U3|Add3~13\) # (!\U4|U3|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~13\,
	combout => \U4|U3|Add3~14_combout\,
	cout => \U4|U3|Add3~15\);

-- Location: LCCOMB_X60_Y50_N28
\U4|U3|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~23_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~14_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(13),
	datad => \U4|U3|Add3~14_combout\,
	combout => \U4|U3|Add3~23_combout\);

-- Location: FF_X60_Y50_N21
\U4|U3|DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~23_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(13));

-- Location: LCCOMB_X56_Y48_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X56_Y48_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X56_Y48_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X56_Y48_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X56_Y48_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X56_Y48_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X56_Y48_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X56_Y48_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X56_Y48_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X56_Y48_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X56_Y48_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X56_Y48_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X56_Y48_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X56_Y48_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LCCOMB_X56_Y48_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: FF_X56_Y48_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LCCOMB_X56_Y48_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X56_Y48_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LCCOMB_X56_Y48_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X56_Y48_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LCCOMB_X56_Y48_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X56_Y48_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LCCOMB_X56_Y48_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\);

-- Location: FF_X56_Y48_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: FF_X55_Y48_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X55_Y48_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X55_Y48_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LCCOMB_X55_Y48_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: FF_X55_Y48_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X54_Y48_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X54_Y48_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\);

-- Location: FF_X54_Y48_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LCCOMB_X55_Y48_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LCCOMB_X54_Y48_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y48_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X55_Y48_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X55_Y48_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LCCOMB_X54_Y48_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y48_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X55_Y48_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCCOMB_X55_Y48_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: FF_X55_Y48_N1
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X54_Y48_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y48_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LCCOMB_X55_Y48_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X55_Y48_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCCOMB_X54_Y48_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y48_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LCCOMB_X55_Y48_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X55_Y48_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X54_Y48_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X54_Y48_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LCCOMB_X55_Y48_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X55_Y48_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LCCOMB_X54_Y48_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\);

-- Location: FF_X54_Y48_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: LCCOMB_X55_Y48_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: LCCOMB_X54_Y48_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\);

-- Location: FF_X54_Y48_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7));

-- Location: FF_X55_Y48_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8));

-- Location: LCCOMB_X55_Y48_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\);

-- Location: FF_X55_Y48_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9));

-- Location: LCCOMB_X54_Y48_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\);

-- Location: FF_X54_Y48_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8));

-- Location: LCCOMB_X55_Y48_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\);

-- Location: FF_X55_Y48_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10));

-- Location: LCCOMB_X54_Y48_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\);

-- Location: FF_X54_Y48_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9));

-- Location: LCCOMB_X55_Y48_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\);

-- Location: FF_X55_Y48_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11));

-- Location: LCCOMB_X54_Y48_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10) $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\);

-- Location: FF_X54_Y48_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10));

-- Location: LCCOMB_X55_Y48_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\);

-- Location: FF_X59_Y50_N11
\U4|U3|OUTDATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(16));

-- Location: LCCOMB_X61_Y50_N16
\U4|U3|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~12_combout\ = (\U4|U3|Add1~6_combout\ & (\U4|U3|Add2~11\ $ (GND))) # (!\U4|U3|Add1~6_combout\ & (!\U4|U3|Add2~11\ & VCC))
-- \U4|U3|Add2~13\ = CARRY((\U4|U3|Add1~6_combout\ & !\U4|U3|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add1~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~11\,
	combout => \U4|U3|Add2~12_combout\,
	cout => \U4|U3|Add2~13\);

-- Location: LCCOMB_X61_Y50_N18
\U4|U3|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~14_combout\ = (\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~13\)) # (!\U4|U3|Add1~8_combout\ & ((\U4|U3|Add2~13\) # (GND)))
-- \U4|U3|Add2~15\ = CARRY((!\U4|U3|Add2~13\) # (!\U4|U3|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~13\,
	combout => \U4|U3|Add2~14_combout\,
	cout => \U4|U3|Add2~15\);

-- Location: LCCOMB_X61_Y50_N20
\U4|U3|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~16_combout\ = !\U4|U3|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U3|Add2~15\,
	combout => \U4|U3|Add2~16_combout\);

-- Location: LCCOMB_X60_Y50_N22
\U4|U3|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~16_combout\ = (\U4|U3|Add2~12_combout\ & (\U4|U3|Add3~15\ $ (GND))) # (!\U4|U3|Add2~12_combout\ & (!\U4|U3|Add3~15\ & VCC))
-- \U4|U3|Add3~17\ = CARRY((\U4|U3|Add2~12_combout\ & !\U4|U3|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~15\,
	combout => \U4|U3|Add3~16_combout\,
	cout => \U4|U3|Add3~17\);

-- Location: LCCOMB_X60_Y50_N24
\U4|U3|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~18_combout\ = (\U4|U3|Add2~14_combout\ & (!\U4|U3|Add3~17\)) # (!\U4|U3|Add2~14_combout\ & ((\U4|U3|Add3~17\) # (GND)))
-- \U4|U3|Add3~19\ = CARRY((!\U4|U3|Add3~17\) # (!\U4|U3|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~17\,
	combout => \U4|U3|Add3~18_combout\,
	cout => \U4|U3|Add3~19\);

-- Location: LCCOMB_X60_Y50_N26
\U4|U3|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~20_combout\ = \U4|U3|Add2~16_combout\ $ (!\U4|U3|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~16_combout\,
	cin => \U4|U3|Add3~19\,
	combout => \U4|U3|Add3~20_combout\);

-- Location: LCCOMB_X59_Y50_N10
\U4|U3|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~22_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~20_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(16),
	datad => \U4|U3|Add3~20_combout\,
	combout => \U4|U3|Add3~22_combout\);

-- Location: LCCOMB_X59_Y50_N28
\U4|U3|DATA[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[16]~feeder_combout\ = \U4|U3|Add3~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~22_combout\,
	combout => \U4|U3|DATA[16]~feeder_combout\);

-- Location: FF_X59_Y50_N29
\U4|U3|DATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[16]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(16));

-- Location: M9K_X51_Y54_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y44_N18
\U4|U4|inst|VIDEO_EN~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~1_combout\ = (\U4|U4|inst|LessThan7~0_combout\) # (\U4|U4|inst|VIDEO_EN~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|VIDEO_EN~0_combout\,
	combout => \U4|U4|inst|VIDEO_EN~1_combout\);

-- Location: LCCOMB_X54_Y43_N14
\U4|U4|inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~0_combout\ = (\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Vcnt\(3) $ (VCC))) # (!\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Vcnt\(3) & VCC))
-- \U4|U4|inst|Add2~1\ = CARRY((\U4|U4|inst|Vcnt\(1) & \U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(1),
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	combout => \U4|U4|inst|Add2~0_combout\,
	cout => \U4|U4|inst|Add2~1\);

-- Location: LCCOMB_X54_Y43_N16
\U4|U4|inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~2_combout\ = (\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|Add2~1\ & VCC)) # (!\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add2~1\)))) # (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add2~1\)) # 
-- (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Add2~1\) # (GND)))))
-- \U4|U4|inst|Add2~3\ = CARRY((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Add2~1\)) # (!\U4|U4|inst|Vcnt\(2) & ((!\U4|U4|inst|Add2~1\) # (!\U4|U4|inst|Vcnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datab => \U4|U4|inst|Vcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add2~1\,
	combout => \U4|U4|inst|Add2~2_combout\,
	cout => \U4|U4|inst|Add2~3\);

-- Location: LCCOMB_X54_Y43_N18
\U4|U4|inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~4_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(3) $ (!\U4|U4|inst|Add2~3\)))) # (GND)
-- \U4|U4|inst|Add2~5\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(3)) # (!\U4|U4|inst|Add2~3\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(3) & !\U4|U4|inst|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add2~3\,
	combout => \U4|U4|inst|Add2~4_combout\,
	cout => \U4|U4|inst|Add2~5\);

-- Location: LCCOMB_X54_Y43_N20
\U4|U4|inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~6_combout\ = (\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|Add2~5\ & VCC)) # (!\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add2~5\)))) # (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add2~5\)) # 
-- (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Add2~5\) # (GND)))))
-- \U4|U4|inst|Add2~7\ = CARRY((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Add2~5\)) # (!\U4|U4|inst|Vcnt\(6) & ((!\U4|U4|inst|Add2~5\) # (!\U4|U4|inst|Vcnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(6),
	datab => \U4|U4|inst|Vcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add2~5\,
	combout => \U4|U4|inst|Add2~6_combout\,
	cout => \U4|U4|inst|Add2~7\);

-- Location: LCCOMB_X54_Y43_N22
\U4|U4|inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~8_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(7) $ (!\U4|U4|inst|Add2~7\)))) # (GND)
-- \U4|U4|inst|Add2~9\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(7)) # (!\U4|U4|inst|Add2~7\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add2~7\,
	combout => \U4|U4|inst|Add2~8_combout\,
	cout => \U4|U4|inst|Add2~9\);

-- Location: LCCOMB_X54_Y43_N24
\U4|U4|inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~10_combout\ = (\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add2~9\ & VCC)) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~9\)))) # (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~9\)) # 
-- (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Add2~9\) # (GND)))))
-- \U4|U4|inst|Add2~11\ = CARRY((\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add2~9\)) # (!\U4|U4|inst|Vcnt\(8) & ((!\U4|U4|inst|Add2~9\) # (!\U4|U4|inst|Vcnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datab => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add2~9\,
	combout => \U4|U4|inst|Add2~10_combout\,
	cout => \U4|U4|inst|Add2~11\);

-- Location: LCCOMB_X53_Y43_N0
\U4|U4|inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~2_combout\ = (\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Vcnt\(1) $ (VCC))) # (!\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Vcnt\(1) & VCC))
-- \U4|U4|inst|Add3~3\ = CARRY((\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	combout => \U4|U4|inst|Add3~2_combout\,
	cout => \U4|U4|inst|Add3~3\);

-- Location: LCCOMB_X53_Y43_N2
\U4|U4|inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~4_combout\ = (\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add3~3\ & VCC)) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)))) # (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)) # 
-- (!\U4|U4|inst|Hcnt\(8) & ((\U4|U4|inst|Add3~3\) # (GND)))))
-- \U4|U4|inst|Add3~5\ = CARRY((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add3~3\)) # (!\U4|U4|inst|Vcnt\(2) & ((!\U4|U4|inst|Add3~3\) # (!\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datab => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add3~3\,
	combout => \U4|U4|inst|Add3~4_combout\,
	cout => \U4|U4|inst|Add3~5\);

-- Location: LCCOMB_X53_Y43_N4
\U4|U4|inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~6_combout\ = ((\U4|U4|inst|Hcnt\(9) $ (\U4|U4|inst|Add2~0_combout\ $ (!\U4|U4|inst|Add3~5\)))) # (GND)
-- \U4|U4|inst|Add3~7\ = CARRY((\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|Add2~0_combout\) # (!\U4|U4|inst|Add3~5\))) # (!\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Add2~0_combout\ & !\U4|U4|inst|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(9),
	datab => \U4|U4|inst|Add2~0_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~5\,
	combout => \U4|U4|inst|Add3~6_combout\,
	cout => \U4|U4|inst|Add3~7\);

-- Location: LCCOMB_X53_Y43_N6
\U4|U4|inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~8_combout\ = (\U4|U4|inst|Add2~2_combout\ & (!\U4|U4|inst|Add3~7\)) # (!\U4|U4|inst|Add2~2_combout\ & ((\U4|U4|inst|Add3~7\) # (GND)))
-- \U4|U4|inst|Add3~9\ = CARRY((!\U4|U4|inst|Add3~7\) # (!\U4|U4|inst|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~7\,
	combout => \U4|U4|inst|Add3~8_combout\,
	cout => \U4|U4|inst|Add3~9\);

-- Location: LCCOMB_X53_Y43_N8
\U4|U4|inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~10_combout\ = (\U4|U4|inst|Add2~4_combout\ & (\U4|U4|inst|Add3~9\ $ (GND))) # (!\U4|U4|inst|Add2~4_combout\ & (!\U4|U4|inst|Add3~9\ & VCC))
-- \U4|U4|inst|Add3~11\ = CARRY((\U4|U4|inst|Add2~4_combout\ & !\U4|U4|inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~9\,
	combout => \U4|U4|inst|Add3~10_combout\,
	cout => \U4|U4|inst|Add3~11\);

-- Location: LCCOMB_X53_Y43_N10
\U4|U4|inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~12_combout\ = (\U4|U4|inst|Add2~6_combout\ & (!\U4|U4|inst|Add3~11\)) # (!\U4|U4|inst|Add2~6_combout\ & ((\U4|U4|inst|Add3~11\) # (GND)))
-- \U4|U4|inst|Add3~13\ = CARRY((!\U4|U4|inst|Add3~11\) # (!\U4|U4|inst|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~11\,
	combout => \U4|U4|inst|Add3~12_combout\,
	cout => \U4|U4|inst|Add3~13\);

-- Location: LCCOMB_X53_Y43_N12
\U4|U4|inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~14_combout\ = (\U4|U4|inst|Add2~8_combout\ & (\U4|U4|inst|Add3~13\ $ (GND))) # (!\U4|U4|inst|Add2~8_combout\ & (!\U4|U4|inst|Add3~13\ & VCC))
-- \U4|U4|inst|Add3~15\ = CARRY((\U4|U4|inst|Add2~8_combout\ & !\U4|U4|inst|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~13\,
	combout => \U4|U4|inst|Add3~14_combout\,
	cout => \U4|U4|inst|Add3~15\);

-- Location: LCCOMB_X53_Y43_N14
\U4|U4|inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~16_combout\ = (\U4|U4|inst|Add2~10_combout\ & (!\U4|U4|inst|Add3~15\)) # (!\U4|U4|inst|Add2~10_combout\ & ((\U4|U4|inst|Add3~15\) # (GND)))
-- \U4|U4|inst|Add3~17\ = CARRY((!\U4|U4|inst|Add3~15\) # (!\U4|U4|inst|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~15\,
	combout => \U4|U4|inst|Add3~16_combout\,
	cout => \U4|U4|inst|Add3~17\);

-- Location: LCCOMB_X53_Y44_N4
\U4|U4|inst15|$00000|auto_generated|result_node[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~16_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\);

-- Location: LCCOMB_X54_Y44_N24
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\);

-- Location: FF_X65_Y51_N7
\U4|U3|OUTDATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux69~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(18));

-- Location: LCCOMB_X65_Y51_N8
\U4|U3|PIXAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~2_combout\ = (\U1|bus_vga_char\(12) & (\U4|U3|PIXCNT\(3))) # (!\U1|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|PIXAUX~2_combout\);

-- Location: LCCOMB_X63_Y51_N28
\U4|U3|CHARADDR[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[3]~feeder_combout\ = \U1|bus_vga_char\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_vga_char\(0),
	combout => \U4|U3|CHARADDR[3]~feeder_combout\);

-- Location: FF_X63_Y51_N29
\U4|U3|CHARADDR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[3]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(3));

-- Location: LCCOMB_X63_Y51_N10
\U4|U3|CHARADDR[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[4]~feeder_combout\ = \U1|bus_vga_char\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_vga_char\(1),
	combout => \U4|U3|CHARADDR[4]~feeder_combout\);

-- Location: FF_X63_Y51_N11
\U4|U3|CHARADDR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[4]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(4));

-- Location: LCCOMB_X63_Y51_N4
\U4|U3|CHARADDR[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[5]~feeder_combout\ = \U1|bus_vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_vga_char\(2),
	combout => \U4|U3|CHARADDR[5]~feeder_combout\);

-- Location: FF_X63_Y51_N5
\U4|U3|CHARADDR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[5]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(5));

-- Location: LCCOMB_X63_Y51_N6
\U4|U3|CHARADDR[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[6]~feeder_combout\ = \U1|bus_vga_char\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_char\(3),
	combout => \U4|U3|CHARADDR[6]~feeder_combout\);

-- Location: FF_X63_Y51_N7
\U4|U3|CHARADDR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[6]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(6));

-- Location: LCCOMB_X63_Y51_N12
\U4|U3|CHARADDR[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[7]~feeder_combout\ = \U1|bus_vga_char\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(4),
	combout => \U4|U3|CHARADDR[7]~feeder_combout\);

-- Location: FF_X63_Y51_N13
\U4|U3|CHARADDR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[7]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(7));

-- Location: LCCOMB_X63_Y51_N2
\U4|U3|CHARADDR[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[8]~feeder_combout\ = \U1|bus_vga_char\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_vga_char\(5),
	combout => \U4|U3|CHARADDR[8]~feeder_combout\);

-- Location: FF_X63_Y51_N3
\U4|U3|CHARADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[8]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(8));

-- Location: LCCOMB_X63_Y51_N16
\U4|U3|CHARADDR[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[9]~feeder_combout\ = \U1|bus_vga_char\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|bus_vga_char\(6),
	combout => \U4|U3|CHARADDR[9]~feeder_combout\);

-- Location: FF_X63_Y51_N17
\U4|U3|CHARADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[9]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(9));

-- Location: M9K_X64_Y51_N0
\U4|U5|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000381C0E070381C0E077FBFDFEFF7FBFDFEFF0006030180C06030183F3FCFC7E3F1F9FE7E001F86018061F800000018060181E19800000019878181E1980000000D8D6633198C0000000607866331980000000F0CC66331980000000F0C0603C180C000000F00C3C300F0000000180C060330F000000001",
	mem_init3 => X"80C3E330F0000000180C07C330F00000000F0CC66330F0000000198CC66330F000000018CC663358D80000000706030180C0E00000198D87836198C000001C030181C0003000000F030181C000300000198CC663E180C000000F00C3E330F0000000180C0603C1807800000F8C07E330F00000000F8CC661F0180C00000F8C060300F80000001F0CC663E180C000000F8CC3E030F00000000000000000303030001FC0000000000000000000000001987818000F0180C06030183C0000C0C0C0C0C0C000000F06030180C0603C001F8C0300C0300C7E0006030181E198CC6600198CC3C0C0F0CC660018CEE7F3598CC66300060786633198CC66000F0CC66331",
	mem_init2 => X"98CC660006030180C060307E000F0CC061E180CC3C00198D8783E198CC7C00038786633198CC3C00180C0603E198CC7C000F0CC6633198CC3C00198CC6E3F1F8EC660018CC663359FCEE63001F8C06030180C06000198D878381E0D866000E0D80C06030181E000F030180C060303C00198CC663F198CC66000F0CC6637180CC3C00180C0603C180C07E001F8C0603C180C07E001E0D86633198D878000F0CC6030180CC3C001F0CC663E198CC7C00198CC663F1987818000F0C460371B8CC3C00020000802008843C00180300603060C00000000FC00001F80000000183060300600C00000C03000000603000000603000000603000000F0CC061F198CC3C00",
	mem_init1 => X"0F0CC661E198CC3C0006030180C030CC7E000F0CC663E180CC3C000F0CC06031F0C07E000180C7F330781C06000F0CC060E018CC3C001F8C03006018CC3C001F830180C0E03018000F0CC663B1B8CC3C0018060180601806000006030000000000000000000003F00000001806030000000000000000030183F060300000000CC3C7F8F0CC00000C0300C060303030000303030180C0300C000000000000601806000FCCC671C0F0CC3C00118CC300C030CC6200060F8061E1807C1800198CCFF333FCCC6600000000000198CC660006000180C06030180000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "charmap.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y51_N4
\U4|U3|PIXAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~0_combout\ = (\U1|bus_vga_char\(12) & (\U4|U3|PIXCNT\(1))) # (!\U1|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT\(0),
	combout => \U4|U3|PIXAUX~0_combout\);

-- Location: LCCOMB_X65_Y51_N22
\U4|U3|PIXAUX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~1_combout\ = (\U1|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(2)))) # (!\U1|bus_vga_char\(12) & (\U4|U3|PIXCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|PIXAUX~1_combout\);

-- Location: LCCOMB_X65_Y51_N16
\U4|U3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~0_combout\ = (\U4|U3|PIXAUX~1_combout\ & ((\U4|U3|PIXAUX~0_combout\) # ((\U4|U5|altsyncram_component|auto_generated|q_a\(1))))) # (!\U4|U3|PIXAUX~1_combout\ & (!\U4|U3|PIXAUX~0_combout\ & 
-- ((\U4|U5|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~1_combout\,
	datab => \U4|U3|PIXAUX~0_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(1),
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(3),
	combout => \U4|U3|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y51_N30
\U4|U3|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~1_combout\ = (\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|Mux0~0_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(0))) # (!\U4|U3|Mux0~0_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(2)))))) # (!\U4|U3|PIXAUX~0_combout\ & 
-- (((\U4|U3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U5|altsyncram_component|auto_generated|q_a\(0),
	datab => \U4|U3|PIXAUX~0_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(2),
	datad => \U4|U3|Mux0~0_combout\,
	combout => \U4|U3|Mux0~1_combout\);

-- Location: LCCOMB_X65_Y51_N24
\U4|U3|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~2_combout\ = (\U4|U3|PIXAUX~1_combout\ & (\U4|U3|PIXAUX~0_combout\)) # (!\U4|U3|PIXAUX~1_combout\ & ((\U4|U3|PIXAUX~0_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(6))) # (!\U4|U3|PIXAUX~0_combout\ & 
-- ((\U4|U5|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~1_combout\,
	datab => \U4|U3|PIXAUX~0_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(6),
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(7),
	combout => \U4|U3|Mux0~2_combout\);

-- Location: LCCOMB_X65_Y51_N18
\U4|U3|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~3_combout\ = (\U4|U3|PIXAUX~1_combout\ & ((\U4|U3|Mux0~2_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(4)))) # (!\U4|U3|Mux0~2_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(5))))) # (!\U4|U3|PIXAUX~1_combout\ & 
-- (((\U4|U3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~1_combout\,
	datab => \U4|U5|altsyncram_component|auto_generated|q_a\(5),
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(4),
	datad => \U4|U3|Mux0~2_combout\,
	combout => \U4|U3|Mux0~3_combout\);

-- Location: LCCOMB_X65_Y51_N2
\U4|U3|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|PIXAUX~2_combout\ & (\U4|U3|Mux0~1_combout\)) # (!\U4|U3|PIXAUX~2_combout\ & ((\U4|U3|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datab => \U4|U3|PIXAUX~2_combout\,
	datac => \U4|U3|Mux0~1_combout\,
	datad => \U4|U3|Mux0~3_combout\,
	combout => \U4|U3|Mux67~0_combout\);

-- Location: LCCOMB_X65_Y51_N6
\U4|U3|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux69~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U1|bus_vga_char\(9) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(18)) # ((\U1|bus_vga_char\(9) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datab => \U1|bus_vga_char\(9),
	datac => \U4|U3|OUTDATA\(18),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux69~0_combout\);

-- Location: LCCOMB_X65_Y51_N14
\U4|U3|DATA[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[18]~feeder_combout\ = \U4|U3|Mux69~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux69~0_combout\,
	combout => \U4|U3|DATA[18]~feeder_combout\);

-- Location: FF_X65_Y51_N15
\U4|U3|DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[18]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(18));

-- Location: FF_X65_Y51_N29
\U4|U3|OUTDATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux68~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(19));

-- Location: LCCOMB_X65_Y51_N28
\U4|U3|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux68~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U1|bus_vga_char\(10) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(19)) # ((\U1|bus_vga_char\(10) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datab => \U1|bus_vga_char\(10),
	datac => \U4|U3|OUTDATA\(19),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux68~0_combout\);

-- Location: LCCOMB_X65_Y51_N0
\U4|U3|DATA[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[19]~feeder_combout\ = \U4|U3|Mux68~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux68~0_combout\,
	combout => \U4|U3|DATA[19]~feeder_combout\);

-- Location: FF_X65_Y51_N1
\U4|U3|DATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[19]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(19));

-- Location: M9K_X64_Y54_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: FF_X63_Y50_N1
\U4|U3|OUTDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux87~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(0));

-- Location: LCCOMB_X63_Y50_N0
\U4|U3|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux87~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U4|U3|PIXCNT\(0))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(0),
	datac => \U4|U3|OUTDATA\(0),
	datad => \U4|U3|STATE[2]~0_combout\,
	combout => \U4|U3|Mux87~0_combout\);

-- Location: LCCOMB_X63_Y50_N28
\U4|U3|DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[0]~feeder_combout\ = \U4|U3|Mux87~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux87~0_combout\,
	combout => \U4|U3|DATA[0]~feeder_combout\);

-- Location: FF_X63_Y50_N29
\U4|U3|DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[0]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(0));

-- Location: FF_X65_Y51_N13
\U4|U3|OUTDATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux70~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(17));

-- Location: LCCOMB_X65_Y51_N12
\U4|U3|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux70~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U1|bus_vga_char\(8) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(17)) # ((\U1|bus_vga_char\(8) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datab => \U1|bus_vga_char\(8),
	datac => \U4|U3|OUTDATA\(17),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux70~0_combout\);

-- Location: LCCOMB_X65_Y51_N20
\U4|U3|DATA[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[17]~feeder_combout\ = \U4|U3|Mux70~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux70~0_combout\,
	combout => \U4|U3|DATA[17]~feeder_combout\);

-- Location: FF_X65_Y51_N21
\U4|U3|DATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[17]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(17));

-- Location: M9K_X64_Y49_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y44_N14
\U4|U4|inst15|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Hcnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: FF_X59_Y50_N19
\U4|U3|OUTDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux86~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(1));

-- Location: LCCOMB_X59_Y50_N18
\U4|U3|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux86~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|PIXCNT\(1)))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(1),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|Mux86~0_combout\);

-- Location: LCCOMB_X59_Y50_N22
\U4|U3|DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[1]~feeder_combout\ = \U4|U3|Mux86~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux86~0_combout\,
	combout => \U4|U3|DATA[1]~feeder_combout\);

-- Location: FF_X59_Y50_N23
\U4|U3|DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[1]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(1));

-- Location: FF_X63_Y50_N15
\U4|U3|OUTDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux85~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(2));

-- Location: LCCOMB_X63_Y50_N14
\U4|U3|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux85~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U4|U3|PIXCNT\(2))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(2),
	datac => \U4|U3|OUTDATA\(2),
	datad => \U4|U3|STATE[2]~0_combout\,
	combout => \U4|U3|Mux85~0_combout\);

-- Location: LCCOMB_X59_Y50_N4
\U4|U3|DATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[2]~feeder_combout\ = \U4|U3|Mux85~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux85~0_combout\,
	combout => \U4|U3|DATA[2]~feeder_combout\);

-- Location: FF_X59_Y50_N5
\U4|U3|DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[2]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(2));

-- Location: M9K_X51_Y52_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y44_N2
\U4|U4|inst15|$00000|auto_generated|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))) # (!\U4|U4|inst6~4_combout\ & (((\U4|U4|inst|Hcnt\(2) & !\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\);

-- Location: LCCOMB_X54_Y44_N12
\U4|U4|inst15|$00000|auto_generated|result_node[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Hcnt\(3),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\);

-- Location: FF_X58_Y51_N15
\U4|U3|OUTDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux84~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(3));

-- Location: LCCOMB_X58_Y51_N14
\U4|U3|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux84~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U4|U3|Add0~0_combout\)) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add0~0_combout\,
	datac => \U4|U3|OUTDATA\(3),
	datad => \U4|U3|STATE[2]~0_combout\,
	combout => \U4|U3|Mux84~0_combout\);

-- Location: LCCOMB_X58_Y51_N10
\U4|U3|DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[3]~feeder_combout\ = \U4|U3|Mux84~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Mux84~0_combout\,
	combout => \U4|U3|DATA[3]~feeder_combout\);

-- Location: FF_X58_Y51_N11
\U4|U3|DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[3]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(3));

-- Location: FF_X59_Y50_N25
\U4|U3|OUTDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux83~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(4));

-- Location: LCCOMB_X59_Y50_N24
\U4|U3|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux83~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U4|U3|Add0~2_combout\)) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~2_combout\,
	datac => \U4|U3|OUTDATA\(4),
	datad => \U4|U3|STATE[2]~0_combout\,
	combout => \U4|U3|Mux83~0_combout\);

-- Location: LCCOMB_X59_Y50_N26
\U4|U3|DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[4]~feeder_combout\ = \U4|U3|Mux83~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux83~0_combout\,
	combout => \U4|U3|DATA[4]~feeder_combout\);

-- Location: FF_X59_Y50_N27
\U4|U3|DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[4]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(4));

-- Location: M9K_X51_Y51_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y44_N16
\U4|U4|inst15|$00000|auto_generated|result_node[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\);

-- Location: LCCOMB_X55_Y44_N16
\U4|U4|inst15|$00000|auto_generated|result_node[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(5) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4),
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\);

-- Location: FF_X63_Y50_N13
\U4|U3|OUTDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux82~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(5));

-- Location: LCCOMB_X63_Y50_N12
\U4|U3|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux82~0_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add0~4_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(5),
	datad => \U4|U3|Add0~4_combout\,
	combout => \U4|U3|Mux82~0_combout\);

-- Location: LCCOMB_X63_Y50_N10
\U4|U3|DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[5]~feeder_combout\ = \U4|U3|Mux82~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux82~0_combout\,
	combout => \U4|U3|DATA[5]~feeder_combout\);

-- Location: FF_X63_Y50_N11
\U4|U3|DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[5]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(5));

-- Location: FF_X63_Y50_N3
\U4|U3|OUTDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(6));

-- Location: LCCOMB_X63_Y50_N2
\U4|U3|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~24_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~0_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(6),
	datad => \U4|U3|Add3~0_combout\,
	combout => \U4|U3|Add3~24_combout\);

-- Location: LCCOMB_X63_Y50_N8
\U4|U3|DATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[6]~feeder_combout\ = \U4|U3|Add3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~24_combout\,
	combout => \U4|U3|DATA[6]~feeder_combout\);

-- Location: FF_X63_Y50_N9
\U4|U3|DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[6]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(6));

-- Location: M9K_X64_Y48_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y44_N24
\U4|U4|inst15|$00000|auto_generated|result_node[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(6) & 
-- (!\U4|U4|inst|VIDEO_EN~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\);

-- Location: LCCOMB_X55_Y44_N26
\U4|U4|inst15|$00000|auto_generated|result_node[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst|Add3~2_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\);

-- Location: FF_X59_Y50_N15
\U4|U3|OUTDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~25_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(7));

-- Location: LCCOMB_X59_Y50_N14
\U4|U3|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~25_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~2_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(7),
	datad => \U4|U3|Add3~2_combout\,
	combout => \U4|U3|Add3~25_combout\);

-- Location: FF_X59_Y50_N21
\U4|U3|DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~25_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(7));

-- Location: FF_X60_Y50_N23
\U4|U3|OUTDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(8));

-- Location: LCCOMB_X60_Y50_N2
\U4|U3|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~26_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~4_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|OUTDATA\(8),
	datab => \U4|U3|STATE[2]~0_combout\,
	datad => \U4|U3|Add3~4_combout\,
	combout => \U4|U3|Add3~26_combout\);

-- Location: FF_X60_Y50_N25
\U4|U3|DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~26_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(8));

-- Location: M9K_X64_Y50_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N30
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => \U4|U4|inst|Add3~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X55_Y44_N28
\U4|U4|inst15|$00000|auto_generated|result_node[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst|Add3~6_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\);

-- Location: FF_X59_Y50_N13
\U4|U3|OUTDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~27_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(9));

-- Location: LCCOMB_X59_Y50_N12
\U4|U3|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~27_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~6_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(9),
	datad => \U4|U3|Add3~6_combout\,
	combout => \U4|U3|Add3~27_combout\);

-- Location: LCCOMB_X59_Y50_N2
\U4|U3|DATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[9]~feeder_combout\ = \U4|U3|Add3~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~27_combout\,
	combout => \U4|U3|DATA[9]~feeder_combout\);

-- Location: FF_X59_Y50_N3
\U4|U3|DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[9]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(9));

-- Location: FF_X60_Y50_N11
\U4|U3|OUTDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(10));

-- Location: LCCOMB_X60_Y50_N0
\U4|U3|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~28_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~8_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|OUTDATA\(10),
	datab => \U4|U3|Add3~8_combout\,
	datad => \U4|U3|STATE[2]~0_combout\,
	combout => \U4|U3|Add3~28_combout\);

-- Location: FF_X60_Y50_N27
\U4|U3|DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~28_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(10));

-- Location: M9K_X51_Y49_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y44_N4
\U4|U4|inst15|$00000|auto_generated|result_node[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))) # (!\U4|U4|inst6~4_combout\ & (((\U4|U4|inst|Add3~8_combout\ & 
-- !\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9),
	datac => \U4|U4|inst|Add3~8_combout\,
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\);

-- Location: LCCOMB_X52_Y44_N4
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10),
	datad => \U4|U4|inst|Add3~10_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\);

-- Location: FF_X59_Y50_N7
\U4|U3|OUTDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(11));

-- Location: LCCOMB_X59_Y50_N8
\U4|U3|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~29_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~10_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|OUTDATA\(11),
	datac => \U4|U3|STATE[2]~0_combout\,
	datad => \U4|U3|Add3~10_combout\,
	combout => \U4|U3|Add3~29_combout\);

-- Location: FF_X59_Y50_N9
\U4|U3|DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~29_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(11));

-- Location: FF_X63_Y50_N25
\U4|U3|OUTDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(12));

-- Location: LCCOMB_X63_Y50_N24
\U4|U3|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~30_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~12_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(12),
	datad => \U4|U3|Add3~12_combout\,
	combout => \U4|U3|Add3~30_combout\);

-- Location: LCCOMB_X63_Y50_N22
\U4|U3|DATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[12]~feeder_combout\ = \U4|U3|Add3~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~30_combout\,
	combout => \U4|U3|DATA[12]~feeder_combout\);

-- Location: FF_X63_Y50_N23
\U4|U3|DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[12]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(12));

-- Location: M9K_X51_Y50_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N22
\U4|U4|inst15|$00000|auto_generated|result_node[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~12_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\);

-- Location: LCCOMB_X54_Y44_N0
\U4|U4|inst15|$00000|auto_generated|result_node[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))) # (!\U4|U4|inst6~4_combout\ & (((\U4|U4|inst|Add3~14_combout\ & 
-- !\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12),
	datac => \U4|U4|inst|Add3~14_combout\,
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\);

-- Location: M9K_X37_Y60_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y44_N30
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & (\U4|U4|inst6~4_combout\ & !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\);

-- Location: M9K_X51_Y61_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y43_N26
\U4|U4|inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~12_combout\ = ((\U4|U4|inst|Vcnt\(7) $ (\U4|U4|inst|Vcnt\(9) $ (!\U4|U4|inst|Add2~11\)))) # (GND)
-- \U4|U4|inst|Add2~13\ = CARRY((\U4|U4|inst|Vcnt\(7) & ((\U4|U4|inst|Vcnt\(9)) # (!\U4|U4|inst|Add2~11\))) # (!\U4|U4|inst|Vcnt\(7) & (\U4|U4|inst|Vcnt\(9) & !\U4|U4|inst|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(7),
	datab => \U4|U4|inst|Vcnt\(9),
	datad => VCC,
	cin => \U4|U4|inst|Add2~11\,
	combout => \U4|U4|inst|Add2~12_combout\,
	cout => \U4|U4|inst|Add2~13\);

-- Location: LCCOMB_X54_Y43_N28
\U4|U4|inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~14_combout\ = (\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add2~13\)) # (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Add2~13\) # (GND)))
-- \U4|U4|inst|Add2~15\ = CARRY((!\U4|U4|inst|Add2~13\) # (!\U4|U4|inst|Vcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add2~13\,
	combout => \U4|U4|inst|Add2~14_combout\,
	cout => \U4|U4|inst|Add2~15\);

-- Location: LCCOMB_X54_Y43_N30
\U4|U4|inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~16_combout\ = \U4|U4|inst|Add2~15\ $ (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Add2~15\,
	combout => \U4|U4|inst|Add2~16_combout\);

-- Location: LCCOMB_X53_Y43_N16
\U4|U4|inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~18_combout\ = (\U4|U4|inst|Add2~12_combout\ & (\U4|U4|inst|Add3~17\ $ (GND))) # (!\U4|U4|inst|Add2~12_combout\ & (!\U4|U4|inst|Add3~17\ & VCC))
-- \U4|U4|inst|Add3~19\ = CARRY((\U4|U4|inst|Add2~12_combout\ & !\U4|U4|inst|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~17\,
	combout => \U4|U4|inst|Add3~18_combout\,
	cout => \U4|U4|inst|Add3~19\);

-- Location: LCCOMB_X53_Y43_N18
\U4|U4|inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~20_combout\ = (\U4|U4|inst|Add2~14_combout\ & (!\U4|U4|inst|Add3~19\)) # (!\U4|U4|inst|Add2~14_combout\ & ((\U4|U4|inst|Add3~19\) # (GND)))
-- \U4|U4|inst|Add3~21\ = CARRY((!\U4|U4|inst|Add3~19\) # (!\U4|U4|inst|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~19\,
	combout => \U4|U4|inst|Add3~20_combout\,
	cout => \U4|U4|inst|Add3~21\);

-- Location: LCCOMB_X53_Y43_N20
\U4|U4|inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~22_combout\ = \U4|U4|inst|Add2~16_combout\ $ (!\U4|U4|inst|Add3~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~16_combout\,
	cin => \U4|U4|inst|Add3~21\,
	combout => \U4|U4|inst|Add3~22_combout\);

-- Location: LCCOMB_X53_Y43_N22
\U4|U4|inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~24_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst|Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst|Add3~24_combout\);

-- Location: LCCOMB_X54_Y44_N28
\U4|U4|inst18|inst\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst18|inst~combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & \U4|U4|inst6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst18|inst~combout\);

-- Location: FF_X60_Y50_N31
\U4|U3|OUTDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~32_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(14));

-- Location: LCCOMB_X60_Y50_N30
\U4|U3|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~32_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~16_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(14),
	datad => \U4|U3|Add3~16_combout\,
	combout => \U4|U3|Add3~32_combout\);

-- Location: FF_X60_Y50_N3
\U4|U3|DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~32_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(14));

-- Location: FF_X60_Y50_N5
\U4|U3|OUTDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~31_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(15));

-- Location: LCCOMB_X60_Y50_N4
\U4|U3|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~31_combout\ = (\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|Add3~18_combout\))) # (!\U4|U3|STATE[2]~0_combout\ & (\U4|U3|OUTDATA\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datac => \U4|U3|OUTDATA\(15),
	datad => \U4|U3|Add3~18_combout\,
	combout => \U4|U3|Add3~31_combout\);

-- Location: FF_X60_Y50_N1
\U4|U3|DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Add3~31_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(15));

-- Location: M9K_X51_Y48_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y44_N26
\U4|U4|inst15|$00000|auto_generated|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~20_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\);

-- Location: LCCOMB_X53_Y44_N8
\U4|U4|inst15|$00000|auto_generated|result_node[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~18_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\);

-- Location: LCCOMB_X53_Y44_N22
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U4|U4|inst18|inst~combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X53_Y44_N12
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M9K_X51_Y60_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: FF_X53_Y44_N5
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X52_Y44_N24
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ = \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\);

-- Location: FF_X52_Y44_N25
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X53_Y44_N14
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X53_Y44_N24
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X51_Y38_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: FF_X53_Y44_N9
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X53_Y45_N31
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X52_Y44_N12
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (\U4|U4|inst18|inst~combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X52_Y44_N6
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X51_Y37_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y44_N10
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (\U4|U4|inst18|inst~combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X53_Y44_N16
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: M9K_X51_Y53_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y45_N2
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X52_Y45_N12
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X53_Y44_N20
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (\U4|U4|inst18|inst~combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LCCOMB_X53_Y44_N18
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X51_Y58_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N16
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (\U4|U4|inst18|inst~combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X53_Y44_N2
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X51_Y39_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y44_N28
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X53_Y44_N30
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X64_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X53_Y44_N6
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X64_Y42_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y45_N18
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X52_Y45_N16
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: FF_X53_Y44_N27
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X53_Y43_N31
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X53_Y43_N30
\U4|U4|inst13|$00000|auto_generated|result_node[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ = (\U4|U4|inst|VIDEO_EN~1_combout\ & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))) # (!\U4|U4|inst|VIDEO_EN~1_combout\ & ((\U4|U4|inst|Add3~22_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (!\U4|U4|inst|Add3~22_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\);

-- Location: LCCOMB_X52_Y45_N10
\U4|U4|inst13|$00000|auto_generated|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ = (\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\)))) # (!\U4|U4|inst|Add3~24_combout\ & 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\);

-- Location: LCCOMB_X52_Y45_N20
\U4|U4|inst13|$00000|auto_generated|result_node[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\);

-- Location: M9K_X64_Y58_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y59_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y45_N28
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X53_Y45_N26
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: M9K_X64_Y47_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y45_N30
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: M9K_X37_Y48_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y45_N20
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X53_Y45_N2
\U4|U4|inst13|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\) # ((\U4|U4|inst|Add3~24_combout\)))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((!\U4|U4|inst|Add3~24_combout\ & \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: LCCOMB_X53_Y45_N0
\U4|U4|inst13|$00000|auto_generated|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\);

-- Location: M9K_X51_Y47_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N10
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X52_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: M9K_X37_Y50_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y57_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N2
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X52_Y44_N8
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X53_Y43_N24
\U4|U4|inst13|$00000|auto_generated|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst|Add3~24_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (!\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\);

-- Location: LCCOMB_X54_Y45_N4
\U4|U4|inst13|$00000|auto_generated|result_node[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & 
-- ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\)))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\);

-- Location: FF_X65_Y51_N11
\U4|U3|OUTDATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux67~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(20));

-- Location: LCCOMB_X65_Y51_N10
\U4|U3|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~1_combout\ = (\U4|U3|STATE[2]~0_combout\ & (\U1|bus_vga_char\(11) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|STATE[2]~0_combout\ & ((\U4|U3|OUTDATA\(20)) # ((\U1|bus_vga_char\(11) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~0_combout\,
	datab => \U1|bus_vga_char\(11),
	datac => \U4|U3|OUTDATA\(20),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux67~1_combout\);

-- Location: LCCOMB_X65_Y51_N26
\U4|U3|DATA[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[20]~feeder_combout\ = \U4|U3|Mux67~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux67~1_combout\,
	combout => \U4|U3|DATA[20]~feeder_combout\);

-- Location: FF_X65_Y51_N27
\U4|U3|DATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[20]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(20));

-- Location: M9K_X64_Y52_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y57_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y57_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N18
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X52_Y44_N20
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X53_Y43_N26
\U4|U4|inst13|$00000|auto_generated|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst|Add3~24_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) # (!\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\);

-- Location: M9K_X51_Y62_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N26
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: M9K_X51_Y46_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y44_N28
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: LCCOMB_X53_Y43_N28
\U4|U4|inst13|$00000|auto_generated|result_node[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & 
-- (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\))))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\);

-- Location: LCCOMB_X52_Y45_N6
\U4|U4|inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux2~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux2~0_combout\);

-- Location: LCCOMB_X52_Y45_N4
\U4|U4|inst1|R~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~6_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|LessThan7~0_combout\,
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux2~0_combout\,
	combout => \U4|U4|inst1|R~6_combout\);

-- Location: FF_X52_Y45_N5
\U4|U4|inst1|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(0));

-- Location: LCCOMB_X52_Y45_N8
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X52_Y45_N9
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X52_Y45_N30
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X52_Y45_N31
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X52_Y45_N24
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X52_Y45_N25
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X52_Y45_N26
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X52_Y45_N27
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X52_Y45_N0
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X52_Y45_N1
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X52_Y45_N22
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X52_Y45_N23
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X52_Y45_N28
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X52_Y45_N29
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X52_Y45_N14
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X52_Y45_N15
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X53_Y45_N10
\U4|U4|inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux1~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- (\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux1~0_combout\);

-- Location: LCCOMB_X53_Y45_N4
\U4|U4|inst1|R~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~7_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux1~0_combout\,
	combout => \U4|U4|inst1|R~7_combout\);

-- Location: FF_X53_Y45_N5
\U4|U4|inst1|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(8));

-- Location: LCCOMB_X53_Y45_N16
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|R\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|R\(8),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X53_Y45_N17
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X54_Y45_N10
\U4|U4|inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux0~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y45_N6
\U4|U4|inst1|R~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~8_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux0~0_combout\,
	combout => \U4|U4|inst1|R~8_combout\);

-- Location: FF_X54_Y45_N7
\U4|U4|inst1|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(9));

-- Location: LCCOMB_X54_Y45_N28
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|R\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(9),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X54_Y45_N29
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X53_Y46_N2
\U4|U4|inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux5~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- !\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux5~0_combout\);

-- Location: LCCOMB_X53_Y46_N12
\U4|U4|inst1|G~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~6_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux5~0_combout\,
	combout => \U4|U4|inst1|G~6_combout\);

-- Location: FF_X53_Y46_N13
\U4|U4|inst1|G[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(0));

-- Location: LCCOMB_X52_Y46_N20
\U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X52_Y46_N21
\U4|U4|inst8|inst3|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X52_Y46_N26
\U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X52_Y46_N27
\U4|U4|inst8|inst3|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X52_Y46_N8
\U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X52_Y46_N9
\U4|U4|inst8|inst3|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X52_Y46_N18
\U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X52_Y46_N19
\U4|U4|inst8|inst3|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X52_Y46_N12
\U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X52_Y46_N13
\U4|U4|inst8|inst3|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X52_Y46_N22
\U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X52_Y46_N23
\U4|U4|inst8|inst3|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X52_Y46_N4
\U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X52_Y46_N5
\U4|U4|inst8|inst3|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X52_Y46_N10
\U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X52_Y46_N11
\U4|U4|inst8|inst3|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X53_Y45_N24
\U4|U4|inst1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux4~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # 
-- ((!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux4~0_combout\);

-- Location: LCCOMB_X53_Y45_N22
\U4|U4|inst1|G~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~7_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux4~0_combout\,
	combout => \U4|U4|inst1|G~7_combout\);

-- Location: FF_X53_Y45_N23
\U4|U4|inst1|G[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(8));

-- Location: LCCOMB_X53_Y45_N6
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|G\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|G\(8),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X53_Y45_N7
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X54_Y45_N20
\U4|U4|inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux3~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux3~0_combout\);

-- Location: LCCOMB_X54_Y45_N0
\U4|U4|inst1|G~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~8_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux3~0_combout\,
	combout => \U4|U4|inst1|G~8_combout\);

-- Location: FF_X54_Y45_N1
\U4|U4|inst1|G[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(9));

-- Location: LCCOMB_X54_Y45_N30
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|G\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|G\(9),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X54_Y45_N31
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X54_Y45_N2
\U4|U4|inst1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux8~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux8~0_combout\);

-- Location: LCCOMB_X54_Y45_N22
\U4|U4|inst1|B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~6_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux8~0_combout\,
	combout => \U4|U4|inst1|B~6_combout\);

-- Location: FF_X54_Y45_N23
\U4|U4|inst1|B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(0));

-- Location: LCCOMB_X54_Y45_N12
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X54_Y45_N13
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X54_Y45_N26
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X54_Y45_N27
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X54_Y45_N8
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X54_Y45_N9
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X54_Y45_N14
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X54_Y45_N15
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X54_Y45_N16
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X54_Y45_N17
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X53_Y45_N8
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X53_Y45_N9
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X54_Y45_N18
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X54_Y45_N19
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X54_Y45_N24
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X54_Y45_N25
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X53_Y45_N18
\U4|U4|inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux7~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux7~0_combout\);

-- Location: LCCOMB_X53_Y45_N12
\U4|U4|inst1|B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~7_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux7~0_combout\,
	combout => \U4|U4|inst1|B~7_combout\);

-- Location: FF_X53_Y45_N13
\U4|U4|inst1|B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(8));

-- Location: LCCOMB_X53_Y45_N14
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|B\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(8),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X53_Y45_N15
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X55_Y44_N12
\U4|U4|inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux6~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux6~0_combout\);

-- Location: LCCOMB_X55_Y44_N14
\U4|U4|inst1|B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~8_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux6~0_combout\,
	combout => \U4|U4|inst1|B~8_combout\);

-- Location: FF_X55_Y44_N15
\U4|U4|inst1|B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(9));

-- Location: LCCOMB_X55_Y44_N20
\U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|B\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(9),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X55_Y44_N21
\U4|U4|inst8|inst4|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X63_Y43_N14
\U1|bus_vga_char[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[7]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[7]~1_combout\,
	combout => \U1|bus_vga_char[7]~feeder_combout\);

-- Location: FF_X63_Y43_N15
\U1|bus_vga_char[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[7]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(7));

-- Location: LCCOMB_X63_Y43_N22
\U1|bus_vga_char[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[13]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[13]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[13]~6_combout\,
	combout => \U1|bus_vga_char[13]~feeder_combout\);

-- Location: FF_X63_Y43_N23
\U1|bus_vga_char[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[13]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(13));

-- Location: LCCOMB_X63_Y43_N4
\U1|bus_vga_char[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[14]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[14]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|bus_RAM_DATA_OUT[14]~5_combout\,
	combout => \U1|bus_vga_char[14]~feeder_combout\);

-- Location: FF_X63_Y43_N5
\U1|bus_vga_char[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[14]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(14));

-- Location: LCCOMB_X63_Y43_N10
\U1|bus_vga_char[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|bus_vga_char[15]~feeder_combout\ = \U1|bus_RAM_DATA_OUT[15]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|bus_RAM_DATA_OUT[15]~4_combout\,
	combout => \U1|bus_vga_char[15]~feeder_combout\);

-- Location: FF_X63_Y43_N11
\U1|bus_vga_char[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|bus_vga_char[15]~feeder_combout\,
	ena => \U1|bus_vga_char[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|bus_vga_char\(15));

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_R(8) <= \VGA_R[8]~output_o\;

ww_VGA_R(9) <= \VGA_R[9]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_G(8) <= \VGA_G[8]~output_o\;

ww_VGA_G(9) <= \VGA_G[9]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_VGA_B(8) <= \VGA_B[8]~output_o\;

ww_VGA_B(9) <= \VGA_B[9]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;
END structure;


