INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_arbiter
INFO: [VRFC 10-311] analyzing module roundrobin_arbiter
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-311] analyzing module cdb_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut_arbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut_arbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/uut_ringedbuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut_ringedbuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut
