

================================================================
== Vivado HLS Report for 'hardware_accelerator'
================================================================
* Date:           Thu Nov  5 10:35:42 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        my_hardware_accelerator
* Solution:       my_hardware_accelerator
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     65|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|    113|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |OUT_r_TDATA_int     |     +    |      0|  0|  39|          32|           8|
    |i_fu_86_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2_io  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_80_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state2     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  65|          42|          15|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |IN_r_TDATA_blk_n   |   9|          2|    1|          2|
    |OUT_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_0_reg_69         |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  48|         10|    7|         16|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_0_reg_69  |  4|   0|    4|          0|
    |i_reg_116   |  4|   0|    4|          0|
    +------------+---+----+-----+-----------+
    |Total       | 11|   0|   11|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_start      |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_done       | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_idle       | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_ready      | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|IN_r_TDATA    |  in |   32|    axis    |       IN_data_V      |    pointer   |
|IN_r_TVALID   |  in |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TREADY   | out |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TLAST    |  in |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TKEEP    |  in |    4|    axis    |       IN_keep_V      |    pointer   |
|OUT_r_TDATA   | out |   32|    axis    |      OUT_data_V      |    pointer   |
|OUT_r_TVALID  | out |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TREADY  |  in |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TLAST   | out |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TKEEP   | out |    4|    axis    |      OUT_keep_V      |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %IN_data_V), !map !40"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %IN_keep_V), !map !46"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %IN_last_V), !map !50"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUT_data_V), !map !54"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUT_keep_V), !map !58"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUT_last_V), !map !62"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @hardware_accelerator_1) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %IN_data_V, i4* %IN_keep_V, i1* %IN_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [my_hardware_accelerator/my_code.cpp:19]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUT_data_V, i4* %OUT_keep_V, i1* %OUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [my_hardware_accelerator/my_code.cpp:20]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [my_hardware_accelerator/my_code.cpp:22]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %i_0, -6" [my_hardware_accelerator/my_code.cpp:22]   --->   Operation 15 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [my_hardware_accelerator/my_code.cpp:22]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %2" [my_hardware_accelerator/my_code.cpp:22]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_2 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %IN_data_V, i4* %IN_keep_V, i1* %IN_last_V)" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 19 'read' 'empty_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%IN_data_V_tmp = extractvalue { i32, i4, i1 } %empty_2, 0" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 20 'extractvalue' 'IN_data_V_tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%IN_keep_V_tmp = extractvalue { i32, i4, i1 } %empty_2, 1" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 21 'extractvalue' 'IN_keep_V_tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%IN_last_V_tmp = extractvalue { i32, i4, i1 } %empty_2, 2" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 22 'extractvalue' 'IN_last_V_tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln68 = add i32 %IN_data_V_tmp, 255" [my_hardware_accelerator/my_code.cpp:25]   --->   Operation 23 'add' 'add_ln68' <Predicate = (!icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i1P(i32* %OUT_data_V, i4* %OUT_keep_V, i1* %OUT_last_V, i32 %add_ln68, i4 %IN_keep_V_tmp, i1 %IN_last_V_tmp)" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 24 'write' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [my_hardware_accelerator/my_code.cpp:31]   --->   Operation 25 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i1P(i32* %OUT_data_V, i4* %OUT_keep_V, i1* %OUT_last_V, i32 %add_ln68, i4 %IN_keep_V_tmp, i1 %IN_last_V_tmp)" [my_hardware_accelerator/my_code.cpp:16]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [my_hardware_accelerator/my_code.cpp:22]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
specinterface_ln19 (specinterface    ) [ 0000]
specinterface_ln20 (specinterface    ) [ 0000]
br_ln22            (br               ) [ 0111]
i_0                (phi              ) [ 0010]
icmp_ln22          (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0111]
br_ln22            (br               ) [ 0000]
empty_2            (read             ) [ 0000]
IN_data_V_tmp      (extractvalue     ) [ 0000]
IN_keep_V_tmp      (extractvalue     ) [ 0001]
IN_last_V_tmp      (extractvalue     ) [ 0001]
add_ln68           (add              ) [ 0001]
ret_ln31           (ret              ) [ 0000]
write_ln16         (write            ) [ 0000]
br_ln22            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hardware_accelerator_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="empty_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="37" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="0" index="3" bw="1" slack="0"/>
<pin id="51" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="0" index="3" bw="1" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="4" slack="0"/>
<pin id="63" dir="0" index="6" bw="1" slack="0"/>
<pin id="64" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="1"/>
<pin id="71" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln22_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="IN_data_V_tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="37" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="IN_data_V_tmp/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="IN_keep_V_tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="37" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="IN_keep_V_tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="IN_last_V_tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="37" slack="0"/>
<pin id="103" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="IN_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln68_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="121" class="1005" name="IN_keep_V_tmp_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="IN_keep_V_tmp "/>
</bind>
</comp>

<comp id="126" class="1005" name="IN_last_V_tmp_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="IN_last_V_tmp "/>
</bind>
</comp>

<comp id="131" class="1005" name="add_ln68_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="73" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="73" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="46" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="46" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="56" pin=5"/></net>

<net id="104"><net_src comp="46" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="56" pin=6"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="119"><net_src comp="86" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="124"><net_src comp="96" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="56" pin=5"/></net>

<net id="129"><net_src comp="101" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="56" pin=6"/></net>

<net id="134"><net_src comp="106" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="56" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_data_V | {3 }
	Port: OUT_keep_V | {3 }
	Port: OUT_last_V | {3 }
 - Input state : 
	Port: hardware_accelerator : IN_data_V | {2 }
	Port: hardware_accelerator : IN_keep_V | {2 }
	Port: hardware_accelerator : IN_last_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		i : 1
		br_ln22 : 2
		add_ln68 : 1
		write_ln16 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |        i_fu_86       |    0    |    13   |
|          |    add_ln68_fu_106   |    0    |    39   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln22_fu_80   |    0    |    9    |
|----------|----------------------|---------|---------|
|   read   |  empty_2_read_fu_46  |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_56   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  IN_data_V_tmp_fu_92 |    0    |    0    |
|extractvalue|  IN_keep_V_tmp_fu_96 |    0    |    0    |
|          | IN_last_V_tmp_fu_101 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    61   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|IN_keep_V_tmp_reg_121|    4   |
|IN_last_V_tmp_reg_126|    1   |
|   add_ln68_reg_131  |   32   |
|      i_0_reg_69     |    4   |
|      i_reg_116      |    4   |
+---------------------+--------+
|        Total        |   45   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p4  |   2  |  32  |   64   ||    9    |
| grp_write_fu_56 |  p5  |   2  |   4  |    8   ||    9    |
| grp_write_fu_56 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   74   ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   61   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   45   |   88   |
+-----------+--------+--------+--------+
