/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module SerialReciever(clk, in, reset, done);
  input clk;
  wire clk;
  input in;
  wire in;
  input reset;
  wire reset;
  output done;
  wire done;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [5:0] _09_;
  wire [5:0] _10_;
  wire [2:0] _11_;
  wire [1:0] _12_;
  wire _13_;
  wire [3:0] _14_;
  wire [3:0] _15_;
  wire [3:0] _16_;
  wire [31:0] _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  reg [3:0] count;
  wire [1:0] next_state;
  reg [1:0] state;
  always @(posedge clk)
    if (reset) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk)
    if (reset) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  always @(posedge clk)
    if (_00_) count[0] <= 1'h0;
    else count[0] <= _15_[0];
  always @(posedge clk)
    if (_00_) count[1] <= 1'h0;
    else count[1] <= _16_[1];
  always @(posedge clk)
    if (_00_) count[2] <= 1'h0;
    else count[2] <= _16_[2];
  always @(posedge clk)
    if (_00_) count[3] <= 1'h0;
    else count[3] <= _16_[3];
  assign _02_ = ~state[1];
  assign _03_ = ~state[0];
  assign _10_[4] = _09_[4] & _11_[2];
  assign _10_[5] = _09_[5] & _11_[2];
  assign _10_[2] = _09_[2] & _11_[1];
  assign _10_[1] = _09_[2] & _11_[0];
  assign _16_[1] = count[1] ^ count[0];
  assign _16_[2] = count[2] ^ _14_[1];
  assign _16_[3] = count[3] ^ _14_[2];
  assign _20_ = count[3] & _17_[2];
  assign _09_[5] = _19_ | _20_;
  assign _14_[1] = count[1] & count[0];
  assign _19_ = count[3] & count[2];
  assign _14_[2] = count[2] & _14_[1];
  assign _11_[1] = done | _13_;
  assign _00_ = _01_ | reset;
  assign _07_ = _03_ | _02_;
  assign _08_ = state[0] | _02_;
  assign _01_ = _03_ | state[1];
  assign _12_[1] = _10_[1] | _10_[5];
  assign _04_ = _10_[1] | _10_[2];
  assign _12_[0] = _04_ | _10_[4];
  assign _05_ = _11_[0] | _11_[1];
  assign _18_ = _05_ | _11_[2];
  assign _06_ = state[0] | state[1];
  assign _11_[0] = ~_07_;
  assign done = ~_08_;
  assign _11_[2] = ~_01_;
  assign _13_ = ~_06_;
  assign _09_[4] = _09_[5] ? _09_[2] : 1'h1;
  assign _09_[2] = ~in;
  assign next_state[0] = _18_ ? _12_[0] : 1'hx;
  assign next_state[1] = _18_ ? _12_[1] : 1'hx;
  assign _15_[0] = ~count[0];
  assign _17_[2] = ~count[2];
  assign { _09_[3], _09_[1:0] } = { 1'h0, _09_[2], _09_[2] };
  assign { _10_[3], _10_[0] } = { 1'h0, _10_[1] };
  assign _14_[0] = count[0];
  assign _15_[3:1] = count[3:1];
  assign _16_[0] = _15_[0];
  assign { _17_[31:3], _17_[0] } = { 28'hfffffff, count[3], _15_[0] };
endmodule
