*.o
risc_v_sim
end.state