set_property PACKAGE_PIN AM9 [get_ports qsfpp_mgtrefclk_n]
set_property PACKAGE_PIN AM10 [get_ports qsfpp_mgtrefclk_p]
create_clock -period 6.400 -name MGTREFCLK0_225 [get_ports {qsfpp_mgtrefclk_p}]

set_property PACKAGE_PIN AT2 [get_ports {qsfpp1_rx_p[3]}]
set_property PACKAGE_PIN AT1 [get_ports {qsfpp1_rx_n[3]}]
set_property PACKAGE_PIN AT6 [get_ports {qsfpp1_tx_p[3]}]
set_property PACKAGE_PIN AT5 [get_ports {qsfpp1_tx_n[3]}]
set_property PACKAGE_PIN AU4 [get_ports {qsfpp1_rx_p[2]}]
set_property PACKAGE_PIN AU3 [get_ports {qsfpp1_rx_n[2]}]
set_property PACKAGE_PIN AU8 [get_ports {qsfpp1_tx_p[2]}]
set_property PACKAGE_PIN AU7 [get_ports {qsfpp1_tx_n[2]}]
set_property PACKAGE_PIN AV2 [get_ports {qsfpp1_rx_p[1]}]
set_property PACKAGE_PIN AV1 [get_ports {qsfpp1_rx_n[1]}]
set_property PACKAGE_PIN AV6 [get_ports {qsfpp1_tx_p[1]}]
set_property PACKAGE_PIN AV5 [get_ports {qsfpp1_tx_n[1]}]
set_property PACKAGE_PIN AW4 [get_ports {qsfpp1_rx_p[0]}]
set_property PACKAGE_PIN AW3 [get_ports {qsfpp1_rx_n[0]}]
set_property PACKAGE_PIN AW8 [get_ports {qsfpp1_tx_p[0]}]
set_property PACKAGE_PIN AW7 [get_ports {qsfpp1_tx_n[0]}]

#set_property LOC GTHE3_CHANNEL_X1Y15 [get_cells {ibert_qsfpp2/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel}]
#set_property PACKAGE_PIN AC4 [get_ports {qsfpp2_rx_p[3]}]
#set_property PACKAGE_PIN AC3 [get_ports {qsfpp2_rx_n[3]}]
#set_property PACKAGE_PIN AD6 [get_ports {qsfpp2_tx_p[3]}]
#set_property PACKAGE_PIN AD5 [get_ports {qsfpp2_tx_n[3]}]
#set_property LOC GTHE3_CHANNEL_X1Y14 [get_cells {ibert_qsfpp2/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel}]
#set_property PACKAGE_PIN AD2 [get_ports {qsfpp2_rx_p[2]}]
#set_property PACKAGE_PIN AD1 [get_ports {qsfpp2_rx_n[2]}]
#set_property PACKAGE_PIN AE4 [get_ports {qsfpp2_tx_p[2]}]
#set_property PACKAGE_PIN AE3 [get_ports {qsfpp2_tx_n[2]}]
set_property LOC GTHE3_CHANNEL_X1Y13 [get_cells {ibert_qsfpp2/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel}]
set_property PACKAGE_PIN AF2 [get_ports {qsfpp2_2_rx_p}]
set_property PACKAGE_PIN AF1 [get_ports {qsfpp2_2_rx_n}]
set_property PACKAGE_PIN AF6 [get_ports {qsfpp2_2_tx_p}]
set_property PACKAGE_PIN AF5 [get_ports {qsfpp2_2_tx_n}]
#set_property LOC GTHE3_CHANNEL_X1Y12 [get_cells {ibert_qsfpp2/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel}]
#set_property PACKAGE_PIN AG4 [get_ports {qsfpp2_rx_p[0]}]
#set_property PACKAGE_PIN AG3 [get_ports {qsfpp2_rx_n[0]}]
#set_property PACKAGE_PIN AG8 [get_ports {qsfpp2_tx_p[0]}]
#set_property PACKAGE_PIN AG7 [get_ports {qsfpp2_tx_n[0]}]


set_property PACKAGE_PIN AJ14 [get_ports si5338b_i2c_scl]
set_property PACKAGE_PIN AJ15 [get_ports si5338b_i2c_sda]
set_property IOSTANDARD LVCMOS18 [get_ports si5338b_i2c_scl]
set_property IOSTANDARD LVCMOS18 [get_ports si5338b_i2c_sda]
