// Seed: 626905619
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  assign module_2.id_6 = 0;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  logic id_4;
  logic id_5 = id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wor id_5
);
  logic id_7 = id_1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
program module_2 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri id_9,
    input wand id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wor id_17
    , id_19
);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  logic id_20 = id_4;
  logic id_21, id_22;
  wire id_23;
  wire id_24, id_25;
  assign id_25 = id_22[-1];
  assign id_23 = (id_13);
  struct packed {id_26 id_27 = 1 | {(1) ? 1 : 1{1}};} id_28;
  logic id_29;
  assign id_28.id_27 = 1'd0 - -1;
endprogram
