{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/kien/openlane2/MARCO/alarm/runs/RUN_2026-01-16_19-22-04/tmp/823a3cf7b7bb4bc1b7f381e4663fee7f.lib ",
   "modules": {
      "\\alarm": {
         "num_wires":         32,
         "num_wire_bits":     50,
         "num_pub_wires":     9,
         "num_pub_wire_bits": 27,
         "num_ports":         8,
         "num_port_bits":     26,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         25,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_DFFE_PN0P_": 2,
            "$_NOT_": 1,
            "$_OR_": 7,
            "$_XNOR_": 1,
            "$_XOR_": 10
         }
      }
   },
      "design": {
         "num_wires":         32,
         "num_wire_bits":     50,
         "num_pub_wires":     9,
         "num_pub_wire_bits": 27,
         "num_ports":         8,
         "num_port_bits":     26,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         25,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_DFFE_PN0P_": 2,
            "$_NOT_": 1,
            "$_OR_": 7,
            "$_XNOR_": 1,
            "$_XOR_": 10
         }
      }
}

