
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    47228000                       # Number of ticks simulated
final_tick                                   47228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154049                       # Simulator instruction rate (inst/s)
host_op_rate                                   162323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49867088                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661268                       # Number of bytes of host memory used
host_seconds                                     0.95                       # Real time elapsed on the host
sim_insts                                      145890                       # Number of instructions simulated
sim_ops                                        153729                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 890                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         687050055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         470229525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          18971796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5420513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           5420513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6775642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5420513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6775642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1206064199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    687050055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     18971796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      5420513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5420513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        716862878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        687050055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        470229525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         18971796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5420513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          5420513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6775642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5420513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6775642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1206064199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  56960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47188000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    307.826087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.175290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.977001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           65     35.33%     35.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     23.91%     59.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     12.50%     71.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.89%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.35%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.89%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.17%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.63%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     10.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          184                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10334000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27021500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11611.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30361.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1206.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1206.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53020.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1171800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   639375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5639400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31969305                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               143250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42614490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            907.125539                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        59250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1263600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25035255                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6225750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35914830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.511309                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10207500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35223750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9517                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7414                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1017                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7516                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4376                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.222459                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    798                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  88                       # Number of system calls
system.cpu0.numCycles                           94457                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         62958                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9517                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5174                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        29919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2141                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                     7917                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  627                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             51783                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.383581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.776705                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   39785     76.83%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     817      1.58%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1105      2.13%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     627      1.21%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     909      1.76%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     489      0.94%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     862      1.66%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2027      3.91%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5162      9.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               51783                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.100755                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.666526                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17043                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23620                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     9329                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1020                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   771                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 879                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  311                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 64755                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1139                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   771                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17838                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2583                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7868                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9511                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13212                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 62589                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   302                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    83                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              71708                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               300245                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           86466                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                51871                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   19837                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               128                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           128                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4151                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               10348                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7968                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              640                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             495                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     58826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                261                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    51572                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              468                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          14086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        42155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            73                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        51783                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.995925                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.560912                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34270     66.18%     66.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3681      7.11%     73.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2296      4.43%     77.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2845      5.49%     83.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               8691     16.78%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          51783                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                31260     60.61%     60.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3663      7.10%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9613     18.64%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7033     13.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 51572                       # Type of FU issued
system.cpu0.iq.rate                          0.545984                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          6                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            155345                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            73193                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        49642                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 51550                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2912                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1437                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           97                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   771                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2028                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  537                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              59094                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              215                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                10348                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7968                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               119                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           211                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 773                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                50611                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 9118                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              961                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       16013                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5941                       # Number of branches executed
system.cpu0.iew.exec_stores                      6895                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.535810                       # Inst execution rate
system.cpu0.iew.wb_sent                         49943                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        49670                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    31565                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    64591                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.525848                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.488690                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14092                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              718                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        49637                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.906602                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.912856                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35550     71.62%     71.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5230     10.54%     82.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2202      4.44%     86.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          965      1.94%     88.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1803      3.63%     92.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1399      2.82%     94.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          612      1.23%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          415      0.84%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1461      2.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        49637                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39571                       # Number of instructions committed
system.cpu0.commit.committedOps                 45001                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         13967                       # Number of memory references committed
system.cpu0.commit.loads                         7436                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      5085                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40419                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 290                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27421     60.93%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      8.02%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7436     16.52%     85.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6531     14.51%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            45001                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1461                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      107021                       # The number of ROB reads
system.cpu0.rob.rob_writes                     120337                       # The number of ROB writes
system.cpu0.timesIdled                            405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39571                       # Number of Instructions Simulated
system.cpu0.committedOps                        45001                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.387026                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.387026                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.418931                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.418931                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   68146                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34158                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   177195                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   23009                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  17005                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               61                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          185.031138                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11967                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.912000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   185.031138                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.361389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.361389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            30823                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           30823                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8445                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3395                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11840                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11840                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11845                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2984                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2984                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3255                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3255                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16557720                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16557720                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    220387779                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    220387779                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        33501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    236945499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236945499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    236945499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236945499                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        15095                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        15095                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        15100                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        15100                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.031092                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031092                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.467785                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.467785                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.215634                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.215634                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.215563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.215563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61098.597786                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61098.597786                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73856.494303                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73856.494303                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        33501                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        33501                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 72794.316129                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72794.316129                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 72794.316129                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72794.316129                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.928571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu0.dcache.writebacks::total               28                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2731                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2731                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          167                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          253                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11198520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11198520                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     19043232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     19043232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     30241752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30241752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     30241752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30241752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.019160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027824                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027824                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027815                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027815                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 67057.005988                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67057.005988                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75269.691700                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75269.691700                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        31999                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        31999                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 72004.171429                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72004.171429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 72004.171429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72004.171429                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          243.410215                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               7124                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.893155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   243.410215                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.475411                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.475411                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16433                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16433                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         7124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           7124                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         7124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            7124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         7124                       # number of overall hits
system.cpu0.icache.overall_hits::total           7124                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          793                       # number of overall misses
system.cpu0.icache.overall_misses::total          793                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     54269987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54269987                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     54269987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54269987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     54269987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54269987                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7917                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7917                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7917                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7917                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7917                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.100164                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.100164                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.100164                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.100164                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.100164                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.100164                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68436.301387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68436.301387                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68436.301387                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68436.301387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68436.301387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68436.301387                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          672                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          224                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42471511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42471511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42471511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42471511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42471511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42471511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.075913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.075913                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.075913                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.075913                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.075913                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.075913                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70668.071547                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70668.071547                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70668.071547                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70668.071547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70668.071547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70668.071547                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7210                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6799                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              196                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4369                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4106                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.980316                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    199                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15841                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         43467                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7210                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4305                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    453                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3239                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  103                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             13997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.224262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.746324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    7679     54.86%     54.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     254      1.81%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      92      0.66%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     127      0.91%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     149      1.06%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     131      0.94%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     130      0.93%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1200      8.57%     69.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4235     30.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               13997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.455148                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.743956                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4893                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3110                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3583                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2216                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   194                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 187                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 42720                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  121                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   194                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5101                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    428                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1388                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5568                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1317                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 42062                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1202                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              64983                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               205451                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           61955                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                57542                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7439                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3225                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                8274                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                950                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              393                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             125                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     40976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    38332                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              383                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        15469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        13997                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.738587                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.727848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3392     24.23%     24.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                772      5.52%     29.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                532      3.80%     33.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                708      5.06%     38.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               8593     61.39%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          13997                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    26    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                26655     69.54%     69.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      8.02%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7842     20.46%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                759      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 38332                       # Type of FU issued
system.cpu1.iq.rate                          2.419797                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         26                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000678                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             91070                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            45380                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        37746                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 38358                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1065                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          248                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   194                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    430                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              41048                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 8274                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 950                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            97                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                38105                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 7745                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              227                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        8490                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6041                       # Number of branches executed
system.cpu1.iew.exec_stores                       745                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.405467                       # Inst execution rate
system.cpu1.iew.wb_sent                         37881                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        37746                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    29293                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    53120                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.382804                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.551450                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4323                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              164                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        13372                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.746186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.704483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3896     29.14%     29.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2593     19.39%     48.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          515      3.85%     52.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1857     13.89%     66.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          132      0.99%     67.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2514     18.80%     86.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          153      1.14%     87.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          184      1.38%     88.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1528     11.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        13372                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               35907                       # Number of instructions committed
system.cpu1.commit.committedOps                 36722                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          7911                       # Number of memory references committed
system.cpu1.commit.loads                         7209                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.branches                      5931                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    30922                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  82                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           25736     70.08%     70.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      8.37%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7209     19.63%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           702      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            36722                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1528                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       52590                       # The number of ROB reads
system.cpu1.rob.rob_writes                      82718                       # The number of ROB writes
system.cpu1.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      35907                       # Number of Instructions Simulated
system.cpu1.committedOps                        36722                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.441167                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.441167                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.266713                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.266713                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   55999                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  24300                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   136875                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   34908                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8940                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                1                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           10.255893                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8196                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           103.746835                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    10.255893                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.020031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.020031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            16912                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           16912                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         7538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           7538                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           657                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         8195                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8195                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         8197                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          196                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           196                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          199                       # number of overall misses
system.cpu1.dcache.overall_misses::total          199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1483996                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1483996                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1628250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1628250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3112246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3112246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3112246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3112246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         7697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         7697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          694                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         8391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         8391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         8396                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         8396                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020657                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020657                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.053314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053314                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.023358                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023358                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9333.308176                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9333.308176                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44006.756757                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44006.756757                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10625.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10625.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15878.806122                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15878.806122                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15639.427136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15639.427136                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           78                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           98                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           98                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           81                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           98                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           98                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       495503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       495503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       543250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       543250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1038753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1038753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1052753                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1052753                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.024496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024496                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011679                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011679                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011910                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  6117.320988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6117.320988                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31955.882353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31955.882353                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9499.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10599.520408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10599.520408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10527.530000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10527.530000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.122057                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3173                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            59.867925                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.122057                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6531                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6531                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3173                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3173                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3173                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3173                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3173                       # number of overall hits
system.cpu1.icache.overall_hits::total           3173                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2714723                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2714723                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2714723                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2714723                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2714723                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2714723                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3239                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3239                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3239                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3239                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.020377                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020377                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.020377                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020377                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.020377                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020377                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 41132.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41132.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 41132.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41132.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 41132.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41132.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2081518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2081518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2081518                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081518                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.016363                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016363                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.016363                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016363                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 39273.924528                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39273.924528                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 39273.924528                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39273.924528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 39273.924528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39273.924528                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7040                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6576                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              206                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4216                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3995                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.758065                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    190                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15319                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         42936                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7040                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4185                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    475                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3286                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  110                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             13755                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.251690                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.744286                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7499     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     209      1.52%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      84      0.61%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     159      1.16%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     164      1.19%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     161      1.17%     60.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     142      1.03%     61.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1136      8.26%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4201     30.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               13755                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.459560                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.802794                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    4948                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2858                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3520                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2218                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   210                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 205                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 42252                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   210                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    5139                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    443                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1221                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5526                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1215                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 41512                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1133                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              63573                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               202769                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           61264                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                55952                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    7617                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2905                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                8212                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1020                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              375                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             115                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     40343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    37589                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              479                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        16224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        13755                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.732752                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.723542                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3296     23.96%     23.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                802      5.83%     29.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                576      4.19%     33.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                689      5.01%     38.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               8392     61.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          13755                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    24    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                25978     69.11%     69.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      8.18%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                7767     20.66%     97.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                768      2.04%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 37589                       # Type of FU issued
system.cpu2.iq.rate                          2.453750                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         24                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000638                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             89436                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            44983                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        36949                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 37613                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1108                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          331                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   210                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    444                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              40415                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 8212                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1020                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            97                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 185                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                37326                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 7673                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              263                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        8410                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    5840                       # Number of branches executed
system.cpu2.iew.exec_stores                       737                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.436582                       # Inst execution rate
system.cpu2.iew.wb_sent                         37083                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        36949                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    28725                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    52086                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.411972                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.551492                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4495                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              179                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        13100                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.736794                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.660046                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3797     28.98%     28.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2450     18.70%     47.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          488      3.73%     51.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1973     15.06%     66.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          104      0.79%     67.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2571     19.63%     86.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          160      1.22%     88.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          180      1.37%     89.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1377     10.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        13100                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               35053                       # Number of instructions committed
system.cpu2.commit.committedOps                 35852                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          7793                       # Number of memory references committed
system.cpu2.commit.loads                         7104                       # Number of loads committed
system.cpu2.commit.membars                         32                       # Number of memory barriers committed
system.cpu2.commit.branches                      5719                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    30261                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  80                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           24984     69.69%     69.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      8.58%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7104     19.81%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           689      1.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            35852                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1377                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       51771                       # The number of ROB reads
system.cpu2.rob.rob_writes                      81421                       # The number of ROB writes
system.cpu2.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      35053                       # Number of Instructions Simulated
system.cpu2.committedOps                        35852                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.437024                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.437024                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.288204                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.288204                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   54891                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  24010                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   134274                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   33659                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   8799                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           10.548871                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8132                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            99.170732                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    10.548871                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.020603                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.020603                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            16746                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           16746                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         7486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           7486                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           640                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         8126                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8126                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         8128                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8128                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          143                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          143                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           41                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          187                       # number of overall misses
system.cpu2.dcache.overall_misses::total          187                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2230233                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2230233                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1744250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1744250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        32999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        32999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3974483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3974483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3974483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3974483                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         7629                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         7629                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          681                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          681                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         8310                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         8310                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         8315                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         8315                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018744                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.060206                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060206                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.022142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.022489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15596.034965                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15596.034965                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 42542.682927                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42542.682927                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  6599.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6599.800000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21600.451087                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21600.451087                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 21253.919786                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21253.919786                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           67                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           91                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           91                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           76                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           93                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           95                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       579262                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       579262                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       493250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       493250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        24501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        24501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1072512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1072512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1077512                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1077512                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.024963                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024963                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011191                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011191                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011425                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011425                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7621.868421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7621.868421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 29014.705882                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29014.705882                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  4900.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4900.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11532.387097                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11532.387097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 11342.231579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11342.231579                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.228752                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3218                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            58.509091                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.228752                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6627                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6627                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3218                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3218                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3218                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3218                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3218                       # number of overall hits
system.cpu2.icache.overall_hits::total           3218                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           68                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           68                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           68                       # number of overall misses
system.cpu2.icache.overall_misses::total           68                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2424712                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2424712                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2424712                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2424712                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2424712                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2424712                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3286                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3286                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3286                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3286                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.020694                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.020694                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.020694                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.020694                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.020694                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.020694                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 35657.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35657.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 35657.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35657.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 35657.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35657.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1870526                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1870526                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1870526                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1870526                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1870526                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1870526                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.016738                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.016738                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.016738                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.016738                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.016738                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.016738                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 34009.563636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34009.563636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 34009.563636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34009.563636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 34009.563636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34009.563636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   7135                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             6656                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              213                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4268                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4045                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.775070                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    188                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14979                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         43244                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       7135                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4233                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         9255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    487                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3288                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   97                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             13728                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.285256                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.757675                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    7451     54.28%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     205      1.49%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      84      0.61%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     141      1.03%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     165      1.20%     58.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     132      0.96%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     141      1.03%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1134      8.26%     68.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4275     31.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               13728                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.476334                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.886975                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    4834                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2850                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3563                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2266                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   214                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 224                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 42797                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   214                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    5030                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    456                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1196                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     5611                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1220                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 41925                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1151                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              64122                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               204731                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           61731                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                56526                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7585                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2838                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                8196                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1115                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              356                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             104                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     40743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    37973                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              425                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        16464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        13728                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.766098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.704855                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3175     23.13%     23.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                770      5.61%     28.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                570      4.15%     32.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                789      5.75%     38.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               8424     61.36%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          13728                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    23    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                26262     69.16%     69.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076      8.10%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7823     20.60%     97.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                812      2.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 37973                       # Type of FU issued
system.cpu3.iq.rate                          2.535082                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         23                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000606                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             90122                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            45475                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        37316                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 37996                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1055                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          432                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   214                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    457                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              40812                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 8196                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1115                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 191                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                37685                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 7694                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              288                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        8465                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5932                       # Number of branches executed
system.cpu3.iew.exec_stores                       771                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.515856                       # Inst execution rate
system.cpu3.iew.wb_sent                         37449                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        37316                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    28902                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    52373                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.491221                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.551849                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4593                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              184                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        13056                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.769148                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.652159                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3660     28.03%     28.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2448     18.75%     46.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          511      3.91%     50.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2010     15.40%     66.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          128      0.98%     67.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2616     20.04%     87.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          116      0.89%     88.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          170      1.30%     89.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1397     10.70%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        13056                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               35359                       # Number of instructions committed
system.cpu3.commit.committedOps                 36154                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          7824                       # Number of memory references committed
system.cpu3.commit.loads                         7141                       # Number of loads committed
system.cpu3.commit.membars                         32                       # Number of memory barriers committed
system.cpu3.commit.branches                      5799                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    30483                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  80                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           25255     69.85%     69.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      8.51%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7141     19.75%     98.11% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           683      1.89%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            36154                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1397                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       52120                       # The number of ROB reads
system.cpu3.rob.rob_writes                      82238                       # The number of ROB writes
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       79477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      35359                       # Number of Instructions Simulated
system.cpu3.committedOps                        36154                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.423626                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.423626                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.360571                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.360571                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   55366                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  24156                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   135429                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   34092                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   8837                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           10.546128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               8127                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           102.873418                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    10.546128                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.020598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.020598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16760                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16760                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         7489                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           7489                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          636                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           636                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         8125                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            8125                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         8127                       # number of overall hits
system.cpu3.dcache.overall_hits::total           8127                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          154                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           40                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          194                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          197                       # number of overall misses
system.cpu3.dcache.overall_misses::total          197                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1883483                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1883483                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1449998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1449998                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        32500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        32500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3333481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3333481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3333481                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3333481                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         7643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         7643                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         8319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         8319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         8324                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         8324                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020149                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020149                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.059172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.059172                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.023320                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023320                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.023667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023667                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12230.409091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12230.409091                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 36249.950000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36249.950000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         8125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         8125                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17182.891753                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17182.891753                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16921.223350                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16921.223350                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           79                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          103                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           75                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           93                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       525763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       525763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       387751                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       387751                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        26500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        26500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       913514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       913514                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       918514                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       918514                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009813                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009813                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.023669                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7010.173333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7010.173333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 24234.437500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24234.437500                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         6625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10038.615385                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10038.615385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  9876.494624                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9876.494624                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.190751                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3217                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            58.490909                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.190751                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014044                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014044                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6631                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6631                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3217                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3217                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3217                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3217                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3217                       # number of overall hits
system.cpu3.icache.overall_hits::total           3217                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           71                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           71                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           71                       # number of overall misses
system.cpu3.icache.overall_misses::total           71                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2205960                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2205960                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2205960                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2205960                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2205960                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2205960                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3288                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3288                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3288                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3288                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.021594                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021594                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.021594                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021594                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.021594                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021594                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 31069.859155                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 31069.859155                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 31069.859155                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 31069.859155                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 31069.859155                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 31069.859155                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1617776                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1617776                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1617776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1617776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1617776                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1617776                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016727                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016727                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016727                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016727                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 29414.109091                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 29414.109091                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 29414.109091                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 29414.109091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 29414.109091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 29414.109091                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   383.986492                       # Cycle average of tags in use
system.l2.tags.total_refs                         260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.395137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.398217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       299.983685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.290618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.100529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.493351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.068921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.502679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.148492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.036619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046873                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.080322                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21199                       # Number of tag accesses
system.l2.tags.data_accesses                    21199                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  88                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     258                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               28                       # number of Writeback hits
system.l2.Writeback_hits::total                    28                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   88                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   39                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      262                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  88                       # number of overall hits
system.l2.overall_hits::cpu0.data                  39                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data                  14                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  34                       # number of overall hits
system.l2.overall_hits::cpu2.data                  11                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu3.data                  11                       # number of overall hits
system.l2.overall_hits::total                     262                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               513                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   714                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                364                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                    961                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               513                       # number of overall misses
system.l2.overall_misses::cpu0.data               364                       # number of overall misses
system.l2.overall_misses::cpu1.inst                23                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                21                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                   961                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40942000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10800500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1702000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       117500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1447500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       212750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1187750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       168250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56578250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     18331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       442750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       341250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19618750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     29131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       621250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1447500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1187750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       509500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40942000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     29131500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1702000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       621250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1447500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       655500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1187750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       509500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76197000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 972                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           28                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                28                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               251                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               20                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1223                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              20                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1223                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.777108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.433962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.363636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.734568                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.866667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984064                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853577                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.903226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.433962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.381818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.363636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785773                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853577                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.903226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.433962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.363636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785773                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 79808.966862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83724.806202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        74000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        58750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 68928.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 70916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 59387.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 56083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79241.246499                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 78004.255319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79428.137652                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79808.966862                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 80031.593407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        74000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 103541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 68928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 93642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 59387.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 72785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79289.281998                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79808.966862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 80031.593407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        74000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 103541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 68928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 93642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 59387.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 72785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79289.281998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 70                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  70                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 70                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              644                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              891                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34299750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8209750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       962250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        60500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       287000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44109250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       232012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       232012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        36001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15405000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       291250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16540250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34299750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23614750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       962250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       452750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       451750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       354750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60649500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34299750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23614750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       962250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       452750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       451750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       354750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60649500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.674699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.662551                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984064                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.861042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.277778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.277778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.845258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.861042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.277778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.277778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728536                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 67519.192913                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73301.339286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 68732.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        56625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        60500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        71750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68492.624224                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17847.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17847.076923                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18000.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 65553.191489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66964.574899                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 67519.192913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 68054.034582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 68732.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        56625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        90350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        71750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68069.023569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 67519.192913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 68054.034582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 68732.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        56625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        90350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        71750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68069.023569                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 643                       # Transaction distribution
system.membus.trans_dist::ReadResp                642                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              15                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        56896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples               918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 918                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1095502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4732985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1183                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1181                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             30                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  79936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             257                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1525    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             791498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            686994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84482                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            157748                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89474                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            153987                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87224                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           150986                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
