;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	DJN <27, 19
	DJN <27, 19
	ADD #275, <0
	SUB 0, 10
	JMN 0, 10
	JMN @12, #200
	SUB 25, @412
	SUB #0, 0
	ADD 210, 60
	ADD 210, 60
	JMN @0, 0
	SUB 25, @412
	SPL @7, @23
	SPL @7, @23
	SPL @7, @23
	SUB @121, 103
	SUB @121, 103
	SPL 25, <412
	SUB #12, @200
	SUB 25, @412
	MOV @121, 106
	SUB #12, @200
	SLT 718, 30
	SUB 20, @12
	SUB @-127, 100
	SUB @-127, 100
	CMP 270, 191
	SUB #12, @200
	ADD #270, <0
	SUB <8, @-2
	SLT 210, 60
	ADD 210, 60
	SPL 0, <402
	DAT <7, #23
	CMP -207, <-120
	CMP -207, <-120
	SUB #0, 0
	SUB #0, 0
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-29
	DJN <27, 19
