Source Block: hdl/library/util_mii_to_rmii/mac_phy_link.v@60:70@HdlIdDef
  reg     [1:0]     rmii_txd_r = 2'b0;
  reg               rmii_tx_en_r = 1'b0;
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;

  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;

  always @(posedge ref_clk) begin
    if (!reset_n) begin

Diff Content:
- 65   reg               tx_dibit_d = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_mii_to_rmii/mac_phy_link.v@62:72
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;

  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;

  always @(posedge ref_clk) begin
    if (!reset_n) begin
      num_r <= 0;
      mii_tx_clk_10_100_r <= 1'b0;

Clone Blocks 2:
hdl/library/util_mii_to_rmii/mac_phy_link.v@56:66
  reg               mac_tx_en_r = 1'b0;
  reg               mac_tx_er_r = 1'b0;
  reg               mii_tx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;
  reg     [1:0]     rmii_txd_r = 2'b0;
  reg               rmii_tx_en_r = 1'b0;
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;


Clone Blocks 3:
hdl/library/util_mii_to_rmii/mac_phy_link.v@58:68
  reg               mii_tx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;
  reg     [1:0]     rmii_txd_r = 2'b0;
  reg               rmii_tx_en_r = 1'b0;
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;

  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;


Clone Blocks 4:
hdl/library/util_mii_to_rmii/mac_phy_link.v@59:69
  reg     [3:0]     num_r = 4'b0;
  reg     [1:0]     rmii_txd_r = 2'b0;
  reg               rmii_tx_en_r = 1'b0;
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;

  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;

  always @(posedge ref_clk) begin

Clone Blocks 5:
hdl/library/util_mii_to_rmii/mac_phy_link.v@57:67
  reg               mac_tx_er_r = 1'b0;
  reg               mii_tx_clk_10_100_r = 1'b0;
  reg     [3:0]     num_r = 4'b0;
  reg     [1:0]     rmii_txd_r = 2'b0;
  reg               rmii_tx_en_r = 1'b0;
  reg               rising_tx_clk_r0 = 1'b0;
  reg               rising_tx_clk_r1 = 1'b0;
  reg     [4:0]     reg_count = 5'b0;
  reg               tx_dibit_d = 1'b0;

  localparam        DIV_REF_CLK = RATE_10_100 ? 10 : 1;

