<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: /app/libyaul-wip/libyaul/scu/bus/cpu/cpu/divu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('divu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">divu.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) Israel Jacquez</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _YAUL_CPU_DIVU_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _YAUL_CPU_DIVU_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;cpu/instructions.h&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;gamemath/fix16.h&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>__BEGIN_DECLS</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">   23</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">cpu_divu_ihr_t</a>)(void);</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> __always_inline</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">   28</a></span><a class="code hl_function" href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">cpu_divu_status_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>{</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="keywordflow">return</span> ((<a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a7ea86465a552fa77025e21f1cff07d05">dvcr</a> &amp; 0x00000001) == 0x00000001);</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>}</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> __always_inline</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">   38</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">cpu_divu_quotient_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>{</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#afc7c44acc00df97a2f53703643593a10">dvdntl</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>}</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> __always_inline</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">   48</a></span><a class="code hl_function" href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">cpu_divu_remainder_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>{</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a31bcbd77984bd571b8b893706d0bee81">dvdnth</a>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>}</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">   62</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> dividendh, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> dividendl, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> divisor)</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>{</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#aba1ae7c649e02feba5590a83b819c0a8">dvsr</a> = divisor;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a31bcbd77984bd571b8b893706d0bee81">dvdnth</a> = dividendh;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">/* Writing to CPU(DVDNTL) starts the operation */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#afc7c44acc00df97a2f53703643593a10">dvdntl</a> = dividendl;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>}</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">   79</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">cpu_divu_32_32_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> dividend, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> divisor)</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>{</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#aba1ae7c649e02feba5590a83b819c0a8">dvsr</a> = divisor;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">/* Writing to CPU(DVDNT) starts the operation */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a734ae6198a4c9be0b221b13f796e24aa">dvdnt</a> = dividend;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>}</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">   95</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a>(<a class="code hl_typedef" href="group__GAMEMATH__FIX16.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> dividend, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *dh, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *dl)</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>{</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    *dh = <a class="code hl_function" href="group__CPU__INSTRUCTION__EMITTERS.html#ga11a33f4fdbec58a3e2a475e29106e945">cpu_instr_swapw</a>((<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>)dividend);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    *dh = <a class="code hl_function" href="group__CPU__INSTRUCTION__EMITTERS.html#gacb81ead2c901e8a72f267b47390c2998">cpu_instr_extsw</a>(*dh);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    *dl = (<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>)dividend &lt;&lt; 16;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>}</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">  110</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">cpu_divu_fix16_set</a>(<a class="code hl_typedef" href="group__GAMEMATH__FIX16.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> dividend, <a class="code hl_typedef" href="group__GAMEMATH__FIX16.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> divisor)</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>{</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> dh;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> dl;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_function" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a>(dividend, &amp;dh, &amp;dl);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_function" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a>(dh, dl, (<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>)divisor);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> __always_inline</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">  122</a></span><a class="code hl_function" href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">cpu_divu_interrupt_priority_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>{</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="keywordflow">return</span> ((<a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">ipra</a> &gt;&gt; 12) &amp; 0x0F);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">  133</a></span><a class="code hl_function" href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">cpu_divu_interrupt_priority_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> priority)</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>{</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">ipra</a> &amp;= 0x0FFF;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">ipra</a> |= (priority &amp; 0x0F) &lt;&lt; 12;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>}</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#gafe009e0d441fd3e89cd6255d3a0ec9b6">  144</a></span><span class="preprocessor">#define cpu_divu_ovfi_clear() do {                                             \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">    cpu_divu_ovfi_set(NULL);                                                   \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">} while (false)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2">  156</a></span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2">cpu_divu_ovfi_set</a>(<a class="code hl_typedef" href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">cpu_divu_ihr_t</a> ihr);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>__END_DECLS</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_DIVU_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga0410bd2ebc2554b8dbe997fd2e1e5378"><div class="ttname"><a href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">cpu_divu_32_32_set</a></div><div class="ttdeci">static void cpu_divu_32_32_set(uint32_t dividend, uint32_t divisor)</div><div class="ttdoc">Perform a 32÷32 bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:79</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga0e668afa8e1d613cdd90dc8c0d29fcd5"><div class="ttname"><a href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">cpu_divu_quotient_get</a></div><div class="ttdeci">static uint32_t cpu_divu_quotient_get(void)</div><div class="ttdoc">Obtain the quotient part at the end of a division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:38</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga1117e673b03a934e28f4c289d02df4e6"><div class="ttname"><a href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a></div><div class="ttdeci">static void cpu_divu_64_32_set(uint32_t dividendh, uint32_t dividendl, uint32_t divisor)</div><div class="ttdoc">Perform a 64÷32 bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:62</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga46b1ace51589ad0d96e98f2934e63391"><div class="ttname"><a href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">cpu_divu_fix16_set</a></div><div class="ttdeci">static void cpu_divu_fix16_set(fix16_t dividend, fix16_t divisor)</div><div class="ttdoc">Perform a fixed-point bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:110</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga534450add69d199aa549f6028242121e"><div class="ttname"><a href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">cpu_divu_interrupt_priority_set</a></div><div class="ttdeci">static void cpu_divu_interrupt_priority_set(uint8_t priority)</div><div class="ttdoc">Set the interrupt priority level for CPU-DIVU.</div><div class="ttdef"><b>Definition:</b> divu.h:133</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga68875fbe5569688570b1b780e084ab27"><div class="ttname"><a href="group__CPU__DIVU.html#ga68875fbe5569688570b1b780e084ab27">cpu_divu_ihr_t</a></div><div class="ttdeci">void(* cpu_divu_ihr_t)(void)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> divu.h:23</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga6ccd3668b021698772ab240c23e0bee4"><div class="ttname"><a href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a></div><div class="ttdeci">static void cpu_divu_fix16_split(fix16_t dividend, uint32_t *dh, uint32_t *dl)</div><div class="ttdoc">Split a fix16_t value into two 32-bit parts of the dividend.</div><div class="ttdef"><b>Definition:</b> divu.h:95</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gab7312b1cd3478f46865bd5ccb7bbeee8"><div class="ttname"><a href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">cpu_divu_interrupt_priority_get</a></div><div class="ttdeci">static uint8_t cpu_divu_interrupt_priority_get(void)</div><div class="ttdoc">Obtain the interrupt priority level for CPU-DIVU.</div><div class="ttdef"><b>Definition:</b> divu.h:122</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gac1de99e0806a1107a0e73c3a1473af2a"><div class="ttname"><a href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">cpu_divu_status_get</a></div><div class="ttdeci">static bool cpu_divu_status_get(void)</div><div class="ttdoc">Determine if an overflow has occurred.</div><div class="ttdef"><b>Definition:</b> divu.h:28</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gaf6b5cb8546b373711641f0dc1e137f5f"><div class="ttname"><a href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">cpu_divu_remainder_get</a></div><div class="ttdeci">static uint32_t cpu_divu_remainder_get(void)</div><div class="ttdoc">Obtain the remainder part at the end of a division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:48</div></div>
<div class="ttc" id="agroup__CPU__INSTRUCTION__EMITTERS_html_ga11a33f4fdbec58a3e2a475e29106e945"><div class="ttname"><a href="group__CPU__INSTRUCTION__EMITTERS.html#ga11a33f4fdbec58a3e2a475e29106e945">cpu_instr_swapw</a></div><div class="ttdeci">static uint32_t cpu_instr_swapw(uint32_t x)</div><div class="ttdoc">Emit a swap.w instruction.</div><div class="ttdef"><b>Definition:</b> instructions.h:64</div></div>
<div class="ttc" id="agroup__CPU__INSTRUCTION__EMITTERS_html_gacb81ead2c901e8a72f267b47390c2998"><div class="ttname"><a href="group__CPU__INSTRUCTION__EMITTERS.html#gacb81ead2c901e8a72f267b47390c2998">cpu_instr_extsw</a></div><div class="ttdeci">static uint32_t cpu_instr_extsw(const uint32_t rm)</div><div class="ttdoc">Emit a exts.w instruction.</div><div class="ttdef"><b>Definition:</b> instructions.h:167</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga690d0f10183f30e4dd7a257f969491f2"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga690d0f10183f30e4dd7a257f969491f2">cpu_divu_ovfi_set</a></div><div class="ttdeci">void cpu_divu_ovfi_set(cpu_divu_ihr_t ihr)</div><div class="ttdoc">Set the interrupt handler for the CPU-DIVU OVFI interrupt.</div></div>
<div class="ttc" id="agroup__GAMEMATH__FIX16_html_gaca43c6dc0c416d1e27c18614b7ebcb73"><div class="ttname"><a href="group__GAMEMATH__FIX16.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a></div><div class="ttdeci">int32_t fix16_t</div><div class="ttdoc">Fixed point Q16.16.</div><div class="ttdef"><b>Definition:</b> fix16.h:59</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga01d1e3f3d77a0675f75fb889bbff33dd"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a></div><div class="ttdeci">#define CPU_IOREG_BASE</div><div class="ttdoc">Base CPU address, for use with cpu_ioregs.</div><div class="ttdef"><b>Definition:</b> map.h:24</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a31bcbd77984bd571b8b893706d0bee81"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a31bcbd77984bd571b8b893706d0bee81">cpu_ioregs::dvdnth</a></div><div class="ttdeci">uint32_t dvdnth</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:177</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a734ae6198a4c9be0b221b13f796e24aa"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a734ae6198a4c9be0b221b13f796e24aa">cpu_ioregs::dvdnt</a></div><div class="ttdeci">uint32_t dvdnt</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:171</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a7ea86465a552fa77025e21f1cff07d05"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a7ea86465a552fa77025e21f1cff07d05">cpu_ioregs::dvcr</a></div><div class="ttdeci">uint32_t dvcr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:173</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_aba1ae7c649e02feba5590a83b819c0a8"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#aba1ae7c649e02feba5590a83b819c0a8">cpu_ioregs::dvsr</a></div><div class="ttdeci">uint32_t dvsr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:169</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_acc98e5cf0ba796eed1be906fe0ca28dc"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">cpu_ioregs::ipra</a></div><div class="ttdeci">uint16_t ipra</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:165</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_afc7c44acc00df97a2f53703643593a10"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#afc7c44acc00df97a2f53703643593a10">cpu_ioregs::dvdntl</a></div><div class="ttdeci">uint32_t dvdntl</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:179</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_structcpu__ioregs"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a></div><div class="ttdoc">CPU I/O register map.</div><div class="ttdef"><b>Definition:</b> map.h:48</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_ga06896e8c53f721507066c079052171f8"><div class="ttname"><a href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:30</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_gae1affc9ca37cfb624959c866a73f83c2"><div class="ttname"><a href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:22</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d422163b96683743ed3963d4aac17747.html">app</a></li><li class="navelem"><a class="el" href="dir_f630694d868536a5c572f707f803d3bc.html">libyaul-wip</a></li><li class="navelem"><a class="el" href="dir_afe3319f1dfd99cedef39aa54649c074.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_3af051795f851d8b13d218e696b453f7.html">scu</a></li><li class="navelem"><a class="el" href="dir_8b67598001b08dc27134f7a169c5db1e.html">bus</a></li><li class="navelem"><a class="el" href="dir_218bf63ac8bbf8d2d65b169ab66edf70.html">cpu</a></li><li class="navelem"><a class="el" href="dir_d9a4822e78662b4ec0b9ab6e8960b1a9.html">cpu</a></li><li class="navelem"><b>divu.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
