make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_rom_dp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_rom_dp




Testing module iob_rom_dp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/rom/iob_rom_dp/iob_rom_dp.v ./hardware/rom/iob_rom_dp/iob_rom_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/rom/iob_rom_dp/iob_rom_dp.v ./hardware/rom/iob_rom_dp/iob_rom_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/rom/iob_rom_dp/iob_rom_dp.v ./hardware/rom/iob_rom_dp/iob_rom_dp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_fifo_async


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_fifo_async




Testing module iob_fifo_async


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/fifo/iob_gray_counter/iob_gray_counter.v ./hardware/fifo/iob_gray2bin/iob_gray2bin.v ./hardware/fifo/iob_fifo_async/iob_fifo_async.v ./hardware/fifo/iob_fifo_async/iob_fifo_async_tb.v
W_DATA_W > R_DATA_W
W_DATA_W=         32
W_ADDR_W=          2
R_DATA_W=          8
R_ADDR_W=          4
INFO: w_full=1 as expected
INFO: w_level = 2**ADDR as expected
INFO: r_full=1 as expected
INFO: r_empty = 1 as expected
INFO: r_level = 0 as expected
INFO: w_empty=0 as expected
INFO: data read matches test data as expected
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/fifo/iob_gray_counter/iob_gray_counter.v ./hardware/fifo/iob_gray2bin/iob_gray2bin.v ./hardware/fifo/iob_fifo_async/iob_fifo_async.v ./hardware/fifo/iob_fifo_async/iob_fifo_async_tb.v
W_DATA_W < R_DATA_W
W_DATA_W=          8
W_ADDR_W=          4
R_DATA_W=         32
R_ADDR_W=          2
INFO: w_full=1 as expected
INFO: w_level = 2**ADDR as expected
INFO: r_full=1 as expected
INFO: r_empty = 1 as expected
INFO: r_level = 0 as expected
INFO: w_empty=0 as expected
INFO: data read matches test data as expected
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/fifo/iob_gray_counter/iob_gray_counter.v ./hardware/fifo/iob_gray2bin/iob_gray2bin.v ./hardware/fifo/iob_fifo_async/iob_fifo_async.v ./hardware/fifo/iob_fifo_async/iob_fifo_async_tb.v
W_DATA_W = R_DATA_W
W_DATA_W=          8
W_ADDR_W=          4
R_DATA_W=          8
R_ADDR_W=          4
INFO: w_full=1 as expected
INFO: w_level = 2**ADDR as expected
INFO: r_full=1 as expected
INFO: r_empty = 1 as expected
INFO: r_level = 0 as expected
INFO: w_empty=0 as expected
INFO: data read matches test data as expected
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_gray_counter


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_gray_counter




Testing module iob_gray_counter


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/fifo/iob_gray_counter/iob_gray_counter.v 
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/fifo/iob_gray_counter/iob_gray_counter.v 
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/fifo/iob_gray_counter/iob_gray_counter.v 
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_fifo_sync


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_fifo_sync




Testing module iob_fifo_sync


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync_tb.v
W_DATA_W > R_DATA_W
W_DATA_W=         32
W_ADDR_W=          2
R_DATA_W=          8
R_ADDR_W=          4
INFO: here w_full=1 as expected
INFO: level = 2**ADDR_W as expected
INFO: w_full=1 as expected
INFO: here r_empty=1 as expected
INFO: r_empty = 1 as expected
INFO: level = 0 as expected
INFO: data read matches test data as expected
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync_tb.v
W_DATA_W < R_DATA_W
W_DATA_W=          8
W_ADDR_W=          4
R_DATA_W=         32
R_ADDR_W=          2
INFO: here w_full=1 as expected
INFO: level = 2**ADDR_W as expected
INFO: w_full=1 as expected
INFO: here r_empty=1 as expected
INFO: r_empty = 1 as expected
INFO: level = 0 as expected
INFO: data read matches test data as expected
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/fifo/iob_fifo_sync/iob_fifo_sync_tb.v
W_DATA_W = R_DATA_W
W_DATA_W=          8
W_ADDR_W=          4
R_DATA_W=          8
R_ADDR_W=          4
INFO: here w_full=1 as expected
INFO: level = 2**ADDR_W as expected
INFO: w_full=1 as expected
INFO: here r_empty=1 as expected
INFO: r_empty = 1 as expected
INFO: level = 0 as expected
INFO: data read matches test data as expected
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_gray2bin


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_gray2bin




Testing module iob_gray2bin


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/fifo/iob_gray2bin/iob_gray2bin.v 
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/fifo/iob_gray2bin/iob_gray2bin.v 
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/fifo/iob_gray2bin/iob_gray2bin.v 
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_sp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_sp




Testing module iob_ram_sp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp/iob_ram_sp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp/iob_ram_sp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp/iob_ram_sp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p




Testing module iob_ram_2p


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p/iob_ram_2p_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p/iob_ram_2p_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p/iob_ram_2p_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_t2p


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_t2p




Testing module iob_ram_t2p


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p/iob_ram_t2p_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p/iob_ram_t2p_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p/iob_ram_t2p_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_sp_be


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_sp_be




Testing module iob_ram_sp_be


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_sp/iob_ram_sp.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be.v ./hardware/ram/iob_ram_sp_be/iob_ram_sp_be_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_dp_be


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_dp_be




Testing module iob_ram_dp_be


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be.v ./hardware/ram/iob_ram_dp_be/iob_ram_dp_be_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_tdp_be


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_tdp_be




Testing module iob_ram_tdp_be


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be.v ./hardware/ram/iob_ram_tdp_be/iob_ram_tdp_be_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_dp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_dp




Testing module iob_ram_dp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp/iob_ram_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp/iob_ram_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_dp/iob_ram_dp.v ./hardware/ram/iob_ram_dp/iob_ram_dp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p_tiled


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p_tiled




Testing module iob_ram_2p_tiled


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled.v ./hardware/ram/iob_ram_2p_tiled/iob_ram_2p_tiled_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_tdp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_tdp




Testing module iob_ram_tdp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp/iob_ram_tdp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp/iob_ram_tdp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_tdp/iob_ram_tdp.v ./hardware/ram/iob_ram_tdp/iob_ram_tdp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p_asym


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_2p_asym




Testing module iob_ram_2p_asym


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym_tb.v
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
W_DATA_W > R_DATA_W
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym_tb.v
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
W_DATA_W > R_DATA_W
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym.v ./hardware/ram/iob_ram_2p/iob_ram_2p.v ./hardware/ram/iob_ram_2p_asym/iob_ram_2p_asym_tb.v
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
W_DATA_W > R_DATA_W
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_t2p_asym


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_ram_t2p_asym




Testing module iob_ram_t2p_asym


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym_tb.v
W_DATA_W > R_DATA_W
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym_tb.v
W_DATA_W > R_DATA_W
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/ram/iob_ram_t2p/iob_ram_t2p.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym.v ./hardware/ram/iob_ram_t2p_asym/iob_ram_t2p_asym_tb.v
W_DATA_W > R_DATA_W
W_DATA_W=         32
W_ADDR_W=          8
R_DATA_W=          8
R_ADDR_W=         10
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_regfile_sp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_regfile_sp




Testing module iob_regfile_sp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/regfile/iob_regfile_sp/iob_regfile_sp.v ./hardware/regfile/iob_regfile_sp/iob_regfile_sp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/regfile/iob_regfile_sp/iob_regfile_sp.v ./hardware/regfile/iob_regfile_sp/iob_regfile_sp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/regfile/iob_regfile_sp/iob_regfile_sp.v ./hardware/regfile/iob_regfile_sp/iob_regfile_sp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_regfile_dp


make sim-asym
make[3]: Entering directory '/home/jdlopes/sandbox/iob-mem'


Simulating module iob_regfile_dp




Testing module iob_regfile_dp


iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=32 -DR_DATA_W=8 ./hardware/regfile/iob_regfile_dp/iob_regfile_dp.v ./hardware/regfile/iob_regfile_dp/iob_regfile_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=32 ./hardware/regfile/iob_regfile_dp/iob_regfile_dp.v ./hardware/regfile/iob_regfile_dp/iob_regfile_dp_tb.v
[1;34m
Test completed successfully.
[0m
iverilog -W all -g2005-sv -I./submodules/LIB/hardware/include -DADDR_W=10 -DDATA_W=32 -DW_DATA_W=8 -DR_DATA_W=8 ./hardware/regfile/iob_regfile_dp/iob_regfile_dp.v ./hardware/regfile/iob_regfile_dp/iob_regfile_dp_tb.v
[1;34m
Test completed successfully.
[0m
make[3]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
make[2]: Leaving directory '/home/jdlopes/sandbox/iob-mem'
