# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {GTH_TB_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xpm -L fifo_generator_v13_2_1 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L floating_point_v7_0_14 -L xbip_dsp48_mult_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L div_gen_v5_1_12 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L cordic_v6_0_13 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.GTH_TB xil_defaultlib.glbl 
# Start time: 18:36:55 on Aug 13,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading xil_defaultlib.GTH_TB
# Loading xil_defaultlib.GTH_exdes
# Loading xil_defaultlib.GTH_support
# Loading xil_defaultlib.GTH_GT_USRCLK_SOURCE
# Loading unisims_ver.IBUF
# Loading unisims_ver.BUFG
# Loading xil_defaultlib.GTH_common
# Loading unisims_ver.GTHE2_COMMON
# Loading xil_defaultlib.GTH_common_reset
# Loading xil_defaultlib.GTH
# Loading xil_defaultlib.GTH_init
# Loading xil_defaultlib.GTH_multi_gt
# Loading xil_defaultlib.GTH_GT
# Loading unisims_ver.GTHE2_CHANNEL
# Loading xil_defaultlib.gth_gtrxreset_seq
# Loading xil_defaultlib.GTH_sync_block
# Loading unisims_ver.FD
# Loading unisims_ver.FDRE
# Loading xil_defaultlib.gth_rxpmarst_seq
# Loading xil_defaultlib.GTH_cpll_railing
# Loading xil_defaultlib.GTH_TX_STARTUP_FSM
# Loading xil_defaultlib.GTH_RX_STARTUP_FSM
# Loading unisims_ver.FDP
# Loading unisims_ver.FDPE
# Loading unisims_ver.IBUFDS
# Loading xil_defaultlib.cos_S1
# Loading xil_defaultlib.cos_S2
# Loading xil_defaultlib.FIFO_ctrl
# Loading xil_defaultlib.CLK_RD
# Loading xil_defaultlib.CLK_RD_clk_wiz
# Loading unisims_ver.PLLE2_ADV
# Loading xil_defaultlib.FIFO
# Loading xil_defaultlib.phase_top
# Loading xil_defaultlib.compare
# Loading xil_defaultlib.FIFO_ctrl2
# Loading xil_defaultlib.ila_0
# Loading xil_defaultlib.ila_1
# Loading xil_defaultlib.ila_2
# Loading xil_defaultlib.glbl
# Loading unisims_ver.BUFH
# Loading fifo_generator_v13_2_1.fifo_generator_vlog_beh
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_as
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_preload0
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stage
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.fft(fft_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.muxcy(muxcy_v)
# Loading unisim.xorcy(xorcy_v)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fdre(fdre_v)
# Loading unisim.fdse(fdse_v)
# Loading unisim.lut6(lut6_v)
# Loading unisim.lut3(lut3_v)
# Loading unisim.srl16e(srl16e_v)
# Loading unisim.fdr(fdr_v)
# Loading unisim.fd(fd_v)
# Loading unisim.ramb18e1(ramb18e1_v)
# Loading ieee.std_logic_textio(body)
# Loading unisim.rb18_internal_vhdl(rb18_internal_vhdl_v)
# Loading unisim.fde(fde_v)
# Loading unisim.vcc(vcc_v)
# Loading unisim.dsp48e1(dsp48e1_v)
# Loading unisim.muxf7(muxf7_v)
# Loading unisim.muxf8(muxf8_v)
# Loading xil_defaultlib.multiplier(multiplier_arch)
# Loading unisim.mult_and(mult_and_v)
# Loading unisim.lut2(lut2_v)
# Loading xil_defaultlib.arctan(arctan_arch)
# Loading xil_defaultlib.mult_gen_0(mult_gen_0_arch)
# Loading xil_defaultlib.phase_number(phase_number_arch)
# ** Warning: (vsim-3015) ../../../../GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v(931): [PCDPC] - Port size (8) does not match connection size (2) for port 'TXCTRL_OUT'. The port definition is at: ../../../../GTH_ex.srcs/sources_1/new/cos_S1.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /GTH_TB/GTH_exdes_i/S1 File: ../../../../GTH_ex.srcs/sources_1/new/cos_S1.v
# ** Warning: (vsim-3015) ../../../../GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v(944): [PCDPC] - Port size (8) does not match connection size (2) for port 'TXCTRL_OUT'. The port definition is at: ../../../../GTH_ex.srcs/sources_1/new/cos_S2.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /GTH_TB/GTH_exdes_i/S2 File: ../../../../GTH_ex.srcs/sources_1/new/cos_S2.v
# ** Fatal: (vsim-3363) ../../../../GTH_ex.srcs/sources_1/new/phase_top.v(140): The array length (1) of VHDL port 's_axis_config_tvalid' does not match the width (32) of its Verilog connection (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /GTH_TB/GTH_exdes_i/UU1/UU1_S1 File: ../../../../GTH_ex.srcs/sources_1/ip/FFT/sim/FFT.vhd Line: 64
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./GTH_TB_simulate.do PAUSED at line 9
# End time: 18:38:29 on Aug 13,2022, Elapsed time: 0:01:34
# Errors: 1, Warnings: 3
