<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Wed Apr 24 20:04:24 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -db-file gamerender_impl_1.udb -sethld -v 3 -endpoints 10 -u 10 -ports 10 -rpt-file gamerender_impl_1_lse.twr

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk0</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk0} -period 1000 [get_nets clk2]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_3>4.1.3  Setup Path Details For Constraint: create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk0} -period 1000 [get_nets clk2]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_3>4.2.3  Hold Path Details For Constraint: create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk0} -period 1000 [get_nets clk2]
create_clock -name {clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk0"</big></U></B>

create_clock -name {clk0} -period 1000 [get_nets clk2]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk0               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk0                              |             Target |        1000.000 ns |          1.000 MHz 
                                        | Actual (all paths) |          12.596 ns |         79.390 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk0               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
 From \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "clk"</big></U></B>

create_clock -name {clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk0                              |                         ---- |                      No path 
 From \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE"</big></U></B>

create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
------------------------------------------------------------------------------------------------------------
Clock \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
------------------------------------------------------------------------------------------------------------
 From \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE|             Target |          39.800 ns |         25.126 MHz 
                                             | Actual (all paths) |               ---- |               ---- 
------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-----------------------------------------------------------------------------------------------------------
Clock \pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
-----------------------------------------------------------------------------------------------------------
 From clk0                                   |                         ---- |                      No path 
 From clk                                    |                         ---- |                      No path 
-----------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 67.7596%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk0} -period 1000 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>[get_nets clk2]</A>                         | 1000.000 ns |  987.404 ns |   11   |   12.596 ns |  79.390 MHz |       50       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk} -period 20.833</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>3333333333 [get_nets clk]</A>               |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>create_generated_clock -name {\pll_inst</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>/lscc_pll_inst/u_PLL_B/OUTCORE} -source</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3> [get_pins {\pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>vide_by 128 [get_pins {\pll_inst/lscc_p</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>ll_inst/u_PLL_B/OUTCORE }] </A>             |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
\vga_inst/row_num_27__i9/D               |  987.404 ns 
\vga_inst/col_num_25__i9/D               |  987.723 ns 
\vga_inst/row_num_27__i8/D               |  988.420 ns 
\vga_inst/col_num_25__i8/D               |  988.739 ns 
\vga_inst/row_num_27__i7/D               |  989.436 ns 
\vga_inst/col_num_25__i7/D               |  989.755 ns 
\vga_inst/row_num_27__i6/D               |  990.452 ns 
\vga_inst/col_num_25__i6/D               |  990.771 ns 
\vga_inst/row_num_27__i5/D               |  991.468 ns 
\vga_inst/col_num_25__i5/D               |  991.787 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk0} -period 1000 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>[get_nets clk2]</A>                         |    0.000 ns |    2.841 ns |    2   |        ---- |        ---- |       50       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk} -period 20.833</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>3333333333 [get_nets clk]</A>               |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>create_generated_clock -name {\pll_inst</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>/lscc_pll_inst/u_PLL_B/OUTCORE} -source</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3> [get_pins {\pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>vide_by 128 [get_pins {\pll_inst/lscc_p</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>ll_inst/u_PLL_B/OUTCORE }] </A>             |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
\vga_inst/col_num_25__i0/D               |    2.841 ns 
\vga_inst/col_num_25__i1/D               |    2.841 ns 
\vga_inst/col_num_25__i2/D               |    2.841 ns 
\vga_inst/col_num_25__i3/D               |    2.841 ns 
\vga_inst/row_num_27__i6/D               |    3.160 ns 
\vga_inst/row_num_27__i0/D               |    3.160 ns 
\vga_inst/row_num_27__i2/D               |    3.160 ns 
\vga_inst/row_num_27__i3/D               |    3.160 ns 
\vga_inst/row_num_27__i4/D               |    3.160 ns 
\vga_inst/row_num_27__i5/D               |    3.160 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
RGB[1]                                  |                    output
RGB[0]                                  |                    output
HSYNC                                   |                    output
VSYNC                                   |                    output
PLL_out                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk0} -period 1000 [get_nets clk2]</A>
----------------------------------------------------------------------
50 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : \vga_inst/row_num_27__i0/Q
Path End         : \vga_inst/row_num_27__i9/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 11
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 987.404 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.099
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1000.900

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.099
+ Data Path Delay                        12.397
--------------------------------------   ------
End-of-path arrival time( ns )           13.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\vga_inst/row_num_27__i0/CK->\vga_inst/row_num_27__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  3       
\vga_inst/row_num[0]                                      NET DELAY         0.819         3.309  1       
\vga_inst/row_num_27_add_4_1/C1->\vga_inst/row_num_27_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.653  2       
\vga_inst/n416                                            NET DELAY         0.738         4.391  1       
\vga_inst/row_num_27_add_4_3/CI0->\vga_inst/row_num_27_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.669  2       
\vga_inst/n752                                            NET DELAY         0.738         5.407  1       
\vga_inst/row_num_27_add_4_3/CI1->\vga_inst/row_num_27_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.685  2       
\vga_inst/n418                                            NET DELAY         0.738         6.423  1       
\vga_inst/row_num_27_add_4_5/CI0->\vga_inst/row_num_27_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.701  2       
\vga_inst/n755                                            NET DELAY         0.738         7.439  1       
\vga_inst/row_num_27_add_4_5/CI1->\vga_inst/row_num_27_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.717  2       
\vga_inst/n420                                            NET DELAY         0.738         8.455  1       
\vga_inst/row_num_27_add_4_7/CI0->\vga_inst/row_num_27_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.733  2       
\vga_inst/n758                                            NET DELAY         0.738         9.471  1       
\vga_inst/row_num_27_add_4_7/CI1->\vga_inst/row_num_27_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.749  2       
\vga_inst/n422                                            NET DELAY         0.738        10.487  1       
\vga_inst/row_num_27_add_4_9/CI0->\vga_inst/row_num_27_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.765  2       
\vga_inst/n764                                            NET DELAY         0.738        11.503  1       
\vga_inst/row_num_27_add_4_9/CI1->\vga_inst/row_num_27_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.781  2       
\vga_inst/n424                                            NET DELAY         0.738        12.519  1       
\vga_inst/row_num_27_add_4_11/D0->\vga_inst/row_num_27_add_4_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        12.996  1       
\vga_inst/n46                                             NET DELAY         0.500        13.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \vga_inst/col_num_25__i0/Q
Path End         : \vga_inst/col_num_25__i9/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 11
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 987.723 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.099
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1000.900

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.099
+ Data Path Delay                        12.078
--------------------------------------   ------
End-of-path arrival time( ns )           13.177

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\vga_inst/col_num_25__i0/CK->\vga_inst/col_num_25__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  1       
\vga_inst/n10                                             NET DELAY         0.500         2.990  1       
\vga_inst/col_num_25_add_4_1/C1->\vga_inst/col_num_25_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.334  2       
\vga_inst/n427                                            NET DELAY         0.738         4.072  1       
\vga_inst/col_num_25_add_4_3/CI0->\vga_inst/col_num_25_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.350  2       
\vga_inst/n773                                            NET DELAY         0.738         5.088  1       
\vga_inst/col_num_25_add_4_3/CI1->\vga_inst/col_num_25_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.366  2       
\vga_inst/n429                                            NET DELAY         0.738         6.104  1       
\vga_inst/col_num_25_add_4_5/CI0->\vga_inst/col_num_25_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.382  2       
\vga_inst/n776                                            NET DELAY         0.738         7.120  1       
\vga_inst/col_num_25_add_4_5/CI1->\vga_inst/col_num_25_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.398  2       
\vga_inst/n431                                            NET DELAY         0.738         8.136  1       
\vga_inst/col_num_25_add_4_7/CI0->\vga_inst/col_num_25_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.414  2       
\vga_inst/n779                                            NET DELAY         0.738         9.152  1       
\vga_inst/col_num_25_add_4_7/CI1->\vga_inst/col_num_25_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.430  2       
\vga_inst/n433                                            NET DELAY         0.738        10.168  1       
\vga_inst/col_num_25_add_4_9/CI0->\vga_inst/col_num_25_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.446  2       
\vga_inst/n782                                            NET DELAY         0.738        11.184  1       
\vga_inst/col_num_25_add_4_9/CI1->\vga_inst/col_num_25_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.462  2       
\vga_inst/n435                                            NET DELAY         0.738        12.200  1       
\vga_inst/col_num_25_add_4_11/D0->\vga_inst/col_num_25_add_4_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        12.677  1       
\vga_inst/n46_adj_51                                      NET DELAY         0.500        13.177  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \vga_inst/row_num_27__i0/Q
Path End         : \vga_inst/row_num_27__i8/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 10
Delay Ratio      : 63.5% (route), 36.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 988.420 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.099
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1000.900

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.099
+ Data Path Delay                        11.381
--------------------------------------   ------
End-of-path arrival time( ns )           12.480

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\vga_inst/row_num_27__i0/CK->\vga_inst/row_num_27__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  3       
\vga_inst/row_num[0]                                      NET DELAY         0.819         3.309  1       
\vga_inst/row_num_27_add_4_1/C1->\vga_inst/row_num_27_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.653  2       
\vga_inst/n416                                            NET DELAY         0.738         4.391  1       
\vga_inst/row_num_27_add_4_3/CI0->\vga_inst/row_num_27_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.669  2       
\vga_inst/n752                                            NET DELAY         0.738         5.407  1       
\vga_inst/row_num_27_add_4_3/CI1->\vga_inst/row_num_27_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.685  2       
\vga_inst/n418                                            NET DELAY         0.738         6.423  1       
\vga_inst/row_num_27_add_4_5/CI0->\vga_inst/row_num_27_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.701  2       
\vga_inst/n755                                            NET DELAY         0.738         7.439  1       
\vga_inst/row_num_27_add_4_5/CI1->\vga_inst/row_num_27_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.717  2       
\vga_inst/n420                                            NET DELAY         0.738         8.455  1       
\vga_inst/row_num_27_add_4_7/CI0->\vga_inst/row_num_27_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.733  2       
\vga_inst/n758                                            NET DELAY         0.738         9.471  1       
\vga_inst/row_num_27_add_4_7/CI1->\vga_inst/row_num_27_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.749  2       
\vga_inst/n422                                            NET DELAY         0.738        10.487  1       
\vga_inst/row_num_27_add_4_9/CI0->\vga_inst/row_num_27_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.765  2       
\vga_inst/n764                                            NET DELAY         0.738        11.503  1       
\vga_inst/row_num_27_add_4_9/D1->\vga_inst/row_num_27_add_4_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        11.980  1       
\vga_inst/n47                                             NET DELAY         0.500        12.480  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_3"></A><A href=#Timing_rpt_SetupSummaryConstraint_3>4.1.3  Setup path details for constraint: create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk0} -period 1000 [get_nets clk2]</A>
----------------------------------------------------------------------
50 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \vga_inst/col_num_25__i3/Q
Path End         : \vga_inst/col_num_25__i3/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.099
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.099

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.099
+ Data Path Delay                        2.841
--------------------------------------   -----
End-of-path arrival time( ns )           3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
\vga_inst/col_num_25__i3/CK->\vga_inst/col_num_25__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
\vga_inst/n7                                              NET DELAY       0.500         2.990  1       
\vga_inst/col_num_25_add_4_5/C0->\vga_inst/col_num_25_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         3.440  1       
\vga_inst/n52_adj_56                                      NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \vga_inst/col_num_25__i2/Q
Path End         : \vga_inst/col_num_25__i2/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.099
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.099

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.099
+ Data Path Delay                        2.841
--------------------------------------   -----
End-of-path arrival time( ns )           3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
\vga_inst/col_num_25__i2/CK->\vga_inst/col_num_25__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
\vga_inst/n8                                              NET DELAY       0.500         2.990  1       
\vga_inst/col_num_25_add_4_3/C1->\vga_inst/col_num_25_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         3.440  1       
\vga_inst/n53_adj_57                                      NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \vga_inst/col_num_25__i1/Q
Path End         : \vga_inst/col_num_25__i1/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.099
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.099

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.099
+ Data Path Delay                        2.841
--------------------------------------   -----
End-of-path arrival time( ns )           3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
\vga_inst/col_num_25__i1/CK->\vga_inst/col_num_25__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
\vga_inst/n9                                              NET DELAY       0.500         2.990  1       
\vga_inst/col_num_25_add_4_3/C0->\vga_inst/col_num_25_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         3.440  1       
\vga_inst/n54_adj_58                                      NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  20      
clk2                                                      NET DELAY      1.099         1.099  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_3"></A><A href=#Timing_rpt_HoldSummaryConstraint_3>4.2.3  Hold path details for constraint: create_generated_clock -name {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

