# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fpga_rendering.gen/sources_1/ip/clock_gen" \
"../../../../fpga_rendering.gen/sources_1/ip/clock_gen/clock_gen_clk_wiz.v" \
"../../../../fpga_rendering.gen/sources_1/ip/clock_gen/clock_gen.v" \

sv xil_defaultlib  --include "../../../../fpga_rendering.gen/sources_1/ip/clock_gen" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/bram_sdp.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/display_480p.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/structs.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/draw_line.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/draw_line_1d.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/draw_triangle_fill.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/framebuffer_bram.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/linebuffer.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/rom_async.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/vecmult4f.sv" \
"../../../../fpga_rendering.srcs/sources_1/imports/new/xd.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/matmult4f.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/dot4f.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/clock_counter.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/top_renderer.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/transform_matrix.sv" \
"../../../../fpga_rendering.srcs/sources_1/new/transform_vertex.sv" \
"../../../../fpga_rendering.srcs/transform/new/transform_vertex_tb.sv" \
"../../../../fpga_rendering.srcs/transform/new/transform_matrix_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
