<stg><name>operator_double_div6</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div6_1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:3  %in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5  %p_Val2_s = bitcast double %in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:6  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:8  %new_mant_V = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="53" op_0_bw="52">
<![CDATA[
_ifconv:9  %xf_V_5_cast = zext i52 %new_mant_V to i53

]]></Node>
<StgValue><ssdm name="xf_V_5_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:11  %p_cast_cast = select i1 %tmp, i11 2, i11 3

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:12  %tmp_1 = icmp eq i11 %new_exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:13  %tmp_2 = icmp ugt i11 %p_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:14  %new_exp_V_1 = sub i11 %new_exp_V, %p_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:15  %p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %tmp_8 = or i1 %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:17  %p_Repl2_1 = select i1 %tmp_8, i11 %p_new_exp_V_1, i11 %new_exp_V_1

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:18  br i1 %tmp_1, label %._crit_edge416, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:0  %tmp_4 = icmp eq i11 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:1  %tmp_5 = icmp ult i11 %p_cast_cast, %new_exp_V

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv1:2  %shift_V_cast_cast = select i1 %tmp, i11 1, i11 2

]]></Node>
<StgValue><ssdm name="shift_V_cast_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:3  %tmp_7 = icmp ult i11 %new_exp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:4  %shift_V = sub i11 2, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:5  %shift_V_1 = add i11 -2, %new_exp_V

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:6  %sel_tmp = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %sel_tmp2 = and i1 %tmp_5, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv1:8  %shift_V_2 = select i1 %sel_tmp2, i11 %shift_V_cast_cast, i11 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %sel_tmp7 = and i1 %tmp_7, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv1:12  %shift_V_3 = select i1 %sel_tmp7, i11 %shift_V, i11 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv1:13  %shift_V_4 = select i1 %tmp_4, i11 1, i11 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv1:14  %tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
_ifconv1:15  %xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_6

]]></Node>
<StgValue><ssdm name="xf_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="53">
<![CDATA[
_ifconv1:16  %p_1_cast = zext i53 %xf_V_1 to i56

]]></Node>
<StgValue><ssdm name="p_1_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="11">
<![CDATA[
_ifconv1:17  %tmp_3 = zext i11 %shift_V_4 to i56

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="53" op_0_bw="11">
<![CDATA[
_ifconv1:18  %tmp_3_cast = zext i11 %shift_V_4 to i53

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv1:19  %r_V = lshr i53 %xf_V_1, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="56" op_0_bw="53">
<![CDATA[
_ifconv1:20  %r_V_cast = zext i53 %r_V to i56

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv1:21  %r_V_1 = shl i56 %p_1_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ifconv1:22  %xf_V_3 = select i1 %tmp_7, i56 %r_V_cast, i56 %r_V_1

]]></Node>
<StgValue><ssdm name="xf_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv1:23  %xf_V = add i56 1, %xf_V_3

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:24  %p_Result_16_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 52, i32 55) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_i_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:25  %call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_i_i, i2 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:26  %r_V_ret_i_i = extractvalue { i4, i2 } %call_ret_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_i_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:27  %p_Result_16_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 48, i32 51) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_1_i_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:28  %call_ret_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_1_i_i, i2 %r_V_ret_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_1_i_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:29  %q_chunk_V_0_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_1_i_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:30  %r_V_ret_1_i_i = extractvalue { i4, i2 } %call_ret_1_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_1_i_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:31  %p_Result_16_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 44, i32 47) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_2_i_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:32  %call_ret_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_2_i_i, i2 %r_V_ret_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_2_i_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:33  %q_chunk_V_0_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_2_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:34  %r_V_ret_2_i_i = extractvalue { i4, i2 } %call_ret_2_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_2_i_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:35  %p_Result_16_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 40, i32 43) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_3_i_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:36  %call_ret_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_3_i_i, i2 %r_V_ret_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_3_i_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:37  %q_chunk_V_0_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_3_i_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:38  %r_V_ret_3_i_i = extractvalue { i4, i2 } %call_ret_3_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_3_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:39  %p_Result_16_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 36, i32 39) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_4_i_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:40  %call_ret_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_4_i_i, i2 %r_V_ret_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_4_i_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:41  %q_chunk_V_0_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_4_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:42  %r_V_ret_4_i_i = extractvalue { i4, i2 } %call_ret_4_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_4_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:43  %p_Result_16_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 32, i32 35) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_5_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:44  %call_ret_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_5_i_i, i2 %r_V_ret_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_5_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:45  %q_chunk_V_0_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_5_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:46  %r_V_ret_5_i_i = extractvalue { i4, i2 } %call_ret_5_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_5_i_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:47  %p_Result_16_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 28, i32 31) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_6_i_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:51  %p_Result_16_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 24, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_7_i_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:55  %p_Result_16_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 20, i32 23) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_8_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:59  %p_Result_16_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 16, i32 19) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_9_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:63  %p_Result_16_i_i_6 = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 12, i32 15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_i_i_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:67  %p_Result_16_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 8, i32 11) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_10_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:71  %p_Result_16_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i56.i32.i32(i56 %xf_V, i32 4, i32 7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_16_11_i_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="56">
<![CDATA[
_ifconv1:75  %tmp_10 = trunc i56 %xf_V to i4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:48  %call_ret_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_6_i_i, i2 %r_V_ret_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_6_i_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:49  %q_chunk_V_0_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_6_i_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:50  %r_V_ret_6_i_i = extractvalue { i4, i2 } %call_ret_6_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_6_i_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:52  %call_ret_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_7_i_i, i2 %r_V_ret_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_7_i_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:53  %q_chunk_V_0_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_7_i_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:54  %r_V_ret_7_i_i = extractvalue { i4, i2 } %call_ret_7_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_7_i_i"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:56  %call_ret_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_8_i_i, i2 %r_V_ret_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_8_i_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:57  %q_chunk_V_0_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_8_i_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:58  %r_V_ret_8_i_i = extractvalue { i4, i2 } %call_ret_8_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_8_i_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:60  %call_ret_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_9_i_i, i2 %r_V_ret_8_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_9_i_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:61  %q_chunk_V_0_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_9_i_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:62  %r_V_ret_9_i_i = extractvalue { i4, i2 } %call_ret_9_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_9_i_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:64  %call_ret_i_i_7 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_i_i_6, i2 %r_V_ret_9_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i_i_7"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:65  %q_chunk_V_0_i_i = extractvalue { i4, i2 } %call_ret_i_i_7, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_i_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:66  %r_V_ret_i_i_8 = extractvalue { i4, i2 } %call_ret_i_i_7, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_i_i_8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:68  %call_ret_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_10_i_i, i2 %r_V_ret_i_i_8) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_10_i_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:69  %q_chunk_V_0_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_10_i_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:70  %r_V_ret_10_i_i = extractvalue { i4, i2 } %call_ret_10_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_10_i_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:72  %call_ret_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_16_11_i_i, i2 %r_V_ret_10_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_11_i_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:73  %q_chunk_V_0_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_11_i_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:74  %r_V_ret_11_i_i = extractvalue { i4, i2 } %call_ret_11_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_11_i_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ifconv1:76  %call_ret_12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_10, i2 %r_V_ret_11_i_i) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_12_i_i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="6">
<![CDATA[
_ifconv1:77  %q_chunk_V_0_12_i_i = extractvalue { i4, i2 } %call_ret_12_i_i, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_12_i_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
_ifconv1:78  %new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V_0_1_i_i, i4 %q_chunk_V_0_2_i_i, i4 %q_chunk_V_0_3_i_i, i4 %q_chunk_V_0_4_i_i, i4 %q_chunk_V_0_5_i_i, i4 %q_chunk_V_0_6_i_i, i4 %q_chunk_V_0_7_i_i, i4 %q_chunk_V_0_8_i_i, i4 %q_chunk_V_0_9_i_i, i4 %q_chunk_V_0_i_i, i4 %q_chunk_V_0_10_i_i, i4 %q_chunk_V_0_11_i_i, i4 %q_chunk_V_0_12_i_i)

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:79  br label %._crit_edge416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="52" op_1_bw="0">
<![CDATA[
._crit_edge416:0  %p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge416:1  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge416:2  %out = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge416:3  ret double %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
