BK = 8
CM = 4
NB = 80
NW = 1024
center_decode = true
compiler_name = "gf22nsd42p11s1drl128sa04p1"
licensekey = "integrator"
memory_name = "SNPS_RF_SP_UHS_1Kx80"
pvt_enable = { 2 3 4 }
viewselect = { "allpvt" "allpvthtml" "dssum" "fast_func_verilog" "plef" "spice" "std_cells.lib" "verilog" "verilog_netlist" "verilog_vhd_stim" "vhd_rtl" }
