$date
	Sun Apr  6 23:09:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_read $end
$var reg 1 % mem_write $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 32 ' addr [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 32 ( write_data [31:0] $end
$var wire 32 ) read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b11001010111111101011101010111110 (
b0 '
b11001010111111101011101010111110 &
1%
0$
0#
b0 "
b0 !
$end
#5
1#
#10
b11001010111111101011101010111110 !
b11001010111111101011101010111110 )
0#
1$
0%
#15
1#
#20
0#
#25
1#
#30
0#
