--IP Functional Simulation Model
--VERSION_BEGIN 13.0 cbx_mgl 2013:04:24:18:11:10:SJ cbx_simgen 2013:04:24:18:08:47:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

--synthesis_resources = altera_std_synchronizer 2 lut 216 mux21 2 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  processor_system_crosser IS 
	 PORT 
	 ( 
		 in_channel	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 in_clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (99 DOWNTO 0);
		 in_endofpacket	:	IN  STD_LOGIC;
		 in_ready	:	OUT  STD_LOGIC;
		 in_reset	:	IN  STD_LOGIC;
		 in_startofpacket	:	IN  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_channel	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 out_clk	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (99 DOWNTO 0);
		 out_endofpacket	:	OUT  STD_LOGIC;
		 out_ready	:	IN  STD_LOGIC;
		 out_reset	:	IN  STD_LOGIC;
		 out_startofpacket	:	OUT  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC
	 ); 
 END processor_system_crosser;

 ARCHITECTURE RTL OF processor_system_crosser IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_dout	:	STD_LOGIC;
	 SIGNAL  wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_dout	:	STD_LOGIC;
	 SIGNAL  wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_reset_n	:	STD_LOGIC;
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_1223q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_100_1119q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_101_1118q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_102_1117q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_103_1116q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_104_1115q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_105_1114q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_106_1113q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_1209q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_1208q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_1207q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_1206q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_1205q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_1204q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_1203q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_1202q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_1201q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_1200q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_1218q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_1199q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_1198q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_1197q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_1196q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_1195q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_1194q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_1193q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_1192q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_1191q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_1190q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_1217q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_1189q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_1188q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_1187q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_1186q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_1185q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_1184q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_1183q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_1182q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_1181q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_1180q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_1216q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_1179q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_1178q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_1177q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_1176q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_1175q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_1174q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_1173q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_1172q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_1171q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_1170q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_1215q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_1169q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_1168q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_1167q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_1166q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_1165q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_1164q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_1163q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_1162q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_1161q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_1160q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_1214q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_1159q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_1158q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_1157q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_1156q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_1155q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_1154q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_1153q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_1152q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_1151q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_1150q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_1213q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_70_1149q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_71_1148q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_72_1147q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_73_1146q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_74_1145q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_75_1144q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_76_1143q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_77_1142q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_78_1141q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_79_1140q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_1212q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_80_1139q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_81_1138q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_82_1137q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_83_1136q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_84_1135q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_85_1134q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_86_1133q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_87_1132q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_88_1131q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_89_1130q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_1211q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_90_1129q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_91_1128q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_92_1127q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_93_1126q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_94_1125q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_95_1124q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_96_1123q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_97_1122q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_98_1121q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_99_1120q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_1210q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w112w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_1001q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_100_901q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_101_900q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_102_899q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_103_898q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_104_897q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_105_896q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_106_895q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_991q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_990q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_989q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_988q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_987q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_986q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_985q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_984q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_983q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_982q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_1000q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_981q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_980q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_979q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_978q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_977q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_976q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_975q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_974q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_973q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_972q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_999q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_971q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_970q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_969q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_968q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_967q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_966q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_965q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_964q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_963q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_962q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_998q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_961q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_960q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_959q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_958q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_957q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_956q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_955q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_954q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_953q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_952q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_997q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_951q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_950q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_949q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_948q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_947q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_946q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_945q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_944q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_943q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_942q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_996q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_941q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_940q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_939q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_938q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_937q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_936q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_935q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_934q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_933q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_932q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_995q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_70_931q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_71_930q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_72_929q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_73_928q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_74_927q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_75_926q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_76_925q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_77_924q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_78_923q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_79_922q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_994q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_80_921q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_81_920q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_82_919q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_83_918q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_84_917q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_85_916q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_86_915q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_87_914q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_88_913q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_89_912q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_993q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_90_911q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_91_910q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_92_909q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_93_908q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_94_907q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_95_906q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_96_905q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_97_904q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_98_903q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_99_902q	:	STD_LOGIC := '0';
	 SIGNAL	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_992q	:	STD_LOGIC := '0';
	 SIGNAL	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_680m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1002m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_in_reset114w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_out_reset220w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_674_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_677_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_676_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_w_lg_in_reset114w(0) <= NOT in_reset;
	wire_w_lg_out_reset220w(0) <= NOT out_reset;
	wire_w1w(0) <= NOT s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_674_dataout;
	in_ready <= wire_w1w(0);
	out_channel <= ( processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_106_1113q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_105_1114q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_104_1115q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_103_1116q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_102_1117q);
	out_data <= ( processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_99_1120q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_98_1121q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_97_1122q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_96_1123q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_95_1124q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_94_1125q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_93_1126q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_92_1127q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_91_1128q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_90_1129q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_89_1130q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_88_1131q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_87_1132q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_86_1133q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_85_1134q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_84_1135q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_83_1136q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_82_1137q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_81_1138q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_80_1139q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_79_1140q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_78_1141q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_77_1142q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_76_1143q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_75_1144q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_74_1145q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_73_1146q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_72_1147q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_71_1148q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_70_1149q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_1150q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_1151q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_1152q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_1153q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_1154q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_1155q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_1156q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_1157q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_1158q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_1159q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_1160q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_1161q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_1162q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_1163q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_1164q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_1165q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_1166q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_1167q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_1168q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_1169q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_1170q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_1171q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_1172q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_1173q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_1174q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_1175q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_1176q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_1177q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_1178q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_1179q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_1180q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_1181q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_1182q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_1183q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_1184q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_1185q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_1186q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_1187q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_1188q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_1189q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_1190q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_1191q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_1192q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_1193q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_1194q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_1195q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_1196q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_1197q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_1198q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_1199q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_1200q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_1201q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_1202q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_1203q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_1204q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_1205q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_1206q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_1207q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_1208q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_1209q
 & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_1210q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_1211q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_1212q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_1213q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_1214q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_1215q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_1216q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_1217q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_1218q & processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_1223q);
	out_endofpacket <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_100_1119q;
	out_startofpacket <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_101_1118q;
	out_valid <= s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_677_dataout;
	s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_ready_674_dataout <= (processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q XOR wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_dout);
	s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_677_dataout <= (processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q XOR wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_dout);
	s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_676_dataout <= (in_valid AND wire_w1w(0));
	s_wire_vcc <= '1';
	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_reset_n <= wire_w_lg_out_reset220w(0);
	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => out_clk,
		din => processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q,
		dout => wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_dout,
		reset_n => wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_reset_n
	  );
	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_reset_n <= wire_w_lg_in_reset114w(0);
	processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => in_clk,
		din => processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q,
		dout => wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_dout,
		reset_n => wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_out_to_in_synchronizer_1465_reset_n
	  );
	PROCESS (out_clk, out_reset)
	BEGIN
		IF (out_reset = '1') THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_1223q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_100_1119q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_101_1118q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_102_1117q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_103_1116q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_104_1115q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_105_1114q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_106_1113q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_1209q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_1208q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_1207q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_1206q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_1205q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_1204q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_1203q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_1202q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_1201q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_1200q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_1218q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_1199q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_1198q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_1197q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_1196q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_1195q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_1194q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_1193q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_1192q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_1191q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_1190q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_1217q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_1189q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_1188q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_1187q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_1186q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_1185q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_1184q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_1183q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_1182q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_1181q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_1180q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_1216q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_1179q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_1178q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_1177q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_1176q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_1175q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_1174q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_1173q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_1172q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_1171q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_1170q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_1215q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_1169q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_1168q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_1167q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_1166q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_1165q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_1164q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_1163q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_1162q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_1161q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_1160q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_1214q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_1159q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_1158q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_1157q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_1156q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_1155q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_1154q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_1153q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_1152q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_1151q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_1150q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_1213q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_70_1149q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_71_1148q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_72_1147q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_73_1146q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_74_1145q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_75_1144q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_76_1143q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_77_1142q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_78_1141q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_79_1140q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_1212q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_80_1139q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_81_1138q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_82_1137q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_83_1136q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_84_1135q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_85_1134q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_86_1133q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_87_1132q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_88_1131q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_89_1130q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_1211q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_90_1129q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_91_1128q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_92_1127q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_93_1126q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_94_1125q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_95_1124q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_96_1123q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_97_1122q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_98_1121q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_99_1120q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_1210q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q <= '0';
		ELSIF (out_clk = '1' AND out_clk'event) THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_0_1223q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_1001q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_100_1119q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_100_901q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_101_1118q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_101_900q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_102_1117q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_102_899q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_103_1116q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_103_898q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_104_1115q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_104_897q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_105_1114q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_105_896q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_106_1113q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_106_895q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_10_1209q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_991q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_11_1208q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_990q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_12_1207q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_989q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_13_1206q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_988q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_14_1205q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_987q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_15_1204q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_986q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_16_1203q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_985q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_17_1202q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_984q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_18_1201q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_983q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_19_1200q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_982q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_1_1218q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_1000q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_20_1199q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_981q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_21_1198q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_980q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_22_1197q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_979q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_23_1196q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_978q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_24_1195q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_977q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_25_1194q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_976q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_26_1193q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_975q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_27_1192q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_974q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_28_1191q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_973q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_29_1190q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_972q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_2_1217q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_999q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_30_1189q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_971q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_31_1188q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_970q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_32_1187q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_969q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_33_1186q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_968q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_34_1185q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_967q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_35_1184q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_966q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_36_1183q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_965q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_37_1182q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_964q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_38_1181q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_963q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_39_1180q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_962q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_3_1216q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_998q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_40_1179q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_961q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_41_1178q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_960q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_42_1177q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_959q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_43_1176q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_958q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_44_1175q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_957q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_45_1174q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_956q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_46_1173q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_955q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_47_1172q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_954q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_48_1171q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_953q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_49_1170q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_952q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_4_1215q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_997q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_50_1169q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_951q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_51_1168q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_950q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_52_1167q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_949q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_53_1166q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_948q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_54_1165q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_947q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_55_1164q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_946q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_56_1163q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_945q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_57_1162q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_944q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_58_1161q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_943q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_59_1160q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_942q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_5_1214q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_996q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_60_1159q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_941q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_61_1158q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_940q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_62_1157q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_939q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_63_1156q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_938q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_64_1155q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_937q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_65_1154q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_936q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_66_1153q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_935q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_67_1152q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_934q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_68_1151q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_933q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_69_1150q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_932q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_6_1213q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_995q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_70_1149q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_70_931q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_71_1148q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_71_930q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_72_1147q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_72_929q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_73_1146q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_73_928q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_74_1145q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_74_927q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_75_1144q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_75_926q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_76_1143q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_76_925q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_77_1142q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_77_924q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_78_1141q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_78_923q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_79_1140q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_79_922q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_7_1212q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_994q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_80_1139q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_80_921q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_81_1138q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_81_920q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_82_1137q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_82_919q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_83_1136q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_83_918q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_84_1135q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_84_917q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_85_1134q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_85_916q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_86_1133q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_86_915q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_87_1132q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_87_914q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_88_1131q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_88_913q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_89_1130q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_89_912q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_8_1211q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_993q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_90_1129q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_90_911q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_91_1128q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_91_910q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_92_1127q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_92_909q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_93_1126q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_93_908q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_94_1125q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_94_907q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_95_1124q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_95_906q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_96_1123q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_96_905q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_97_1122q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_97_904q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_98_1121q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_98_903q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_99_1120q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_99_902q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_buffer_9_1210q <= processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_992q;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q <= wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1002m_dataout;
		END IF;
	END PROCESS;
	PROCESS (in_clk, in_reset)
	BEGIN
		IF (in_reset = '1') THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q <= '0';
		ELSIF (in_clk = '1' AND in_clk'event) THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q <= wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_680m_dataout;
		END IF;
	END PROCESS;
	wire_nl_w112w(0) <= NOT processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q;
	PROCESS (in_clk, in_reset)
	BEGIN
		IF (in_reset = '1') THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_1001q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_100_901q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_101_900q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_102_899q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_103_898q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_104_897q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_105_896q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_106_895q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_991q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_990q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_989q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_988q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_987q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_986q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_985q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_984q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_983q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_982q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_1000q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_981q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_980q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_979q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_978q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_977q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_976q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_975q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_974q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_973q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_972q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_999q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_971q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_970q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_969q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_968q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_967q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_966q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_965q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_964q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_963q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_962q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_998q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_961q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_960q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_959q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_958q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_957q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_956q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_955q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_954q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_953q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_952q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_997q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_951q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_950q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_949q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_948q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_947q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_946q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_945q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_944q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_943q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_942q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_996q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_941q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_940q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_939q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_938q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_937q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_936q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_935q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_934q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_933q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_932q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_995q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_70_931q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_71_930q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_72_929q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_73_928q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_74_927q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_75_926q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_76_925q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_77_924q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_78_923q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_79_922q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_994q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_80_921q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_81_920q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_82_919q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_83_918q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_84_917q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_85_916q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_86_915q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_87_914q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_88_913q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_89_912q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_993q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_90_911q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_91_910q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_92_909q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_93_908q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_94_907q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_95_906q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_96_905q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_97_904q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_98_903q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_99_902q <= '0';
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_992q <= '0';
		ELSIF (in_clk = '1' AND in_clk'event) THEN
			IF (s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_676_dataout = '1') THEN
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_0_1001q <= in_data(0);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_100_901q <= in_endofpacket;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_101_900q <= in_startofpacket;
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_102_899q <= in_channel(0);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_103_898q <= in_channel(1);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_104_897q <= in_channel(2);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_105_896q <= in_channel(3);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_106_895q <= in_channel(4);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_10_991q <= in_data(10);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_11_990q <= in_data(11);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_12_989q <= in_data(12);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_13_988q <= in_data(13);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_14_987q <= in_data(14);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_15_986q <= in_data(15);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_16_985q <= in_data(16);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_17_984q <= in_data(17);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_18_983q <= in_data(18);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_19_982q <= in_data(19);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_1_1000q <= in_data(1);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_20_981q <= in_data(20);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_21_980q <= in_data(21);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_22_979q <= in_data(22);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_23_978q <= in_data(23);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_24_977q <= in_data(24);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_25_976q <= in_data(25);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_26_975q <= in_data(26);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_27_974q <= in_data(27);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_28_973q <= in_data(28);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_29_972q <= in_data(29);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_2_999q <= in_data(2);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_30_971q <= in_data(30);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_31_970q <= in_data(31);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_32_969q <= in_data(32);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_33_968q <= in_data(33);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_34_967q <= in_data(34);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_35_966q <= in_data(35);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_36_965q <= in_data(36);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_37_964q <= in_data(37);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_38_963q <= in_data(38);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_39_962q <= in_data(39);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_3_998q <= in_data(3);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_40_961q <= in_data(40);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_41_960q <= in_data(41);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_42_959q <= in_data(42);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_43_958q <= in_data(43);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_44_957q <= in_data(44);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_45_956q <= in_data(45);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_46_955q <= in_data(46);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_47_954q <= in_data(47);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_48_953q <= in_data(48);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_49_952q <= in_data(49);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_4_997q <= in_data(4);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_50_951q <= in_data(50);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_51_950q <= in_data(51);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_52_949q <= in_data(52);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_53_948q <= in_data(53);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_54_947q <= in_data(54);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_55_946q <= in_data(55);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_56_945q <= in_data(56);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_57_944q <= in_data(57);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_58_943q <= in_data(58);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_59_942q <= in_data(59);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_5_996q <= in_data(5);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_60_941q <= in_data(60);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_61_940q <= in_data(61);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_62_939q <= in_data(62);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_63_938q <= in_data(63);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_64_937q <= in_data(64);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_65_936q <= in_data(65);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_66_935q <= in_data(66);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_67_934q <= in_data(67);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_68_933q <= in_data(68);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_69_932q <= in_data(69);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_6_995q <= in_data(6);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_70_931q <= in_data(70);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_71_930q <= in_data(71);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_72_929q <= in_data(72);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_73_928q <= in_data(73);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_74_927q <= in_data(74);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_75_926q <= in_data(75);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_76_925q <= in_data(76);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_77_924q <= in_data(77);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_78_923q <= in_data(78);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_79_922q <= in_data(79);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_7_994q <= in_data(7);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_80_921q <= in_data(80);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_81_920q <= in_data(81);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_82_919q <= in_data(82);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_83_918q <= in_data(83);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_84_917q <= in_data(84);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_85_916q <= in_data(85);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_86_915q <= in_data(86);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_87_914q <= in_data(87);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_88_913q <= in_data(88);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_89_912q <= in_data(89);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_8_993q <= in_data(8);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_90_911q <= in_data(90);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_91_910q <= in_data(91);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_92_909q <= in_data(92);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_93_908q <= in_data(93);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_94_907q <= in_data(94);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_95_906q <= in_data(95);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_96_905q <= in_data(96);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_97_904q <= in_data(97);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_98_903q <= in_data(98);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_99_902q <= in_data(99);
				processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_buffer_9_992q <= in_data(9);
			END IF;
		END IF;
	END PROCESS;
	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_680m_dataout <= wire_nl_w112w(0) WHEN s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_take_in_data_676_dataout = '1'  ELSE processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_in_data_toggle_1004q;
	wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1002m_dataout <= wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_altera_std_synchronizer_in_to_out_synchronizer_1466_dout WHEN (out_ready AND s_wire_processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_valid_677_dataout) = '1'  ELSE processor_system_crosser_altera_avalon_st_handshake_clock_crosser_crosser_altera_avalon_st_clock_crosser_clock_xer_out_data_toggle_flopped_1112q;

 END RTL; --processor_system_crosser
--synopsys translate_on
--VALID FILE
