// Seed: 426395439
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    output wire id_9,
    output wire id_10,
    output wire id_11,
    input wire id_12
);
  assign id_5 = id_7;
  id_14 :
  assert property (@(posedge id_7) -1)
  else $unsigned(57);
  ;
  assign id_14 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd10
) (
    output wire id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output uwire id_9,
    input uwire _id_10,
    input wand id_11,
    output supply0 id_12
);
  wire [1 : id_10] id_14;
  assign id_2 = 1 == id_6;
  always @(-1, posedge id_11 == 1'd0) if (1) if (1) deassign id_0;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_3,
      id_3,
      id_8,
      id_9,
      id_7,
      id_11,
      id_11,
      id_9,
      id_2,
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_15;
endmodule
