$date
	Mon Jul 21 17:27:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1to4_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var reg 1 % in $end
$var reg 2 & sel [1:0] $end
$scope module DUT $end
$var wire 1 % in $end
$var wire 2 ' sel [1:0] $end
$var reg 1 $ y0 $end
$var reg 1 # y1 $end
$var reg 1 " y2 $end
$var reg 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
1%
0$
0#
0"
0!
$end
#10
1$
b0 &
b0 '
#20
1#
0$
b1 &
b1 '
#30
1"
0#
b10 &
b10 '
#40
1!
0"
b11 &
b11 '
#50
