// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright (C) 2023-2026 Spacemit, Inc
 * Copyright (C) 2025-2026 RISCstar Ltd.
 */

/dts-v1/;

#include "k1.dtsi"

/ {
	model = "spacemit k1 spl";

	aliases {
		console = &uart0;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	binman {
		u-boot-spl-ddr {
			type = "section";
			filename = "u-boot-spl-ddr.bin";
			pad-byte = <0xff>;

			u-boot-spl {
			};

			ddr-fw {
				type = "blob";
				filename = "ddr_fw.bin";
				align = <64>;
			};

			u-boot-any {
				type = "section";
				size = <0>;
				offset = <0>;
			};
		};
	};
};

&vctcxo_1m {
	status = "okay";
	bootph-pre-ram;
};

&vctcxo_24m {
	status = "okay";
	bootph-pre-ram;
};

&vctcxo_3m {
	status = "okay";
	bootph-pre-ram;
};

&osc_32k {
	status = "okay";
	bootph-pre-ram;
};

&soc {
	bootph-all;
	system-controller@d4050000 {
		status = "okay";
		bootph-pre-ram;
	};
	clock-controller@d4090000 {
		status = "okay";
		bootph-pre-ram;
	};
	system-controller@d4282800 {
		status = "okay";
		bootph-pre-ram;
	};
	system-controller@d4015000 {
		clocks = <&osc_32k>, <&vctcxo_1m>, <&vctcxo_3m>,
			 <&vctcxo_24m>, <&syscon_mpmu CLK_PLL1_31P5>,
			 <&pll CLK_PLL1_D4>;
		clock-names = "osc", "vctcxo_1m", "vctcxo_3m",
			      "vctcxo_24m", "pll1_d78_31p5", "pll1_d4";
		status = "okay";
		bootph-pre-ram;
	};

	i2c@d4012000 {		/* i2c2 */
		status = "okay";
		bootph-pre-ram;
		eeprom: eeprom {
			compatible = "atmel,24c02";
			reg = <0x50>;
			status = "okay";
			bootph-pre-ram;
		};
	};

	i2c@d401d800 {		/* i2c8 */
		status = "okay";
		bootph-pre-ram;
		pmic@41 {
			compatible = "pmic";
			reg = <0x41>;
			status = "okay";
			bootph-pre-ram;
		};
	};

	reset-controller@d4050000 {
		status = "okay";
		bootph-pre-ram;
	};
};

&uart0 {
	status = "okay";
	bootph-pre-ram;
};
