Design Rule Check Report
------------------------

Report File:        D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun (PCB - Design Rule Check Report).txt
Report Written:     Thursday, March 29, 2018
Design Path:        D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun.pcb
Design Title:       
Created:            1/29/2013 12:01:41 AM
Last Saved:         3/29/2018 8:31:33 AM
Editing Time:       9060 min
Units:              mil (precision 0)


Results
=======


No errors found


Settings
========


Spacings

=========

Tracks        Yes
Pads and Vias Yes
Shapes        Yes
Text          Yes
Board         Yes
Drills        Yes
Components    No


Manufacturing

==============

Min Drill Hole Size  Yes
Min Track Width      Yes
Min Annular Ring     Yes
Copper Text In Board Yes
Mirrored Text        Yes
Routing Areas        Yes
Drill Breakout       Yes


Nets

=====

Net Completion               Yes
Dangling Tracks              Yes
Net Track Length Differences No



End Of Report.
