static inline void dmt_enable(struct pic32_dmt *dmt)\r\n{\r\nwritel(DMT_ON, PIC32_SET(dmt->regs + DMTCON_REG));\r\n}\r\nstatic inline void dmt_disable(struct pic32_dmt *dmt)\r\n{\r\nwritel(DMT_ON, PIC32_CLR(dmt->regs + DMTCON_REG));\r\nnop();\r\n}\r\nstatic inline int dmt_bad_status(struct pic32_dmt *dmt)\r\n{\r\nu32 val;\r\nval = readl(dmt->regs + DMTSTAT_REG);\r\nval &= (DMTSTAT_BAD1 | DMTSTAT_BAD2 | DMTSTAT_EVENT);\r\nif (val)\r\nreturn -EAGAIN;\r\nreturn 0;\r\n}\r\nstatic inline int dmt_keepalive(struct pic32_dmt *dmt)\r\n{\r\nu32 v;\r\nu32 timeout = 500;\r\nwritel(DMT_STEP1_KEY << 8, dmt->regs + DMTPRECLR_REG);\r\nwhile (--timeout) {\r\nv = readl(dmt->regs + DMTSTAT_REG) & DMTSTAT_WINOPN;\r\nif (v == DMTSTAT_WINOPN)\r\nbreak;\r\n}\r\nwritel(DMT_STEP2_KEY, dmt->regs + DMTCLR_REG);\r\nreturn dmt_bad_status(dmt);\r\n}\r\nstatic inline u32 pic32_dmt_get_timeout_secs(struct pic32_dmt *dmt)\r\n{\r\nunsigned long rate;\r\nrate = clk_get_rate(dmt->clk);\r\nif (rate)\r\nreturn readl(dmt->regs + DMTPSCNT_REG) / rate;\r\nreturn 0;\r\n}\r\nstatic inline u32 pic32_dmt_bootstatus(struct pic32_dmt *dmt)\r\n{\r\nu32 v;\r\nvoid __iomem *rst_base;\r\nrst_base = ioremap(PIC32_BASE_RESET, 0x10);\r\nif (!rst_base)\r\nreturn 0;\r\nv = readl(rst_base);\r\nwritel(RESETCON_DMT_TIMEOUT, PIC32_CLR(rst_base));\r\niounmap(rst_base);\r\nreturn v & RESETCON_DMT_TIMEOUT;\r\n}\r\nstatic int pic32_dmt_start(struct watchdog_device *wdd)\r\n{\r\nstruct pic32_dmt *dmt = watchdog_get_drvdata(wdd);\r\ndmt_enable(dmt);\r\nreturn dmt_keepalive(dmt);\r\n}\r\nstatic int pic32_dmt_stop(struct watchdog_device *wdd)\r\n{\r\nstruct pic32_dmt *dmt = watchdog_get_drvdata(wdd);\r\ndmt_disable(dmt);\r\nreturn 0;\r\n}\r\nstatic int pic32_dmt_ping(struct watchdog_device *wdd)\r\n{\r\nstruct pic32_dmt *dmt = watchdog_get_drvdata(wdd);\r\nreturn dmt_keepalive(dmt);\r\n}\r\nstatic int pic32_dmt_probe(struct platform_device *pdev)\r\n{\r\nint ret;\r\nstruct pic32_dmt *dmt;\r\nstruct resource *mem;\r\nstruct watchdog_device *wdd = &pic32_dmt_wdd;\r\ndmt = devm_kzalloc(&pdev->dev, sizeof(*dmt), GFP_KERNEL);\r\nif (!dmt)\r\nreturn -ENOMEM;\r\nmem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\ndmt->regs = devm_ioremap_resource(&pdev->dev, mem);\r\nif (IS_ERR(dmt->regs))\r\nreturn PTR_ERR(dmt->regs);\r\ndmt->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(dmt->clk)) {\r\ndev_err(&pdev->dev, "clk not found\n");\r\nreturn PTR_ERR(dmt->clk);\r\n}\r\nret = clk_prepare_enable(dmt->clk);\r\nif (ret)\r\nreturn ret;\r\nwdd->timeout = pic32_dmt_get_timeout_secs(dmt);\r\nif (!wdd->timeout) {\r\ndev_err(&pdev->dev,\r\n"failed to read watchdog register timeout\n");\r\nret = -EINVAL;\r\ngoto out_disable_clk;\r\n}\r\ndev_info(&pdev->dev, "timeout %d\n", wdd->timeout);\r\nwdd->bootstatus = pic32_dmt_bootstatus(dmt) ? WDIOF_CARDRESET : 0;\r\nwatchdog_set_nowayout(wdd, WATCHDOG_NOWAYOUT);\r\nwatchdog_set_drvdata(wdd, dmt);\r\nret = watchdog_register_device(wdd);\r\nif (ret) {\r\ndev_err(&pdev->dev, "watchdog register failed, err %d\n", ret);\r\ngoto out_disable_clk;\r\n}\r\nplatform_set_drvdata(pdev, wdd);\r\nreturn 0;\r\nout_disable_clk:\r\nclk_disable_unprepare(dmt->clk);\r\nreturn ret;\r\n}\r\nstatic int pic32_dmt_remove(struct platform_device *pdev)\r\n{\r\nstruct watchdog_device *wdd = platform_get_drvdata(pdev);\r\nstruct pic32_dmt *dmt = watchdog_get_drvdata(wdd);\r\nwatchdog_unregister_device(wdd);\r\nclk_disable_unprepare(dmt->clk);\r\nreturn 0;\r\n}
