// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BoundIDctMatrix,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=160,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=3977,HLS_SYN_LUT=8406}" *)

module BoundIDctMatrix (
        ap_clk,
        ap_rst_n,
        m_axi_BUS_DST_AWVALID,
        m_axi_BUS_DST_AWREADY,
        m_axi_BUS_DST_AWADDR,
        m_axi_BUS_DST_AWID,
        m_axi_BUS_DST_AWLEN,
        m_axi_BUS_DST_AWSIZE,
        m_axi_BUS_DST_AWBURST,
        m_axi_BUS_DST_AWLOCK,
        m_axi_BUS_DST_AWCACHE,
        m_axi_BUS_DST_AWPROT,
        m_axi_BUS_DST_AWQOS,
        m_axi_BUS_DST_AWREGION,
        m_axi_BUS_DST_AWUSER,
        m_axi_BUS_DST_WVALID,
        m_axi_BUS_DST_WREADY,
        m_axi_BUS_DST_WDATA,
        m_axi_BUS_DST_WSTRB,
        m_axi_BUS_DST_WLAST,
        m_axi_BUS_DST_WID,
        m_axi_BUS_DST_WUSER,
        m_axi_BUS_DST_ARVALID,
        m_axi_BUS_DST_ARREADY,
        m_axi_BUS_DST_ARADDR,
        m_axi_BUS_DST_ARID,
        m_axi_BUS_DST_ARLEN,
        m_axi_BUS_DST_ARSIZE,
        m_axi_BUS_DST_ARBURST,
        m_axi_BUS_DST_ARLOCK,
        m_axi_BUS_DST_ARCACHE,
        m_axi_BUS_DST_ARPROT,
        m_axi_BUS_DST_ARQOS,
        m_axi_BUS_DST_ARREGION,
        m_axi_BUS_DST_ARUSER,
        m_axi_BUS_DST_RVALID,
        m_axi_BUS_DST_RREADY,
        m_axi_BUS_DST_RDATA,
        m_axi_BUS_DST_RLAST,
        m_axi_BUS_DST_RID,
        m_axi_BUS_DST_RUSER,
        m_axi_BUS_DST_RRESP,
        m_axi_BUS_DST_BVALID,
        m_axi_BUS_DST_BREADY,
        m_axi_BUS_DST_BRESP,
        m_axi_BUS_DST_BID,
        m_axi_BUS_DST_BUSER,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt,
        s_axi_BUS_SRC_AWVALID,
        s_axi_BUS_SRC_AWREADY,
        s_axi_BUS_SRC_AWADDR,
        s_axi_BUS_SRC_WVALID,
        s_axi_BUS_SRC_WREADY,
        s_axi_BUS_SRC_WDATA,
        s_axi_BUS_SRC_WSTRB,
        s_axi_BUS_SRC_ARVALID,
        s_axi_BUS_SRC_ARREADY,
        s_axi_BUS_SRC_ARADDR,
        s_axi_BUS_SRC_RVALID,
        s_axi_BUS_SRC_RREADY,
        s_axi_BUS_SRC_RDATA,
        s_axi_BUS_SRC_RRESP,
        s_axi_BUS_SRC_BVALID,
        s_axi_BUS_SRC_BREADY,
        s_axi_BUS_SRC_BRESP
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_pp0_stage0 = 18'd512;
parameter    ap_ST_fsm_state13 = 18'd1024;
parameter    ap_ST_fsm_state14 = 18'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 18'd4096;
parameter    ap_ST_fsm_state17 = 18'd8192;
parameter    ap_ST_fsm_state18 = 18'd16384;
parameter    ap_ST_fsm_state19 = 18'd32768;
parameter    ap_ST_fsm_state20 = 18'd65536;
parameter    ap_ST_fsm_state21 = 18'd131072;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_SRC_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_SRC_ADDR_WIDTH = 5;
parameter    C_M_AXI_BUS_DST_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ADDR_WIDTH = 64;
parameter    C_M_AXI_BUS_DST_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_DST_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_DST_USER_VALUE = 0;
parameter    C_M_AXI_BUS_DST_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_DST_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_BUS_SRC_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_DST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_BUS_DST_AWVALID;
input   m_axi_BUS_DST_AWREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_AWADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_AWID;
output  [7:0] m_axi_BUS_DST_AWLEN;
output  [2:0] m_axi_BUS_DST_AWSIZE;
output  [1:0] m_axi_BUS_DST_AWBURST;
output  [1:0] m_axi_BUS_DST_AWLOCK;
output  [3:0] m_axi_BUS_DST_AWCACHE;
output  [2:0] m_axi_BUS_DST_AWPROT;
output  [3:0] m_axi_BUS_DST_AWQOS;
output  [3:0] m_axi_BUS_DST_AWREGION;
output  [C_M_AXI_BUS_DST_AWUSER_WIDTH - 1:0] m_axi_BUS_DST_AWUSER;
output   m_axi_BUS_DST_WVALID;
input   m_axi_BUS_DST_WREADY;
output  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_WDATA;
output  [C_M_AXI_BUS_DST_WSTRB_WIDTH - 1:0] m_axi_BUS_DST_WSTRB;
output   m_axi_BUS_DST_WLAST;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_WID;
output  [C_M_AXI_BUS_DST_WUSER_WIDTH - 1:0] m_axi_BUS_DST_WUSER;
output   m_axi_BUS_DST_ARVALID;
input   m_axi_BUS_DST_ARREADY;
output  [C_M_AXI_BUS_DST_ADDR_WIDTH - 1:0] m_axi_BUS_DST_ARADDR;
output  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_ARID;
output  [7:0] m_axi_BUS_DST_ARLEN;
output  [2:0] m_axi_BUS_DST_ARSIZE;
output  [1:0] m_axi_BUS_DST_ARBURST;
output  [1:0] m_axi_BUS_DST_ARLOCK;
output  [3:0] m_axi_BUS_DST_ARCACHE;
output  [2:0] m_axi_BUS_DST_ARPROT;
output  [3:0] m_axi_BUS_DST_ARQOS;
output  [3:0] m_axi_BUS_DST_ARREGION;
output  [C_M_AXI_BUS_DST_ARUSER_WIDTH - 1:0] m_axi_BUS_DST_ARUSER;
input   m_axi_BUS_DST_RVALID;
output   m_axi_BUS_DST_RREADY;
input  [C_M_AXI_BUS_DST_DATA_WIDTH - 1:0] m_axi_BUS_DST_RDATA;
input   m_axi_BUS_DST_RLAST;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_RID;
input  [C_M_AXI_BUS_DST_RUSER_WIDTH - 1:0] m_axi_BUS_DST_RUSER;
input  [1:0] m_axi_BUS_DST_RRESP;
input   m_axi_BUS_DST_BVALID;
output   m_axi_BUS_DST_BREADY;
input  [1:0] m_axi_BUS_DST_BRESP;
input  [C_M_AXI_BUS_DST_ID_WIDTH - 1:0] m_axi_BUS_DST_BID;
input  [C_M_AXI_BUS_DST_BUSER_WIDTH - 1:0] m_axi_BUS_DST_BUSER;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1:0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;
input   s_axi_BUS_SRC_AWVALID;
output   s_axi_BUS_SRC_AWREADY;
input  [C_S_AXI_BUS_SRC_ADDR_WIDTH - 1:0] s_axi_BUS_SRC_AWADDR;
input   s_axi_BUS_SRC_WVALID;
output   s_axi_BUS_SRC_WREADY;
input  [C_S_AXI_BUS_SRC_DATA_WIDTH - 1:0] s_axi_BUS_SRC_WDATA;
input  [C_S_AXI_BUS_SRC_WSTRB_WIDTH - 1:0] s_axi_BUS_SRC_WSTRB;
input   s_axi_BUS_SRC_ARVALID;
output   s_axi_BUS_SRC_ARREADY;
input  [C_S_AXI_BUS_SRC_ADDR_WIDTH - 1:0] s_axi_BUS_SRC_ARADDR;
output   s_axi_BUS_SRC_RVALID;
input   s_axi_BUS_SRC_RREADY;
output  [C_S_AXI_BUS_SRC_DATA_WIDTH - 1:0] s_axi_BUS_SRC_RDATA;
output  [1:0] s_axi_BUS_SRC_RRESP;
output   s_axi_BUS_SRC_BVALID;
input   s_axi_BUS_SRC_BREADY;
output  [1:0] s_axi_BUS_SRC_BRESP;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] matrix;
wire   [31:0] Bound;
reg    BUS_DST_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    BUS_DST_blk_n_AW;
wire    ap_CS_fsm_state8;
reg    BUS_DST_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_4872;
reg    BUS_DST_blk_n_W;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond8_reg_5126;
reg    BUS_DST_blk_n_B;
wire    ap_CS_fsm_state21;
reg    BUS_DST_AWVALID;
wire    BUS_DST_AWREADY;
reg    BUS_DST_WVALID;
wire    BUS_DST_WREADY;
reg    BUS_DST_ARVALID;
wire    BUS_DST_ARREADY;
wire    BUS_DST_RVALID;
reg    BUS_DST_RREADY;
wire   [31:0] BUS_DST_RDATA;
wire    BUS_DST_RLAST;
wire   [0:0] BUS_DST_RID;
wire   [0:0] BUS_DST_RUSER;
wire   [1:0] BUS_DST_RRESP;
wire    BUS_DST_BVALID;
reg    BUS_DST_BREADY;
wire   [1:0] BUS_DST_BRESP;
wire   [0:0] BUS_DST_BID;
wire   [0:0] BUS_DST_BUSER;
reg   [5:0] indvar_reg_573;
reg   [31:0] inp1_buf_15_1_1_reg_584;
reg   [31:0] inp1_buf_15_0_1_reg_595;
reg   [31:0] inp1_buf_14_1_1_reg_606;
reg   [31:0] inp1_buf_14_0_1_reg_617;
reg   [31:0] inp1_buf_13_1_1_reg_628;
reg   [31:0] inp1_buf_13_0_1_reg_639;
reg   [31:0] inp1_buf_12_1_1_reg_650;
reg   [31:0] inp1_buf_12_0_1_reg_661;
reg   [31:0] inp1_buf_11_1_1_reg_672;
reg   [31:0] inp1_buf_11_0_1_reg_683;
reg   [31:0] inp1_buf_10_1_1_reg_694;
reg   [31:0] inp1_buf_10_0_1_reg_705;
reg   [31:0] inp1_buf_9_1_1_reg_716;
reg   [31:0] inp1_buf_9_0_1_reg_727;
reg   [31:0] inp1_buf_8_1_1_reg_738;
reg   [31:0] inp1_buf_8_0_1_reg_749;
reg   [31:0] inp1_buf_7_1_1_reg_760;
reg   [31:0] inp1_buf_7_0_1_reg_771;
reg   [31:0] inp1_buf_6_1_1_reg_782;
reg   [31:0] inp1_buf_6_0_1_reg_793;
reg   [31:0] inp1_buf_5_1_1_reg_804;
reg   [31:0] inp1_buf_5_0_1_reg_815;
reg   [31:0] inp1_buf_4_1_1_reg_826;
reg   [31:0] inp1_buf_4_0_1_reg_837;
reg   [31:0] inp1_buf_3_1_1_reg_848;
reg   [31:0] inp1_buf_3_0_1_reg_859;
reg   [31:0] inp1_buf_2_1_1_reg_870;
reg   [31:0] inp1_buf_2_0_1_reg_881;
reg   [31:0] inp1_buf_1_1_1_reg_892;
reg   [31:0] inp1_buf_1_0_1_reg_903;
reg   [31:0] inp1_buf_0_1_1_reg_914;
reg   [31:0] inp1_buf_0_0_1_reg_925;
reg   [5:0] indvar6_reg_3059;
reg   [31:0] Bound_read_reg_4804;
reg   [63:0] BUS_DST_addr_reg_4856;
wire   [0:0] exitcond1_fu_3090_p2;
wire    ap_CS_fsm_state9;
wire   [1:0] i_1_fu_3096_p2;
reg   [1:0] i_1_reg_4867;
wire   [0:0] exitcond2_fu_3102_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond2_reg_4872;
wire   [5:0] indvar_next_fu_3108_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] tmp_1_fu_3114_p1;
reg   [3:0] tmp_1_reg_4881;
reg   [3:0] ap_reg_pp0_iter1_tmp_1_reg_4881;
reg   [0:0] tmp_2_reg_4885;
reg   [0:0] ap_reg_pp0_iter1_tmp_2_reg_4885;
reg   [31:0] inp1_buf_0_1_7_reg_4921;
wire   [0:0] exitcond_fu_3350_p2;
wire    ap_CS_fsm_state14;
wire   [31:0] inp1_buf_0_1_4_fu_3431_p3;
wire   [31:0] inp1_buf_0_0_4_fu_3439_p3;
wire   [31:0] inp1_buf_1_1_4_fu_3514_p3;
wire   [31:0] inp1_buf_1_0_4_fu_3522_p3;
wire   [31:0] inp1_buf_2_1_4_fu_3597_p3;
wire   [31:0] inp1_buf_2_0_4_fu_3605_p3;
wire   [31:0] inp1_buf_3_1_4_fu_3680_p3;
wire   [31:0] inp1_buf_3_0_4_fu_3688_p3;
wire   [31:0] inp1_buf_4_1_4_fu_3763_p3;
wire   [31:0] inp1_buf_4_0_4_fu_3771_p3;
wire   [31:0] inp1_buf_5_1_4_fu_3846_p3;
wire   [31:0] inp1_buf_5_0_4_fu_3854_p3;
wire   [31:0] inp1_buf_6_1_4_fu_3929_p3;
wire   [31:0] inp1_buf_6_0_4_fu_3937_p3;
wire   [31:0] inp1_buf_7_1_4_fu_4012_p3;
wire   [31:0] inp1_buf_7_0_4_fu_4020_p3;
wire   [31:0] inp1_buf_8_1_4_fu_4095_p3;
wire   [31:0] inp1_buf_8_0_4_fu_4103_p3;
wire   [31:0] inp1_buf_9_1_4_fu_4178_p3;
wire   [31:0] inp1_buf_9_0_4_fu_4186_p3;
wire   [31:0] inp1_buf_10_1_4_fu_4261_p3;
wire   [31:0] inp1_buf_10_0_4_fu_4269_p3;
wire   [31:0] inp1_buf_11_1_4_fu_4344_p3;
wire   [31:0] inp1_buf_11_0_4_fu_4352_p3;
wire   [31:0] inp1_buf_12_1_4_fu_4427_p3;
wire   [31:0] inp1_buf_12_0_4_fu_4435_p3;
wire   [31:0] inp1_buf_13_1_4_fu_4510_p3;
wire   [31:0] inp1_buf_13_0_4_fu_4518_p3;
wire   [31:0] inp1_buf_14_1_4_fu_4593_p3;
wire   [31:0] inp1_buf_14_0_4_fu_4601_p3;
wire   [31:0] inp1_buf_15_1_4_fu_4676_p3;
wire   [31:0] inp1_buf_15_0_4_fu_4684_p3;
wire   [5:0] k_1_s_fu_4692_p2;
wire   [0:0] exitcond8_fu_4698_p2;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
reg    ap_sig_ioackin_BUS_DST_WREADY;
reg    ap_block_state16_io;
reg    ap_block_pp1_stage0_11001;
wire   [5:0] indvar_next7_fu_4704_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_3_fu_4734_p34;
reg   [31:0] tmp_3_reg_5135;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state15;
reg   [31:0] inp1_buf_15_1_3_reg_2664;
reg   [31:0] inp1_buf_15_1_reg_178;
wire    ap_CS_fsm_state17;
reg   [31:0] inp1_buf_15_0_3_reg_2676;
reg   [31:0] inp1_buf_15_0_reg_190;
reg   [31:0] inp1_buf_14_1_3_reg_2688;
reg   [31:0] inp1_buf_14_1_reg_202;
reg   [31:0] inp1_buf_14_0_3_reg_2700;
reg   [31:0] inp1_buf_14_0_reg_214;
reg   [31:0] inp1_buf_13_1_3_reg_2712;
reg   [31:0] inp1_buf_13_1_reg_226;
reg   [31:0] inp1_buf_13_0_3_reg_2724;
reg   [31:0] inp1_buf_13_0_reg_238;
reg   [31:0] inp1_buf_12_1_3_reg_2736;
reg   [31:0] inp1_buf_12_1_reg_250;
reg   [31:0] inp1_buf_12_0_3_reg_2748;
reg   [31:0] inp1_buf_12_0_reg_262;
reg   [31:0] inp1_buf_11_1_3_reg_2760;
reg   [31:0] inp1_buf_11_1_reg_274;
reg   [31:0] inp1_buf_11_0_3_reg_2772;
reg   [31:0] inp1_buf_11_0_reg_286;
reg   [31:0] inp1_buf_10_1_3_reg_2784;
reg   [31:0] inp1_buf_10_1_reg_298;
reg   [31:0] inp1_buf_10_0_3_reg_2796;
reg   [31:0] inp1_buf_10_0_reg_310;
reg   [31:0] inp1_buf_9_1_3_reg_2808;
reg   [31:0] inp1_buf_9_1_reg_322;
reg   [31:0] inp1_buf_9_0_3_reg_2820;
reg   [31:0] inp1_buf_9_0_reg_334;
reg   [31:0] inp1_buf_8_1_3_reg_2832;
reg   [31:0] inp1_buf_8_1_reg_346;
reg   [31:0] inp1_buf_8_0_3_reg_2844;
reg   [31:0] inp1_buf_8_0_reg_358;
reg   [31:0] inp1_buf_7_1_3_reg_2856;
reg   [31:0] inp1_buf_7_1_reg_370;
reg   [31:0] inp1_buf_7_0_3_reg_2868;
reg   [31:0] inp1_buf_7_0_reg_382;
reg   [31:0] inp1_buf_6_1_3_reg_2880;
reg   [31:0] inp1_buf_6_1_reg_394;
reg   [31:0] inp1_buf_6_0_3_reg_2892;
reg   [31:0] inp1_buf_6_0_reg_406;
reg   [31:0] inp1_buf_5_1_3_reg_2904;
reg   [31:0] inp1_buf_5_1_reg_418;
reg   [31:0] inp1_buf_5_0_3_reg_2916;
reg   [31:0] inp1_buf_5_0_reg_430;
reg   [31:0] inp1_buf_4_1_3_reg_2928;
reg   [31:0] inp1_buf_4_1_reg_442;
reg   [31:0] inp1_buf_4_0_3_reg_2940;
reg   [31:0] inp1_buf_4_0_reg_454;
reg   [31:0] inp1_buf_3_1_3_reg_2952;
reg   [31:0] inp1_buf_3_1_reg_466;
reg   [31:0] inp1_buf_3_0_3_reg_2964;
reg   [31:0] inp1_buf_3_0_reg_478;
reg   [31:0] inp1_buf_2_1_3_reg_2976;
reg   [31:0] inp1_buf_2_1_reg_490;
reg   [31:0] inp1_buf_2_0_3_reg_2988;
reg   [31:0] inp1_buf_2_0_reg_502;
reg   [31:0] inp1_buf_1_1_3_reg_3000;
reg   [31:0] inp1_buf_1_1_reg_514;
reg   [31:0] inp1_buf_1_0_3_reg_3012;
reg   [31:0] inp1_buf_1_0_reg_526;
reg   [31:0] inp1_buf_0_1_3_reg_3024;
reg   [31:0] inp1_buf_0_1_reg_538;
reg   [31:0] inp1_buf_0_0_3_reg_3036;
reg   [31:0] inp1_buf_0_0_reg_550;
reg   [1:0] i_reg_562;
reg    ap_sig_ioackin_BUS_DST_AWREADY;
reg   [31:0] ap_phi_mux_inp1_buf_15_1_2_phi_fu_940_p32;
reg   [31:0] ap_phi_mux_inp1_buf_15_0_2_phi_fu_994_p32;
reg   [31:0] ap_phi_mux_inp1_buf_14_1_2_phi_fu_1048_p32;
reg   [31:0] ap_phi_mux_inp1_buf_14_0_2_phi_fu_1102_p32;
reg   [31:0] ap_phi_mux_inp1_buf_13_1_2_phi_fu_1156_p32;
reg   [31:0] ap_phi_mux_inp1_buf_13_0_2_phi_fu_1210_p32;
reg   [31:0] ap_phi_mux_inp1_buf_12_1_2_phi_fu_1264_p32;
reg   [31:0] ap_phi_mux_inp1_buf_12_0_2_phi_fu_1318_p32;
reg   [31:0] ap_phi_mux_inp1_buf_11_1_2_phi_fu_1372_p32;
reg   [31:0] ap_phi_mux_inp1_buf_11_0_2_phi_fu_1426_p32;
reg   [31:0] ap_phi_mux_inp1_buf_10_1_2_phi_fu_1480_p32;
reg   [31:0] ap_phi_mux_inp1_buf_10_0_2_phi_fu_1534_p32;
reg   [31:0] ap_phi_mux_inp1_buf_9_1_2_phi_fu_1588_p32;
reg   [31:0] ap_phi_mux_inp1_buf_9_0_2_phi_fu_1642_p32;
reg   [31:0] ap_phi_mux_inp1_buf_8_1_2_phi_fu_1696_p32;
reg   [31:0] ap_phi_mux_inp1_buf_8_0_2_phi_fu_1750_p32;
reg   [31:0] ap_phi_mux_inp1_buf_7_1_2_phi_fu_1804_p32;
reg   [31:0] ap_phi_mux_inp1_buf_7_0_2_phi_fu_1858_p32;
reg   [31:0] ap_phi_mux_inp1_buf_6_1_2_phi_fu_1912_p32;
reg   [31:0] ap_phi_mux_inp1_buf_6_0_2_phi_fu_1966_p32;
reg   [31:0] ap_phi_mux_inp1_buf_5_1_2_phi_fu_2020_p32;
reg   [31:0] ap_phi_mux_inp1_buf_5_0_2_phi_fu_2074_p32;
reg   [31:0] ap_phi_mux_inp1_buf_4_1_2_phi_fu_2128_p32;
reg   [31:0] ap_phi_mux_inp1_buf_4_0_2_phi_fu_2182_p32;
reg   [31:0] ap_phi_mux_inp1_buf_3_1_2_phi_fu_2236_p32;
reg   [31:0] ap_phi_mux_inp1_buf_3_0_2_phi_fu_2290_p32;
reg   [31:0] ap_phi_mux_inp1_buf_2_1_2_phi_fu_2344_p32;
reg   [31:0] ap_phi_mux_inp1_buf_2_0_2_phi_fu_2398_p32;
reg   [31:0] ap_phi_mux_inp1_buf_1_1_2_phi_fu_2452_p32;
reg   [31:0] ap_phi_mux_inp1_buf_1_0_2_phi_fu_2506_p32;
reg   [31:0] ap_phi_mux_inp1_buf_0_1_2_phi_fu_2560_p32;
reg   [31:0] ap_phi_mux_inp1_buf_0_0_s_phi_fu_2614_p32;
wire   [31:0] inp1_buf_15_1_8_fu_3336_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_936;
wire   [31:0] inp1_buf_15_1_10_fu_3343_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_990;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1044;
wire   [31:0] inp1_buf_15_1_39_fu_3126_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1098;
wire   [31:0] inp1_buf_15_1_40_fu_3133_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1152;
wire   [31:0] inp1_buf_15_1_37_fu_3140_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1206;
wire   [31:0] inp1_buf_15_1_38_fu_3147_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1260;
wire   [31:0] inp1_buf_15_1_35_fu_3154_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1314;
wire   [31:0] inp1_buf_15_1_36_fu_3161_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1368;
wire   [31:0] inp1_buf_15_1_33_fu_3168_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1422;
wire   [31:0] inp1_buf_15_1_34_fu_3175_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1476;
wire   [31:0] inp1_buf_15_1_31_fu_3182_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1530;
wire   [31:0] inp1_buf_15_1_32_fu_3189_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1584;
wire   [31:0] inp1_buf_15_1_29_fu_3196_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1638;
wire   [31:0] inp1_buf_15_1_30_fu_3203_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1692;
wire   [31:0] inp1_buf_15_1_27_fu_3210_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1746;
wire   [31:0] inp1_buf_15_1_28_fu_3217_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1800;
wire   [31:0] inp1_buf_15_1_25_fu_3224_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1854;
wire   [31:0] inp1_buf_15_1_26_fu_3231_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1908;
wire   [31:0] inp1_buf_15_1_23_fu_3238_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1962;
wire   [31:0] inp1_buf_15_1_24_fu_3245_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2016;
wire   [31:0] inp1_buf_15_1_21_fu_3252_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2070;
wire   [31:0] inp1_buf_15_1_22_fu_3259_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2124;
wire   [31:0] inp1_buf_15_1_19_fu_3266_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2178;
wire   [31:0] inp1_buf_15_1_20_fu_3273_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2232;
wire   [31:0] inp1_buf_15_1_17_fu_3280_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2286;
wire   [31:0] inp1_buf_15_1_18_fu_3287_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2340;
wire   [31:0] inp1_buf_15_1_15_fu_3294_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2394;
wire   [31:0] inp1_buf_15_1_16_fu_3301_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2448;
wire   [31:0] inp1_buf_15_1_13_fu_3308_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2502;
wire   [31:0] inp1_buf_15_1_14_fu_3315_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2556;
wire   [31:0] inp1_buf_15_1_11_fu_3322_p3;
wire   [31:0] ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2610;
wire   [31:0] inp1_buf_15_1_12_fu_3329_p3;
wire    ap_CS_fsm_state13;
reg   [5:0] k_reg_3048;
wire   [63:0] tmp_fu_3080_p1;
reg    ap_reg_ioackin_BUS_DST_ARREADY;
reg    ap_sig_ioackin_BUS_DST_ARREADY;
reg    ap_reg_ioackin_BUS_DST_AWREADY;
reg    ap_reg_ioackin_BUS_DST_WREADY;
wire    ap_block_pp1_stage0_01001;
wire   [61:0] matrix1_fu_3070_p4;
wire   [0:0] tmp_4_fu_3356_p3;
wire   [31:0] inp1_buf_load_0_phi_fu_3364_p3;
wire   [0:0] tmp_s_fu_3380_p2;
wire   [31:0] inp1_buf_15_1_41_fu_3401_p3;
wire   [31:0] inp1_buf_15_1_42_fu_3408_p3;
wire   [0:0] tmp_5_fu_3372_p3;
wire   [31:0] inp1_buf_0_1_5_fu_3385_p3;
wire   [31:0] inp1_buf_15_1_43_fu_3415_p3;
wire   [31:0] inp1_buf_0_0_5_fu_3393_p3;
wire   [31:0] inp1_buf_15_1_44_fu_3423_p3;
wire   [31:0] inp1_buf_load_17_phi_fu_3447_p3;
wire   [0:0] tmp_5_1_fu_3463_p2;
wire   [31:0] inp1_buf_15_1_45_fu_3484_p3;
wire   [31:0] inp1_buf_15_1_46_fu_3491_p3;
wire   [0:0] tmp_6_fu_3455_p3;
wire   [31:0] inp1_buf_1_1_5_fu_3468_p3;
wire   [31:0] inp1_buf_15_1_47_fu_3498_p3;
wire   [31:0] inp1_buf_1_0_5_fu_3476_p3;
wire   [31:0] inp1_buf_15_1_48_fu_3506_p3;
wire   [31:0] inp1_buf_load_2_phi_fu_3530_p3;
wire   [0:0] tmp_5_2_fu_3546_p2;
wire   [31:0] inp1_buf_15_1_49_fu_3567_p3;
wire   [31:0] inp1_buf_15_1_50_fu_3574_p3;
wire   [0:0] tmp_8_fu_3538_p3;
wire   [31:0] inp1_buf_2_1_5_fu_3551_p3;
wire   [31:0] inp1_buf_15_1_51_fu_3581_p3;
wire   [31:0] inp1_buf_2_0_5_fu_3559_p3;
wire   [31:0] inp1_buf_15_1_52_fu_3589_p3;
wire   [31:0] inp1_buf_load_3_phi_fu_3613_p3;
wire   [0:0] tmp_5_3_fu_3629_p2;
wire   [31:0] inp1_buf_15_1_53_fu_3650_p3;
wire   [31:0] inp1_buf_15_1_54_fu_3657_p3;
wire   [0:0] tmp_10_fu_3621_p3;
wire   [31:0] inp1_buf_3_1_5_fu_3634_p3;
wire   [31:0] inp1_buf_15_1_55_fu_3664_p3;
wire   [31:0] inp1_buf_3_0_5_fu_3642_p3;
wire   [31:0] inp1_buf_15_1_56_fu_3672_p3;
wire   [31:0] inp1_buf_load_4_phi_fu_3696_p3;
wire   [0:0] tmp_5_4_fu_3712_p2;
wire   [31:0] inp1_buf_15_1_57_fu_3733_p3;
wire   [31:0] inp1_buf_15_1_58_fu_3740_p3;
wire   [0:0] tmp_11_fu_3704_p3;
wire   [31:0] inp1_buf_4_1_5_fu_3717_p3;
wire   [31:0] inp1_buf_15_1_59_fu_3747_p3;
wire   [31:0] inp1_buf_4_0_5_fu_3725_p3;
wire   [31:0] inp1_buf_15_1_60_fu_3755_p3;
wire   [31:0] inp1_buf_load_5_phi_fu_3779_p3;
wire   [0:0] tmp_5_5_fu_3795_p2;
wire   [31:0] inp1_buf_15_1_61_fu_3816_p3;
wire   [31:0] inp1_buf_15_1_62_fu_3823_p3;
wire   [0:0] tmp_12_fu_3787_p3;
wire   [31:0] inp1_buf_5_1_5_fu_3800_p3;
wire   [31:0] inp1_buf_15_1_63_fu_3830_p3;
wire   [31:0] inp1_buf_5_0_5_fu_3808_p3;
wire   [31:0] inp1_buf_15_1_64_fu_3838_p3;
wire   [31:0] inp1_buf_load_6_phi_fu_3862_p3;
wire   [0:0] tmp_5_6_fu_3878_p2;
wire   [31:0] inp1_buf_15_1_65_fu_3899_p3;
wire   [31:0] inp1_buf_15_1_66_fu_3906_p3;
wire   [0:0] tmp_13_fu_3870_p3;
wire   [31:0] inp1_buf_6_1_5_fu_3883_p3;
wire   [31:0] inp1_buf_15_1_67_fu_3913_p3;
wire   [31:0] inp1_buf_6_0_5_fu_3891_p3;
wire   [31:0] inp1_buf_15_1_68_fu_3921_p3;
wire   [31:0] inp1_buf_load_7_phi_fu_3945_p3;
wire   [0:0] tmp_5_7_fu_3961_p2;
wire   [31:0] inp1_buf_15_1_69_fu_3982_p3;
wire   [31:0] inp1_buf_15_1_70_fu_3989_p3;
wire   [0:0] tmp_14_fu_3953_p3;
wire   [31:0] inp1_buf_7_1_5_fu_3966_p3;
wire   [31:0] inp1_buf_15_1_71_fu_3996_p3;
wire   [31:0] inp1_buf_7_0_5_fu_3974_p3;
wire   [31:0] inp1_buf_15_1_72_fu_4004_p3;
wire   [31:0] inp1_buf_load_8_phi_fu_4028_p3;
wire   [0:0] tmp_5_8_fu_4044_p2;
wire   [31:0] inp1_buf_15_1_73_fu_4065_p3;
wire   [31:0] inp1_buf_15_1_74_fu_4072_p3;
wire   [0:0] tmp_15_fu_4036_p3;
wire   [31:0] inp1_buf_8_1_5_fu_4049_p3;
wire   [31:0] inp1_buf_15_1_75_fu_4079_p3;
wire   [31:0] inp1_buf_8_0_5_fu_4057_p3;
wire   [31:0] inp1_buf_15_1_76_fu_4087_p3;
wire   [31:0] inp1_buf_load_9_phi_fu_4111_p3;
wire   [0:0] tmp_5_9_fu_4127_p2;
wire   [31:0] inp1_buf_15_1_77_fu_4148_p3;
wire   [31:0] inp1_buf_15_1_78_fu_4155_p3;
wire   [0:0] tmp_16_fu_4119_p3;
wire   [31:0] inp1_buf_9_1_5_fu_4132_p3;
wire   [31:0] inp1_buf_15_1_79_fu_4162_p3;
wire   [31:0] inp1_buf_9_0_5_fu_4140_p3;
wire   [31:0] inp1_buf_15_1_80_fu_4170_p3;
wire   [31:0] inp1_buf_load_10_phi_fu_4194_p3;
wire   [0:0] tmp_5_s_fu_4210_p2;
wire   [31:0] inp1_buf_15_1_81_fu_4231_p3;
wire   [31:0] inp1_buf_15_1_82_fu_4238_p3;
wire   [0:0] tmp_17_fu_4202_p3;
wire   [31:0] inp1_buf_10_1_5_fu_4215_p3;
wire   [31:0] inp1_buf_15_1_83_fu_4245_p3;
wire   [31:0] inp1_buf_10_0_5_fu_4223_p3;
wire   [31:0] inp1_buf_15_1_84_fu_4253_p3;
wire   [31:0] inp1_buf_load_11_phi_fu_4277_p3;
wire   [0:0] tmp_5_10_fu_4293_p2;
wire   [31:0] inp1_buf_15_1_85_fu_4314_p3;
wire   [31:0] inp1_buf_15_1_86_fu_4321_p3;
wire   [0:0] tmp_18_fu_4285_p3;
wire   [31:0] inp1_buf_11_1_5_fu_4298_p3;
wire   [31:0] inp1_buf_15_1_87_fu_4328_p3;
wire   [31:0] inp1_buf_11_0_5_fu_4306_p3;
wire   [31:0] inp1_buf_15_1_88_fu_4336_p3;
wire   [31:0] inp1_buf_load_12_phi_fu_4360_p3;
wire   [0:0] tmp_5_11_fu_4376_p2;
wire   [31:0] inp1_buf_15_1_89_fu_4397_p3;
wire   [31:0] inp1_buf_15_1_90_fu_4404_p3;
wire   [0:0] tmp_19_fu_4368_p3;
wire   [31:0] inp1_buf_12_1_5_fu_4381_p3;
wire   [31:0] inp1_buf_15_1_91_fu_4411_p3;
wire   [31:0] inp1_buf_12_0_5_fu_4389_p3;
wire   [31:0] inp1_buf_15_1_92_fu_4419_p3;
wire   [31:0] inp1_buf_load_13_phi_fu_4443_p3;
wire   [0:0] tmp_5_12_fu_4459_p2;
wire   [31:0] inp1_buf_15_1_93_fu_4480_p3;
wire   [31:0] inp1_buf_15_1_94_fu_4487_p3;
wire   [0:0] tmp_20_fu_4451_p3;
wire   [31:0] inp1_buf_13_1_5_fu_4464_p3;
wire   [31:0] inp1_buf_15_1_95_fu_4494_p3;
wire   [31:0] inp1_buf_13_0_5_fu_4472_p3;
wire   [31:0] inp1_buf_15_1_96_fu_4502_p3;
wire   [31:0] inp1_buf_load_14_phi_fu_4526_p3;
wire   [0:0] tmp_5_13_fu_4542_p2;
wire   [31:0] inp1_buf_15_1_97_fu_4563_p3;
wire   [31:0] inp1_buf_15_1_98_fu_4570_p3;
wire   [0:0] tmp_21_fu_4534_p3;
wire   [31:0] inp1_buf_14_1_5_fu_4547_p3;
wire   [31:0] inp1_buf_15_1_99_fu_4577_p3;
wire   [31:0] inp1_buf_14_0_5_fu_4555_p3;
wire   [31:0] inp1_buf_15_1_100_fu_4585_p3;
wire   [31:0] inp1_buf_load_15_phi_fu_4609_p3;
wire   [0:0] tmp_5_14_fu_4625_p2;
wire   [31:0] inp1_buf_15_1_7_fu_4646_p3;
wire   [31:0] inp1_buf_15_1_101_fu_4653_p3;
wire   [0:0] tmp_22_fu_4617_p3;
wire   [31:0] inp1_buf_15_1_5_fu_4630_p3;
wire   [31:0] inp1_buf_15_1_6_fu_4660_p3;
wire   [31:0] inp1_buf_15_0_5_fu_4638_p3;
wire   [31:0] inp1_buf_15_1_102_fu_4668_p3;
wire   [3:0] tmp_23_fu_4710_p1;
wire   [0:0] tmp_24_fu_4714_p3;
wire   [4:0] tmp_7_fu_4722_p3;
wire   [5:0] tmp_3_fu_4734_p33;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_2386;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_ioackin_BUS_DST_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_AWREADY = 1'b0;
#0 ap_reg_ioackin_BUS_DST_WREADY = 1'b0;
end

BoundIDctMatrix_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
BoundIDctMatrix_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .matrix(matrix)
);

BoundIDctMatrix_BUS_SRC_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_SRC_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_SRC_DATA_WIDTH ))
BoundIDctMatrix_BUS_SRC_s_axi_U(
    .AWVALID(s_axi_BUS_SRC_AWVALID),
    .AWREADY(s_axi_BUS_SRC_AWREADY),
    .AWADDR(s_axi_BUS_SRC_AWADDR),
    .WVALID(s_axi_BUS_SRC_WVALID),
    .WREADY(s_axi_BUS_SRC_WREADY),
    .WDATA(s_axi_BUS_SRC_WDATA),
    .WSTRB(s_axi_BUS_SRC_WSTRB),
    .ARVALID(s_axi_BUS_SRC_ARVALID),
    .ARREADY(s_axi_BUS_SRC_ARREADY),
    .ARADDR(s_axi_BUS_SRC_ARADDR),
    .RVALID(s_axi_BUS_SRC_RVALID),
    .RREADY(s_axi_BUS_SRC_RREADY),
    .RDATA(s_axi_BUS_SRC_RDATA),
    .RRESP(s_axi_BUS_SRC_RRESP),
    .BVALID(s_axi_BUS_SRC_BVALID),
    .BREADY(s_axi_BUS_SRC_BREADY),
    .BRESP(s_axi_BUS_SRC_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .Bound(Bound)
);

BoundIDctMatrix_BUS_DST_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_DST_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_DST_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_DST_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_DST_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_DST_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_DST_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_DST_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_DST_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_DST_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_DST_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_DST_CACHE_VALUE ))
BoundIDctMatrix_BUS_DST_m_axi_U(
    .AWVALID(m_axi_BUS_DST_AWVALID),
    .AWREADY(m_axi_BUS_DST_AWREADY),
    .AWADDR(m_axi_BUS_DST_AWADDR),
    .AWID(m_axi_BUS_DST_AWID),
    .AWLEN(m_axi_BUS_DST_AWLEN),
    .AWSIZE(m_axi_BUS_DST_AWSIZE),
    .AWBURST(m_axi_BUS_DST_AWBURST),
    .AWLOCK(m_axi_BUS_DST_AWLOCK),
    .AWCACHE(m_axi_BUS_DST_AWCACHE),
    .AWPROT(m_axi_BUS_DST_AWPROT),
    .AWQOS(m_axi_BUS_DST_AWQOS),
    .AWREGION(m_axi_BUS_DST_AWREGION),
    .AWUSER(m_axi_BUS_DST_AWUSER),
    .WVALID(m_axi_BUS_DST_WVALID),
    .WREADY(m_axi_BUS_DST_WREADY),
    .WDATA(m_axi_BUS_DST_WDATA),
    .WSTRB(m_axi_BUS_DST_WSTRB),
    .WLAST(m_axi_BUS_DST_WLAST),
    .WID(m_axi_BUS_DST_WID),
    .WUSER(m_axi_BUS_DST_WUSER),
    .ARVALID(m_axi_BUS_DST_ARVALID),
    .ARREADY(m_axi_BUS_DST_ARREADY),
    .ARADDR(m_axi_BUS_DST_ARADDR),
    .ARID(m_axi_BUS_DST_ARID),
    .ARLEN(m_axi_BUS_DST_ARLEN),
    .ARSIZE(m_axi_BUS_DST_ARSIZE),
    .ARBURST(m_axi_BUS_DST_ARBURST),
    .ARLOCK(m_axi_BUS_DST_ARLOCK),
    .ARCACHE(m_axi_BUS_DST_ARCACHE),
    .ARPROT(m_axi_BUS_DST_ARPROT),
    .ARQOS(m_axi_BUS_DST_ARQOS),
    .ARREGION(m_axi_BUS_DST_ARREGION),
    .ARUSER(m_axi_BUS_DST_ARUSER),
    .RVALID(m_axi_BUS_DST_RVALID),
    .RREADY(m_axi_BUS_DST_RREADY),
    .RDATA(m_axi_BUS_DST_RDATA),
    .RLAST(m_axi_BUS_DST_RLAST),
    .RID(m_axi_BUS_DST_RID),
    .RUSER(m_axi_BUS_DST_RUSER),
    .RRESP(m_axi_BUS_DST_RRESP),
    .BVALID(m_axi_BUS_DST_BVALID),
    .BREADY(m_axi_BUS_DST_BREADY),
    .BRESP(m_axi_BUS_DST_BRESP),
    .BID(m_axi_BUS_DST_BID),
    .BUSER(m_axi_BUS_DST_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_DST_ARVALID),
    .I_ARREADY(BUS_DST_ARREADY),
    .I_ARADDR(BUS_DST_addr_reg_4856),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_DST_RVALID),
    .I_RREADY(BUS_DST_RREADY),
    .I_RDATA(BUS_DST_RDATA),
    .I_RID(BUS_DST_RID),
    .I_RUSER(BUS_DST_RUSER),
    .I_RRESP(BUS_DST_RRESP),
    .I_RLAST(BUS_DST_RLAST),
    .I_AWVALID(BUS_DST_AWVALID),
    .I_AWREADY(BUS_DST_AWREADY),
    .I_AWADDR(BUS_DST_addr_reg_4856),
    .I_AWID(1'd0),
    .I_AWLEN(32'd64),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(BUS_DST_WVALID),
    .I_WREADY(BUS_DST_WREADY),
    .I_WDATA(tmp_3_reg_5135),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(BUS_DST_BVALID),
    .I_BREADY(BUS_DST_BREADY),
    .I_BRESP(BUS_DST_BRESP),
    .I_BID(BUS_DST_BID),
    .I_BUSER(BUS_DST_BUSER)
);

BoundIDctMatrix_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
BoundIDctMatrix_mbkb_U1(
    .din0(inp1_buf_0_0_3_reg_3036),
    .din1(inp1_buf_0_1_3_reg_3024),
    .din2(inp1_buf_1_0_3_reg_3012),
    .din3(inp1_buf_1_1_3_reg_3000),
    .din4(inp1_buf_2_0_3_reg_2988),
    .din5(inp1_buf_2_1_3_reg_2976),
    .din6(inp1_buf_3_0_3_reg_2964),
    .din7(inp1_buf_3_1_3_reg_2952),
    .din8(inp1_buf_4_0_3_reg_2940),
    .din9(inp1_buf_4_1_3_reg_2928),
    .din10(inp1_buf_5_0_3_reg_2916),
    .din11(inp1_buf_5_1_3_reg_2904),
    .din12(inp1_buf_6_0_3_reg_2892),
    .din13(inp1_buf_6_1_3_reg_2880),
    .din14(inp1_buf_7_0_3_reg_2868),
    .din15(inp1_buf_7_1_3_reg_2856),
    .din16(inp1_buf_8_0_3_reg_2844),
    .din17(inp1_buf_8_1_3_reg_2832),
    .din18(inp1_buf_9_0_3_reg_2820),
    .din19(inp1_buf_9_1_3_reg_2808),
    .din20(inp1_buf_10_0_3_reg_2796),
    .din21(inp1_buf_10_1_3_reg_2784),
    .din22(inp1_buf_11_0_3_reg_2772),
    .din23(inp1_buf_11_1_3_reg_2760),
    .din24(inp1_buf_12_0_3_reg_2748),
    .din25(inp1_buf_12_1_3_reg_2736),
    .din26(inp1_buf_13_0_3_reg_2724),
    .din27(inp1_buf_13_1_3_reg_2712),
    .din28(inp1_buf_14_0_3_reg_2700),
    .din29(inp1_buf_14_1_3_reg_2688),
    .din30(inp1_buf_15_0_3_reg_2676),
    .din31(inp1_buf_15_1_3_reg_2664),
    .din32(tmp_3_fu_4734_p33),
    .dout(tmp_3_fu_4734_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_3102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((exitcond_fu_3350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((exitcond_fu_3350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_BUS_DST_ARREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_ARREADY)) begin
                ap_reg_ioackin_BUS_DST_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            if ((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b0;
            end else if ((1'b1 == BUS_DST_AWREADY)) begin
                ap_reg_ioackin_BUS_DST_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_2386)) begin
            if ((1'b0 == ap_block_pp1_stage0_11001)) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b0;
            end else if (((1'b1 == BUS_DST_WREADY) & (1'b0 == ap_block_pp1_stage0_01001))) begin
                ap_reg_ioackin_BUS_DST_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_reg_562 <= i_1_reg_4867;
    end else if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_562 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_3350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        indvar6_reg_3059 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_fu_4698_p2 == 1'd0))) begin
        indvar6_reg_3059 <= indvar_next7_fu_4704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3102_p2 == 1'd0))) begin
        indvar_reg_573 <= indvar_next_fu_3108_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        indvar_reg_573 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_0_0_1_reg_925 <= ap_phi_mux_inp1_buf_0_0_s_phi_fu_2614_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_0_0_1_reg_925 <= inp1_buf_0_0_reg_550;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_0_0_3_reg_3036 <= inp1_buf_0_0_1_reg_925;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_0_0_3_reg_3036 <= inp1_buf_0_0_4_fu_3439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_0_1_1_reg_914 <= ap_phi_mux_inp1_buf_0_1_2_phi_fu_2560_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_0_1_1_reg_914 <= inp1_buf_0_1_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_0_1_3_reg_3024 <= inp1_buf_0_1_1_reg_914;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_0_1_3_reg_3024 <= inp1_buf_0_1_4_fu_3431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_10_0_1_reg_705 <= ap_phi_mux_inp1_buf_10_0_2_phi_fu_1534_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_10_0_1_reg_705 <= inp1_buf_10_0_reg_310;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_10_0_3_reg_2796 <= inp1_buf_10_0_1_reg_705;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_10_0_3_reg_2796 <= inp1_buf_10_0_4_fu_4269_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_10_1_1_reg_694 <= ap_phi_mux_inp1_buf_10_1_2_phi_fu_1480_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_10_1_1_reg_694 <= inp1_buf_10_1_reg_298;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_10_1_3_reg_2784 <= inp1_buf_10_1_1_reg_694;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_10_1_3_reg_2784 <= inp1_buf_10_1_4_fu_4261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_11_0_1_reg_683 <= ap_phi_mux_inp1_buf_11_0_2_phi_fu_1426_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_11_0_1_reg_683 <= inp1_buf_11_0_reg_286;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_11_0_3_reg_2772 <= inp1_buf_11_0_1_reg_683;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_11_0_3_reg_2772 <= inp1_buf_11_0_4_fu_4352_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_11_1_1_reg_672 <= ap_phi_mux_inp1_buf_11_1_2_phi_fu_1372_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_11_1_1_reg_672 <= inp1_buf_11_1_reg_274;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_11_1_3_reg_2760 <= inp1_buf_11_1_1_reg_672;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_11_1_3_reg_2760 <= inp1_buf_11_1_4_fu_4344_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_12_0_1_reg_661 <= ap_phi_mux_inp1_buf_12_0_2_phi_fu_1318_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_12_0_1_reg_661 <= inp1_buf_12_0_reg_262;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_12_0_3_reg_2748 <= inp1_buf_12_0_1_reg_661;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_12_0_3_reg_2748 <= inp1_buf_12_0_4_fu_4435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_12_1_1_reg_650 <= ap_phi_mux_inp1_buf_12_1_2_phi_fu_1264_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_12_1_1_reg_650 <= inp1_buf_12_1_reg_250;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_12_1_3_reg_2736 <= inp1_buf_12_1_1_reg_650;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_12_1_3_reg_2736 <= inp1_buf_12_1_4_fu_4427_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_13_0_1_reg_639 <= ap_phi_mux_inp1_buf_13_0_2_phi_fu_1210_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_13_0_1_reg_639 <= inp1_buf_13_0_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_13_0_3_reg_2724 <= inp1_buf_13_0_1_reg_639;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_13_0_3_reg_2724 <= inp1_buf_13_0_4_fu_4518_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_13_1_1_reg_628 <= ap_phi_mux_inp1_buf_13_1_2_phi_fu_1156_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_13_1_1_reg_628 <= inp1_buf_13_1_reg_226;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_13_1_3_reg_2712 <= inp1_buf_13_1_1_reg_628;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_13_1_3_reg_2712 <= inp1_buf_13_1_4_fu_4510_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_14_0_1_reg_617 <= ap_phi_mux_inp1_buf_14_0_2_phi_fu_1102_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_14_0_1_reg_617 <= inp1_buf_14_0_reg_214;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_14_0_3_reg_2700 <= inp1_buf_14_0_1_reg_617;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_14_0_3_reg_2700 <= inp1_buf_14_0_4_fu_4601_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_14_1_1_reg_606 <= ap_phi_mux_inp1_buf_14_1_2_phi_fu_1048_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_14_1_1_reg_606 <= inp1_buf_14_1_reg_202;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_14_1_3_reg_2688 <= inp1_buf_14_1_1_reg_606;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_14_1_3_reg_2688 <= inp1_buf_14_1_4_fu_4593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_15_0_1_reg_595 <= ap_phi_mux_inp1_buf_15_0_2_phi_fu_994_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_15_0_1_reg_595 <= inp1_buf_15_0_reg_190;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_15_0_3_reg_2676 <= inp1_buf_15_0_1_reg_595;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_15_0_3_reg_2676 <= inp1_buf_15_0_4_fu_4684_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_15_1_1_reg_584 <= ap_phi_mux_inp1_buf_15_1_2_phi_fu_940_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_15_1_1_reg_584 <= inp1_buf_15_1_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_15_1_3_reg_2664 <= inp1_buf_15_1_1_reg_584;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_15_1_3_reg_2664 <= inp1_buf_15_1_4_fu_4676_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_1_0_1_reg_903 <= ap_phi_mux_inp1_buf_1_0_2_phi_fu_2506_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_1_0_1_reg_903 <= inp1_buf_1_0_reg_526;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_1_0_3_reg_3012 <= inp1_buf_1_0_1_reg_903;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_1_0_3_reg_3012 <= inp1_buf_1_0_4_fu_3522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_1_1_1_reg_892 <= ap_phi_mux_inp1_buf_1_1_2_phi_fu_2452_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_1_1_1_reg_892 <= inp1_buf_1_1_reg_514;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_1_1_3_reg_3000 <= inp1_buf_1_1_1_reg_892;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_1_1_3_reg_3000 <= inp1_buf_1_1_4_fu_3514_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_2_0_1_reg_881 <= ap_phi_mux_inp1_buf_2_0_2_phi_fu_2398_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_2_0_1_reg_881 <= inp1_buf_2_0_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_2_0_3_reg_2988 <= inp1_buf_2_0_1_reg_881;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_2_0_3_reg_2988 <= inp1_buf_2_0_4_fu_3605_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_2_1_1_reg_870 <= ap_phi_mux_inp1_buf_2_1_2_phi_fu_2344_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_2_1_1_reg_870 <= inp1_buf_2_1_reg_490;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_2_1_3_reg_2976 <= inp1_buf_2_1_1_reg_870;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_2_1_3_reg_2976 <= inp1_buf_2_1_4_fu_3597_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_3_0_1_reg_859 <= ap_phi_mux_inp1_buf_3_0_2_phi_fu_2290_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_3_0_1_reg_859 <= inp1_buf_3_0_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_3_0_3_reg_2964 <= inp1_buf_3_0_1_reg_859;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_3_0_3_reg_2964 <= inp1_buf_3_0_4_fu_3688_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_3_1_1_reg_848 <= ap_phi_mux_inp1_buf_3_1_2_phi_fu_2236_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_3_1_1_reg_848 <= inp1_buf_3_1_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_3_1_3_reg_2952 <= inp1_buf_3_1_1_reg_848;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_3_1_3_reg_2952 <= inp1_buf_3_1_4_fu_3680_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_4_0_1_reg_837 <= ap_phi_mux_inp1_buf_4_0_2_phi_fu_2182_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_4_0_1_reg_837 <= inp1_buf_4_0_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_4_0_3_reg_2940 <= inp1_buf_4_0_1_reg_837;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_4_0_3_reg_2940 <= inp1_buf_4_0_4_fu_3771_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_4_1_1_reg_826 <= ap_phi_mux_inp1_buf_4_1_2_phi_fu_2128_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_4_1_1_reg_826 <= inp1_buf_4_1_reg_442;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_4_1_3_reg_2928 <= inp1_buf_4_1_1_reg_826;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_4_1_3_reg_2928 <= inp1_buf_4_1_4_fu_3763_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_5_0_1_reg_815 <= ap_phi_mux_inp1_buf_5_0_2_phi_fu_2074_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_5_0_1_reg_815 <= inp1_buf_5_0_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_5_0_3_reg_2916 <= inp1_buf_5_0_1_reg_815;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_5_0_3_reg_2916 <= inp1_buf_5_0_4_fu_3854_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_5_1_1_reg_804 <= ap_phi_mux_inp1_buf_5_1_2_phi_fu_2020_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_5_1_1_reg_804 <= inp1_buf_5_1_reg_418;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_5_1_3_reg_2904 <= inp1_buf_5_1_1_reg_804;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_5_1_3_reg_2904 <= inp1_buf_5_1_4_fu_3846_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_6_0_1_reg_793 <= ap_phi_mux_inp1_buf_6_0_2_phi_fu_1966_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_6_0_1_reg_793 <= inp1_buf_6_0_reg_406;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_6_0_3_reg_2892 <= inp1_buf_6_0_1_reg_793;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_6_0_3_reg_2892 <= inp1_buf_6_0_4_fu_3937_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_6_1_1_reg_782 <= ap_phi_mux_inp1_buf_6_1_2_phi_fu_1912_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_6_1_1_reg_782 <= inp1_buf_6_1_reg_394;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_6_1_3_reg_2880 <= inp1_buf_6_1_1_reg_782;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_6_1_3_reg_2880 <= inp1_buf_6_1_4_fu_3929_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_7_0_1_reg_771 <= ap_phi_mux_inp1_buf_7_0_2_phi_fu_1858_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_7_0_1_reg_771 <= inp1_buf_7_0_reg_382;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_7_0_3_reg_2868 <= inp1_buf_7_0_1_reg_771;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_7_0_3_reg_2868 <= inp1_buf_7_0_4_fu_4020_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_7_1_1_reg_760 <= ap_phi_mux_inp1_buf_7_1_2_phi_fu_1804_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_7_1_1_reg_760 <= inp1_buf_7_1_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_7_1_3_reg_2856 <= inp1_buf_7_1_1_reg_760;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_7_1_3_reg_2856 <= inp1_buf_7_1_4_fu_4012_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_8_0_1_reg_749 <= ap_phi_mux_inp1_buf_8_0_2_phi_fu_1750_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_8_0_1_reg_749 <= inp1_buf_8_0_reg_358;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_8_0_3_reg_2844 <= inp1_buf_8_0_1_reg_749;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_8_0_3_reg_2844 <= inp1_buf_8_0_4_fu_4103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_8_1_1_reg_738 <= ap_phi_mux_inp1_buf_8_1_2_phi_fu_1696_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_8_1_1_reg_738 <= inp1_buf_8_1_reg_346;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_8_1_3_reg_2832 <= inp1_buf_8_1_1_reg_738;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_8_1_3_reg_2832 <= inp1_buf_8_1_4_fu_4095_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_9_0_1_reg_727 <= ap_phi_mux_inp1_buf_9_0_2_phi_fu_1642_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_9_0_1_reg_727 <= inp1_buf_9_0_reg_334;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_9_0_3_reg_2820 <= inp1_buf_9_0_1_reg_727;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_9_0_3_reg_2820 <= inp1_buf_9_0_4_fu_4186_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_9_1_1_reg_716 <= ap_phi_mux_inp1_buf_9_1_2_phi_fu_1588_p32;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
        inp1_buf_9_1_1_reg_716 <= inp1_buf_9_1_reg_322;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp1_buf_9_1_3_reg_2808 <= inp1_buf_9_1_1_reg_716;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        inp1_buf_9_1_3_reg_2808 <= inp1_buf_9_1_4_fu_4178_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        k_reg_3048 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_fu_3350_p2 == 1'd0))) begin
        k_reg_3048 <= k_1_s_fu_4692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        BUS_DST_addr_reg_4856[61 : 0] <= tmp_fu_3080_p1[61 : 0];
        Bound_read_reg_4804 <= Bound;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond2_reg_4872 <= exitcond2_reg_4872;
        ap_reg_pp0_iter1_tmp_1_reg_4881 <= tmp_1_reg_4881;
        ap_reg_pp0_iter1_tmp_2_reg_4885 <= tmp_2_reg_4885;
        exitcond2_reg_4872 <= exitcond2_fu_3102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond8_reg_5126 <= exitcond8_fu_4698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_4867 <= i_1_fu_3096_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inp1_buf_0_0_reg_550 <= inp1_buf_0_0_3_reg_3036;
        inp1_buf_0_1_reg_538 <= inp1_buf_0_1_3_reg_3024;
        inp1_buf_10_0_reg_310 <= inp1_buf_10_0_3_reg_2796;
        inp1_buf_10_1_reg_298 <= inp1_buf_10_1_3_reg_2784;
        inp1_buf_11_0_reg_286 <= inp1_buf_11_0_3_reg_2772;
        inp1_buf_11_1_reg_274 <= inp1_buf_11_1_3_reg_2760;
        inp1_buf_12_0_reg_262 <= inp1_buf_12_0_3_reg_2748;
        inp1_buf_12_1_reg_250 <= inp1_buf_12_1_3_reg_2736;
        inp1_buf_13_0_reg_238 <= inp1_buf_13_0_3_reg_2724;
        inp1_buf_13_1_reg_226 <= inp1_buf_13_1_3_reg_2712;
        inp1_buf_14_0_reg_214 <= inp1_buf_14_0_3_reg_2700;
        inp1_buf_14_1_reg_202 <= inp1_buf_14_1_3_reg_2688;
        inp1_buf_15_0_reg_190 <= inp1_buf_15_0_3_reg_2676;
        inp1_buf_15_1_reg_178 <= inp1_buf_15_1_3_reg_2664;
        inp1_buf_1_0_reg_526 <= inp1_buf_1_0_3_reg_3012;
        inp1_buf_1_1_reg_514 <= inp1_buf_1_1_3_reg_3000;
        inp1_buf_2_0_reg_502 <= inp1_buf_2_0_3_reg_2988;
        inp1_buf_2_1_reg_490 <= inp1_buf_2_1_3_reg_2976;
        inp1_buf_3_0_reg_478 <= inp1_buf_3_0_3_reg_2964;
        inp1_buf_3_1_reg_466 <= inp1_buf_3_1_3_reg_2952;
        inp1_buf_4_0_reg_454 <= inp1_buf_4_0_3_reg_2940;
        inp1_buf_4_1_reg_442 <= inp1_buf_4_1_3_reg_2928;
        inp1_buf_5_0_reg_430 <= inp1_buf_5_0_3_reg_2916;
        inp1_buf_5_1_reg_418 <= inp1_buf_5_1_3_reg_2904;
        inp1_buf_6_0_reg_406 <= inp1_buf_6_0_3_reg_2892;
        inp1_buf_6_1_reg_394 <= inp1_buf_6_1_3_reg_2880;
        inp1_buf_7_0_reg_382 <= inp1_buf_7_0_3_reg_2868;
        inp1_buf_7_1_reg_370 <= inp1_buf_7_1_3_reg_2856;
        inp1_buf_8_0_reg_358 <= inp1_buf_8_0_3_reg_2844;
        inp1_buf_8_1_reg_346 <= inp1_buf_8_1_3_reg_2832;
        inp1_buf_9_0_reg_334 <= inp1_buf_9_0_3_reg_2820;
        inp1_buf_9_1_reg_322 <= inp1_buf_9_1_3_reg_2808;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4872 == 1'd0))) begin
        inp1_buf_0_1_7_reg_4921 <= BUS_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_fu_3102_p2 == 1'd0))) begin
        tmp_1_reg_4881 <= tmp_1_fu_3114_p1;
        tmp_2_reg_4885 <= indvar_reg_573[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_fu_4698_p2 == 1'd0))) begin
        tmp_3_reg_5135 <= tmp_3_fu_4734_p34;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_DST_ARVALID = 1'b1;
    end else begin
        BUS_DST_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
        BUS_DST_AWVALID = 1'b1;
    end else begin
        BUS_DST_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        BUS_DST_BREADY = 1'b1;
    end else begin
        BUS_DST_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4872 == 1'd0))) begin
        BUS_DST_RREADY = 1'b1;
    end else begin
        BUS_DST_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_BUS_DST_WREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001) & (exitcond8_reg_5126 == 1'd0))) begin
        BUS_DST_WVALID = 1'b1;
    end else begin
        BUS_DST_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        BUS_DST_blk_n_AR = m_axi_BUS_DST_ARREADY;
    end else begin
        BUS_DST_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        BUS_DST_blk_n_AW = m_axi_BUS_DST_AWREADY;
    end else begin
        BUS_DST_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        BUS_DST_blk_n_B = m_axi_BUS_DST_BVALID;
    end else begin
        BUS_DST_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        BUS_DST_blk_n_R = m_axi_BUS_DST_RVALID;
    end else begin
        BUS_DST_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (exitcond8_reg_5126 == 1'd0))) begin
        BUS_DST_blk_n_W = m_axi_BUS_DST_WREADY;
    end else begin
        BUS_DST_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond8_fu_4698_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2614_p32 = inp1_buf_15_1_12_fu_3329_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2614_p32 = inp1_buf_0_0_1_reg_925;
    end else begin
        ap_phi_mux_inp1_buf_0_0_s_phi_fu_2614_p32 = ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2610;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2560_p32 = inp1_buf_15_1_11_fu_3322_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2560_p32 = inp1_buf_0_1_1_reg_914;
    end else begin
        ap_phi_mux_inp1_buf_0_1_2_phi_fu_2560_p32 = ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2556;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1534_p32 = inp1_buf_15_1_32_fu_3189_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1534_p32 = inp1_buf_10_0_1_reg_705;
    end else begin
        ap_phi_mux_inp1_buf_10_0_2_phi_fu_1534_p32 = ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1530;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1480_p32 = inp1_buf_15_1_31_fu_3182_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1480_p32 = inp1_buf_10_1_1_reg_694;
    end else begin
        ap_phi_mux_inp1_buf_10_1_2_phi_fu_1480_p32 = ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1476;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1426_p32 = inp1_buf_15_1_34_fu_3175_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1426_p32 = inp1_buf_11_0_1_reg_683;
    end else begin
        ap_phi_mux_inp1_buf_11_0_2_phi_fu_1426_p32 = ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1422;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1372_p32 = inp1_buf_15_1_33_fu_3168_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1372_p32 = inp1_buf_11_1_1_reg_672;
    end else begin
        ap_phi_mux_inp1_buf_11_1_2_phi_fu_1372_p32 = ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1368;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1318_p32 = inp1_buf_15_1_36_fu_3161_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1318_p32 = inp1_buf_12_0_1_reg_661;
    end else begin
        ap_phi_mux_inp1_buf_12_0_2_phi_fu_1318_p32 = ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1314;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1264_p32 = inp1_buf_15_1_35_fu_3154_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1264_p32 = inp1_buf_12_1_1_reg_650;
    end else begin
        ap_phi_mux_inp1_buf_12_1_2_phi_fu_1264_p32 = ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1260;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1210_p32 = inp1_buf_15_1_38_fu_3147_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1210_p32 = inp1_buf_13_0_1_reg_639;
    end else begin
        ap_phi_mux_inp1_buf_13_0_2_phi_fu_1210_p32 = ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1206;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1156_p32 = inp1_buf_15_1_37_fu_3140_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1156_p32 = inp1_buf_13_1_1_reg_628;
    end else begin
        ap_phi_mux_inp1_buf_13_1_2_phi_fu_1156_p32 = ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1152;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1102_p32 = inp1_buf_15_1_40_fu_3133_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1102_p32 = inp1_buf_14_0_1_reg_617;
    end else begin
        ap_phi_mux_inp1_buf_14_0_2_phi_fu_1102_p32 = ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1098;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1048_p32 = inp1_buf_15_1_39_fu_3126_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1048_p32 = inp1_buf_14_1_1_reg_606;
    end else begin
        ap_phi_mux_inp1_buf_14_1_2_phi_fu_1048_p32 = ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1044;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_994_p32 = inp1_buf_15_0_1_reg_595;
    end else if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_994_p32 = inp1_buf_15_1_10_fu_3343_p3;
    end else begin
        ap_phi_mux_inp1_buf_15_0_2_phi_fu_994_p32 = ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_990;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_940_p32 = inp1_buf_15_1_1_reg_584;
    end else if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_940_p32 = inp1_buf_15_1_8_fu_3336_p3;
    end else begin
        ap_phi_mux_inp1_buf_15_1_2_phi_fu_940_p32 = ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_936;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2506_p32 = inp1_buf_15_1_14_fu_3315_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2506_p32 = inp1_buf_1_0_1_reg_903;
    end else begin
        ap_phi_mux_inp1_buf_1_0_2_phi_fu_2506_p32 = ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2502;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2452_p32 = inp1_buf_15_1_13_fu_3308_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2452_p32 = inp1_buf_1_1_1_reg_892;
    end else begin
        ap_phi_mux_inp1_buf_1_1_2_phi_fu_2452_p32 = ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2448;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2398_p32 = inp1_buf_15_1_16_fu_3301_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2398_p32 = inp1_buf_2_0_1_reg_881;
    end else begin
        ap_phi_mux_inp1_buf_2_0_2_phi_fu_2398_p32 = ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2394;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2344_p32 = inp1_buf_15_1_15_fu_3294_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2344_p32 = inp1_buf_2_1_1_reg_870;
    end else begin
        ap_phi_mux_inp1_buf_2_1_2_phi_fu_2344_p32 = ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2340;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2290_p32 = inp1_buf_15_1_18_fu_3287_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2290_p32 = inp1_buf_3_0_1_reg_859;
    end else begin
        ap_phi_mux_inp1_buf_3_0_2_phi_fu_2290_p32 = ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2286;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2236_p32 = inp1_buf_15_1_17_fu_3280_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2236_p32 = inp1_buf_3_1_1_reg_848;
    end else begin
        ap_phi_mux_inp1_buf_3_1_2_phi_fu_2236_p32 = ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2232;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2182_p32 = inp1_buf_15_1_20_fu_3273_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2182_p32 = inp1_buf_4_0_1_reg_837;
    end else begin
        ap_phi_mux_inp1_buf_4_0_2_phi_fu_2182_p32 = ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2178;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2128_p32 = inp1_buf_15_1_19_fu_3266_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2128_p32 = inp1_buf_4_1_1_reg_826;
    end else begin
        ap_phi_mux_inp1_buf_4_1_2_phi_fu_2128_p32 = ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2124;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2074_p32 = inp1_buf_15_1_22_fu_3259_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2074_p32 = inp1_buf_5_0_1_reg_815;
    end else begin
        ap_phi_mux_inp1_buf_5_0_2_phi_fu_2074_p32 = ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2070;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2020_p32 = inp1_buf_15_1_21_fu_3252_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2020_p32 = inp1_buf_5_1_1_reg_804;
    end else begin
        ap_phi_mux_inp1_buf_5_1_2_phi_fu_2020_p32 = ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2016;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1966_p32 = inp1_buf_15_1_24_fu_3245_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1966_p32 = inp1_buf_6_0_1_reg_793;
    end else begin
        ap_phi_mux_inp1_buf_6_0_2_phi_fu_1966_p32 = ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1962;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1912_p32 = inp1_buf_15_1_23_fu_3238_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1912_p32 = inp1_buf_6_1_1_reg_782;
    end else begin
        ap_phi_mux_inp1_buf_6_1_2_phi_fu_1912_p32 = ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1908;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1858_p32 = inp1_buf_15_1_26_fu_3231_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1858_p32 = inp1_buf_7_0_1_reg_771;
    end else begin
        ap_phi_mux_inp1_buf_7_0_2_phi_fu_1858_p32 = ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1854;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1804_p32 = inp1_buf_15_1_25_fu_3224_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1804_p32 = inp1_buf_7_1_1_reg_760;
    end else begin
        ap_phi_mux_inp1_buf_7_1_2_phi_fu_1804_p32 = ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1800;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1750_p32 = inp1_buf_15_1_28_fu_3217_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1750_p32 = inp1_buf_8_0_1_reg_749;
    end else begin
        ap_phi_mux_inp1_buf_8_0_2_phi_fu_1750_p32 = ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1746;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1696_p32 = inp1_buf_15_1_27_fu_3210_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1696_p32 = inp1_buf_8_1_1_reg_738;
    end else begin
        ap_phi_mux_inp1_buf_8_1_2_phi_fu_1696_p32 = ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1692;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1642_p32 = inp1_buf_15_1_30_fu_3203_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1642_p32 = inp1_buf_9_0_1_reg_727;
    end else begin
        ap_phi_mux_inp1_buf_9_0_2_phi_fu_1642_p32 = ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1638;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1588_p32 = inp1_buf_15_1_29_fu_3196_p3;
    end else if ((((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_reg_pp0_iter1_tmp_1_reg_4881 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond2_reg_4872 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1588_p32 = inp1_buf_9_1_1_reg_716;
    end else begin
        ap_phi_mux_inp1_buf_9_1_2_phi_fu_1588_p32 = ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1584;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_ARREADY = BUS_DST_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_AWREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_AWREADY = BUS_DST_AWREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_DST_WREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_DST_WREADY = BUS_DST_WREADY;
    end else begin
        ap_sig_ioackin_BUS_DST_WREADY = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_BUS_DST_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((ap_sig_ioackin_BUS_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond1_fu_3090_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((exitcond_fu_3350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_4698_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond8_fu_4698_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == BUS_DST_BVALID) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_4872 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == BUS_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond2_reg_4872 == 1'd0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = ((1'b0 == BUS_DST_RVALID) & (exitcond2_reg_4872 == 1'd0));
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((ap_sig_ioackin_BUS_DST_WREADY == 1'b0) & (exitcond8_reg_5126 == 1'd0));
end

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2386 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond8_reg_5126 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp0_iter2_inp1_buf_0_0_s_reg_2610 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_0_1_2_reg_2556 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_10_0_2_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_10_1_2_reg_1476 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_11_0_2_reg_1422 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_11_1_2_reg_1368 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_12_0_2_reg_1314 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_12_1_2_reg_1260 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_13_0_2_reg_1206 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_13_1_2_reg_1152 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_14_0_2_reg_1098 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_14_1_2_reg_1044 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_15_0_2_reg_990 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_15_1_2_reg_936 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_1_0_2_reg_2502 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_1_1_2_reg_2448 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_2_0_2_reg_2394 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_2_1_2_reg_2340 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_3_0_2_reg_2286 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_3_1_2_reg_2232 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_4_0_2_reg_2178 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_4_1_2_reg_2124 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_5_0_2_reg_2070 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_5_1_2_reg_2016 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_6_0_2_reg_1962 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_6_1_2_reg_1908 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_7_0_2_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_7_1_2_reg_1800 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_8_0_2_reg_1746 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_8_1_2_reg_1692 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_9_0_2_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter2_inp1_buf_9_1_2_reg_1584 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_3090_p2 = ((i_reg_562 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond2_fu_3102_p2 = ((indvar_reg_573 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond8_fu_4698_p2 = ((indvar6_reg_3059 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_fu_3350_p2 = ((k_reg_3048 == 6'd32) ? 1'b1 : 1'b0);

assign i_1_fu_3096_p2 = (i_reg_562 + 2'd1);

assign indvar_next7_fu_4704_p2 = (indvar6_reg_3059 + 6'd1);

assign indvar_next_fu_3108_p2 = (indvar_reg_573 + 6'd1);

assign inp1_buf_0_0_4_fu_3439_p3 = ((tmp_5_fu_3372_p3[0:0] === 1'b1) ? inp1_buf_0_0_5_fu_3393_p3 : inp1_buf_15_1_44_fu_3423_p3);

assign inp1_buf_0_0_5_fu_3393_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_0_0_3_reg_3036 : 32'd0);

assign inp1_buf_0_1_4_fu_3431_p3 = ((tmp_5_fu_3372_p3[0:0] === 1'b1) ? inp1_buf_0_1_5_fu_3385_p3 : inp1_buf_15_1_43_fu_3415_p3);

assign inp1_buf_0_1_5_fu_3385_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_0_1_3_reg_3024);

assign inp1_buf_10_0_4_fu_4269_p3 = ((tmp_17_fu_4202_p3[0:0] === 1'b1) ? inp1_buf_10_0_5_fu_4223_p3 : inp1_buf_15_1_84_fu_4253_p3);

assign inp1_buf_10_0_5_fu_4223_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_10_0_3_reg_2796 : 32'd0);

assign inp1_buf_10_1_4_fu_4261_p3 = ((tmp_17_fu_4202_p3[0:0] === 1'b1) ? inp1_buf_10_1_5_fu_4215_p3 : inp1_buf_15_1_83_fu_4245_p3);

assign inp1_buf_10_1_5_fu_4215_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_10_1_3_reg_2784);

assign inp1_buf_11_0_4_fu_4352_p3 = ((tmp_18_fu_4285_p3[0:0] === 1'b1) ? inp1_buf_11_0_5_fu_4306_p3 : inp1_buf_15_1_88_fu_4336_p3);

assign inp1_buf_11_0_5_fu_4306_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_11_0_3_reg_2772 : 32'd0);

assign inp1_buf_11_1_4_fu_4344_p3 = ((tmp_18_fu_4285_p3[0:0] === 1'b1) ? inp1_buf_11_1_5_fu_4298_p3 : inp1_buf_15_1_87_fu_4328_p3);

assign inp1_buf_11_1_5_fu_4298_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_11_1_3_reg_2760);

assign inp1_buf_12_0_4_fu_4435_p3 = ((tmp_19_fu_4368_p3[0:0] === 1'b1) ? inp1_buf_12_0_5_fu_4389_p3 : inp1_buf_15_1_92_fu_4419_p3);

assign inp1_buf_12_0_5_fu_4389_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_12_0_3_reg_2748 : 32'd0);

assign inp1_buf_12_1_4_fu_4427_p3 = ((tmp_19_fu_4368_p3[0:0] === 1'b1) ? inp1_buf_12_1_5_fu_4381_p3 : inp1_buf_15_1_91_fu_4411_p3);

assign inp1_buf_12_1_5_fu_4381_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_12_1_3_reg_2736);

assign inp1_buf_13_0_4_fu_4518_p3 = ((tmp_20_fu_4451_p3[0:0] === 1'b1) ? inp1_buf_13_0_5_fu_4472_p3 : inp1_buf_15_1_96_fu_4502_p3);

assign inp1_buf_13_0_5_fu_4472_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_13_0_3_reg_2724 : 32'd0);

assign inp1_buf_13_1_4_fu_4510_p3 = ((tmp_20_fu_4451_p3[0:0] === 1'b1) ? inp1_buf_13_1_5_fu_4464_p3 : inp1_buf_15_1_95_fu_4494_p3);

assign inp1_buf_13_1_5_fu_4464_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_13_1_3_reg_2712);

assign inp1_buf_14_0_4_fu_4601_p3 = ((tmp_21_fu_4534_p3[0:0] === 1'b1) ? inp1_buf_14_0_5_fu_4555_p3 : inp1_buf_15_1_100_fu_4585_p3);

assign inp1_buf_14_0_5_fu_4555_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_14_0_3_reg_2700 : 32'd0);

assign inp1_buf_14_1_4_fu_4593_p3 = ((tmp_21_fu_4534_p3[0:0] === 1'b1) ? inp1_buf_14_1_5_fu_4547_p3 : inp1_buf_15_1_99_fu_4577_p3);

assign inp1_buf_14_1_5_fu_4547_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_14_1_3_reg_2688);

assign inp1_buf_15_0_4_fu_4684_p3 = ((tmp_22_fu_4617_p3[0:0] === 1'b1) ? inp1_buf_15_0_5_fu_4638_p3 : inp1_buf_15_1_102_fu_4668_p3);

assign inp1_buf_15_0_5_fu_4638_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_15_0_3_reg_2676 : 32'd0);

assign inp1_buf_15_1_100_fu_4585_p3 = ((tmp_5_13_fu_4542_p2[0:0] === 1'b1) ? inp1_buf_15_1_98_fu_4570_p3 : inp1_buf_14_0_3_reg_2700);

assign inp1_buf_15_1_101_fu_4653_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_15_0_3_reg_2676 : Bound_read_reg_4804);

assign inp1_buf_15_1_102_fu_4668_p3 = ((tmp_5_14_fu_4625_p2[0:0] === 1'b1) ? inp1_buf_15_1_101_fu_4653_p3 : inp1_buf_15_0_3_reg_2676);

assign inp1_buf_15_1_10_fu_3343_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_15_0_1_reg_595 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_11_fu_3322_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_0_1_1_reg_914);

assign inp1_buf_15_1_12_fu_3329_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_0_1_reg_925 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_13_fu_3308_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_1_1_1_reg_892);

assign inp1_buf_15_1_14_fu_3315_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_1_0_1_reg_903 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_15_fu_3294_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_2_1_1_reg_870);

assign inp1_buf_15_1_16_fu_3301_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_2_0_1_reg_881 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_17_fu_3280_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_3_1_1_reg_848);

assign inp1_buf_15_1_18_fu_3287_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_3_0_1_reg_859 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_19_fu_3266_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_4_1_1_reg_826);

assign inp1_buf_15_1_20_fu_3273_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_4_0_1_reg_837 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_21_fu_3252_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_5_1_1_reg_804);

assign inp1_buf_15_1_22_fu_3259_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_5_0_1_reg_815 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_23_fu_3238_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_6_1_1_reg_782);

assign inp1_buf_15_1_24_fu_3245_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_6_0_1_reg_793 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_25_fu_3224_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_7_1_1_reg_760);

assign inp1_buf_15_1_26_fu_3231_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_7_0_1_reg_771 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_27_fu_3210_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_8_1_1_reg_738);

assign inp1_buf_15_1_28_fu_3217_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_8_0_1_reg_749 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_29_fu_3196_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_9_1_1_reg_716);

assign inp1_buf_15_1_30_fu_3203_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_9_0_1_reg_727 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_31_fu_3182_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_10_1_1_reg_694);

assign inp1_buf_15_1_32_fu_3189_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_10_0_1_reg_705 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_33_fu_3168_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_11_1_1_reg_672);

assign inp1_buf_15_1_34_fu_3175_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_11_0_1_reg_683 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_35_fu_3154_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_12_1_1_reg_650);

assign inp1_buf_15_1_36_fu_3161_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_12_0_1_reg_661 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_37_fu_3140_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_13_1_1_reg_628);

assign inp1_buf_15_1_38_fu_3147_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_13_0_1_reg_639 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_39_fu_3126_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_14_1_1_reg_606);

assign inp1_buf_15_1_40_fu_3133_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_14_0_1_reg_617 : inp1_buf_0_1_7_reg_4921);

assign inp1_buf_15_1_41_fu_3401_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_0_1_3_reg_3024);

assign inp1_buf_15_1_42_fu_3408_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_0_0_3_reg_3036 : Bound_read_reg_4804);

assign inp1_buf_15_1_43_fu_3415_p3 = ((tmp_s_fu_3380_p2[0:0] === 1'b1) ? inp1_buf_15_1_41_fu_3401_p3 : inp1_buf_0_1_3_reg_3024);

assign inp1_buf_15_1_44_fu_3423_p3 = ((tmp_s_fu_3380_p2[0:0] === 1'b1) ? inp1_buf_15_1_42_fu_3408_p3 : inp1_buf_0_0_3_reg_3036);

assign inp1_buf_15_1_45_fu_3484_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_1_1_3_reg_3000);

assign inp1_buf_15_1_46_fu_3491_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_1_0_3_reg_3012 : Bound_read_reg_4804);

assign inp1_buf_15_1_47_fu_3498_p3 = ((tmp_5_1_fu_3463_p2[0:0] === 1'b1) ? inp1_buf_15_1_45_fu_3484_p3 : inp1_buf_1_1_3_reg_3000);

assign inp1_buf_15_1_48_fu_3506_p3 = ((tmp_5_1_fu_3463_p2[0:0] === 1'b1) ? inp1_buf_15_1_46_fu_3491_p3 : inp1_buf_1_0_3_reg_3012);

assign inp1_buf_15_1_49_fu_3567_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_2_1_3_reg_2976);

assign inp1_buf_15_1_4_fu_4676_p3 = ((tmp_22_fu_4617_p3[0:0] === 1'b1) ? inp1_buf_15_1_5_fu_4630_p3 : inp1_buf_15_1_6_fu_4660_p3);

assign inp1_buf_15_1_50_fu_3574_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_2_0_3_reg_2988 : Bound_read_reg_4804);

assign inp1_buf_15_1_51_fu_3581_p3 = ((tmp_5_2_fu_3546_p2[0:0] === 1'b1) ? inp1_buf_15_1_49_fu_3567_p3 : inp1_buf_2_1_3_reg_2976);

assign inp1_buf_15_1_52_fu_3589_p3 = ((tmp_5_2_fu_3546_p2[0:0] === 1'b1) ? inp1_buf_15_1_50_fu_3574_p3 : inp1_buf_2_0_3_reg_2988);

assign inp1_buf_15_1_53_fu_3650_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_3_1_3_reg_2952);

assign inp1_buf_15_1_54_fu_3657_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_3_0_3_reg_2964 : Bound_read_reg_4804);

assign inp1_buf_15_1_55_fu_3664_p3 = ((tmp_5_3_fu_3629_p2[0:0] === 1'b1) ? inp1_buf_15_1_53_fu_3650_p3 : inp1_buf_3_1_3_reg_2952);

assign inp1_buf_15_1_56_fu_3672_p3 = ((tmp_5_3_fu_3629_p2[0:0] === 1'b1) ? inp1_buf_15_1_54_fu_3657_p3 : inp1_buf_3_0_3_reg_2964);

assign inp1_buf_15_1_57_fu_3733_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_4_1_3_reg_2928);

assign inp1_buf_15_1_58_fu_3740_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_4_0_3_reg_2940 : Bound_read_reg_4804);

assign inp1_buf_15_1_59_fu_3747_p3 = ((tmp_5_4_fu_3712_p2[0:0] === 1'b1) ? inp1_buf_15_1_57_fu_3733_p3 : inp1_buf_4_1_3_reg_2928);

assign inp1_buf_15_1_5_fu_4630_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_15_1_3_reg_2664);

assign inp1_buf_15_1_60_fu_3755_p3 = ((tmp_5_4_fu_3712_p2[0:0] === 1'b1) ? inp1_buf_15_1_58_fu_3740_p3 : inp1_buf_4_0_3_reg_2940);

assign inp1_buf_15_1_61_fu_3816_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_5_1_3_reg_2904);

assign inp1_buf_15_1_62_fu_3823_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_5_0_3_reg_2916 : Bound_read_reg_4804);

assign inp1_buf_15_1_63_fu_3830_p3 = ((tmp_5_5_fu_3795_p2[0:0] === 1'b1) ? inp1_buf_15_1_61_fu_3816_p3 : inp1_buf_5_1_3_reg_2904);

assign inp1_buf_15_1_64_fu_3838_p3 = ((tmp_5_5_fu_3795_p2[0:0] === 1'b1) ? inp1_buf_15_1_62_fu_3823_p3 : inp1_buf_5_0_3_reg_2916);

assign inp1_buf_15_1_65_fu_3899_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_6_1_3_reg_2880);

assign inp1_buf_15_1_66_fu_3906_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_6_0_3_reg_2892 : Bound_read_reg_4804);

assign inp1_buf_15_1_67_fu_3913_p3 = ((tmp_5_6_fu_3878_p2[0:0] === 1'b1) ? inp1_buf_15_1_65_fu_3899_p3 : inp1_buf_6_1_3_reg_2880);

assign inp1_buf_15_1_68_fu_3921_p3 = ((tmp_5_6_fu_3878_p2[0:0] === 1'b1) ? inp1_buf_15_1_66_fu_3906_p3 : inp1_buf_6_0_3_reg_2892);

assign inp1_buf_15_1_69_fu_3982_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_7_1_3_reg_2856);

assign inp1_buf_15_1_6_fu_4660_p3 = ((tmp_5_14_fu_4625_p2[0:0] === 1'b1) ? inp1_buf_15_1_7_fu_4646_p3 : inp1_buf_15_1_3_reg_2664);

assign inp1_buf_15_1_70_fu_3989_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_7_0_3_reg_2868 : Bound_read_reg_4804);

assign inp1_buf_15_1_71_fu_3996_p3 = ((tmp_5_7_fu_3961_p2[0:0] === 1'b1) ? inp1_buf_15_1_69_fu_3982_p3 : inp1_buf_7_1_3_reg_2856);

assign inp1_buf_15_1_72_fu_4004_p3 = ((tmp_5_7_fu_3961_p2[0:0] === 1'b1) ? inp1_buf_15_1_70_fu_3989_p3 : inp1_buf_7_0_3_reg_2868);

assign inp1_buf_15_1_73_fu_4065_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_8_1_3_reg_2832);

assign inp1_buf_15_1_74_fu_4072_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_8_0_3_reg_2844 : Bound_read_reg_4804);

assign inp1_buf_15_1_75_fu_4079_p3 = ((tmp_5_8_fu_4044_p2[0:0] === 1'b1) ? inp1_buf_15_1_73_fu_4065_p3 : inp1_buf_8_1_3_reg_2832);

assign inp1_buf_15_1_76_fu_4087_p3 = ((tmp_5_8_fu_4044_p2[0:0] === 1'b1) ? inp1_buf_15_1_74_fu_4072_p3 : inp1_buf_8_0_3_reg_2844);

assign inp1_buf_15_1_77_fu_4148_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_9_1_3_reg_2808);

assign inp1_buf_15_1_78_fu_4155_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_9_0_3_reg_2820 : Bound_read_reg_4804);

assign inp1_buf_15_1_79_fu_4162_p3 = ((tmp_5_9_fu_4127_p2[0:0] === 1'b1) ? inp1_buf_15_1_77_fu_4148_p3 : inp1_buf_9_1_3_reg_2808);

assign inp1_buf_15_1_7_fu_4646_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_15_1_3_reg_2664);

assign inp1_buf_15_1_80_fu_4170_p3 = ((tmp_5_9_fu_4127_p2[0:0] === 1'b1) ? inp1_buf_15_1_78_fu_4155_p3 : inp1_buf_9_0_3_reg_2820);

assign inp1_buf_15_1_81_fu_4231_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_10_1_3_reg_2784);

assign inp1_buf_15_1_82_fu_4238_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_10_0_3_reg_2796 : Bound_read_reg_4804);

assign inp1_buf_15_1_83_fu_4245_p3 = ((tmp_5_s_fu_4210_p2[0:0] === 1'b1) ? inp1_buf_15_1_81_fu_4231_p3 : inp1_buf_10_1_3_reg_2784);

assign inp1_buf_15_1_84_fu_4253_p3 = ((tmp_5_s_fu_4210_p2[0:0] === 1'b1) ? inp1_buf_15_1_82_fu_4238_p3 : inp1_buf_10_0_3_reg_2796);

assign inp1_buf_15_1_85_fu_4314_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_11_1_3_reg_2760);

assign inp1_buf_15_1_86_fu_4321_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_11_0_3_reg_2772 : Bound_read_reg_4804);

assign inp1_buf_15_1_87_fu_4328_p3 = ((tmp_5_10_fu_4293_p2[0:0] === 1'b1) ? inp1_buf_15_1_85_fu_4314_p3 : inp1_buf_11_1_3_reg_2760);

assign inp1_buf_15_1_88_fu_4336_p3 = ((tmp_5_10_fu_4293_p2[0:0] === 1'b1) ? inp1_buf_15_1_86_fu_4321_p3 : inp1_buf_11_0_3_reg_2772);

assign inp1_buf_15_1_89_fu_4397_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_12_1_3_reg_2736);

assign inp1_buf_15_1_8_fu_3336_p3 = ((ap_reg_pp0_iter1_tmp_2_reg_4885[0:0] === 1'b1) ? inp1_buf_0_1_7_reg_4921 : inp1_buf_15_1_1_reg_584);

assign inp1_buf_15_1_90_fu_4404_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_12_0_3_reg_2748 : Bound_read_reg_4804);

assign inp1_buf_15_1_91_fu_4411_p3 = ((tmp_5_11_fu_4376_p2[0:0] === 1'b1) ? inp1_buf_15_1_89_fu_4397_p3 : inp1_buf_12_1_3_reg_2736);

assign inp1_buf_15_1_92_fu_4419_p3 = ((tmp_5_11_fu_4376_p2[0:0] === 1'b1) ? inp1_buf_15_1_90_fu_4404_p3 : inp1_buf_12_0_3_reg_2748);

assign inp1_buf_15_1_93_fu_4480_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_13_1_3_reg_2712);

assign inp1_buf_15_1_94_fu_4487_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_13_0_3_reg_2724 : Bound_read_reg_4804);

assign inp1_buf_15_1_95_fu_4494_p3 = ((tmp_5_12_fu_4459_p2[0:0] === 1'b1) ? inp1_buf_15_1_93_fu_4480_p3 : inp1_buf_13_1_3_reg_2712);

assign inp1_buf_15_1_96_fu_4502_p3 = ((tmp_5_12_fu_4459_p2[0:0] === 1'b1) ? inp1_buf_15_1_94_fu_4487_p3 : inp1_buf_13_0_3_reg_2724);

assign inp1_buf_15_1_97_fu_4563_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? Bound_read_reg_4804 : inp1_buf_14_1_3_reg_2688);

assign inp1_buf_15_1_98_fu_4570_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_14_0_3_reg_2700 : Bound_read_reg_4804);

assign inp1_buf_15_1_99_fu_4577_p3 = ((tmp_5_13_fu_4542_p2[0:0] === 1'b1) ? inp1_buf_15_1_97_fu_4563_p3 : inp1_buf_14_1_3_reg_2688);

assign inp1_buf_1_0_4_fu_3522_p3 = ((tmp_6_fu_3455_p3[0:0] === 1'b1) ? inp1_buf_1_0_5_fu_3476_p3 : inp1_buf_15_1_48_fu_3506_p3);

assign inp1_buf_1_0_5_fu_3476_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_1_0_3_reg_3012 : 32'd0);

assign inp1_buf_1_1_4_fu_3514_p3 = ((tmp_6_fu_3455_p3[0:0] === 1'b1) ? inp1_buf_1_1_5_fu_3468_p3 : inp1_buf_15_1_47_fu_3498_p3);

assign inp1_buf_1_1_5_fu_3468_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_1_1_3_reg_3000);

assign inp1_buf_2_0_4_fu_3605_p3 = ((tmp_8_fu_3538_p3[0:0] === 1'b1) ? inp1_buf_2_0_5_fu_3559_p3 : inp1_buf_15_1_52_fu_3589_p3);

assign inp1_buf_2_0_5_fu_3559_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_2_0_3_reg_2988 : 32'd0);

assign inp1_buf_2_1_4_fu_3597_p3 = ((tmp_8_fu_3538_p3[0:0] === 1'b1) ? inp1_buf_2_1_5_fu_3551_p3 : inp1_buf_15_1_51_fu_3581_p3);

assign inp1_buf_2_1_5_fu_3551_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_2_1_3_reg_2976);

assign inp1_buf_3_0_4_fu_3688_p3 = ((tmp_10_fu_3621_p3[0:0] === 1'b1) ? inp1_buf_3_0_5_fu_3642_p3 : inp1_buf_15_1_56_fu_3672_p3);

assign inp1_buf_3_0_5_fu_3642_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_3_0_3_reg_2964 : 32'd0);

assign inp1_buf_3_1_4_fu_3680_p3 = ((tmp_10_fu_3621_p3[0:0] === 1'b1) ? inp1_buf_3_1_5_fu_3634_p3 : inp1_buf_15_1_55_fu_3664_p3);

assign inp1_buf_3_1_5_fu_3634_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_3_1_3_reg_2952);

assign inp1_buf_4_0_4_fu_3771_p3 = ((tmp_11_fu_3704_p3[0:0] === 1'b1) ? inp1_buf_4_0_5_fu_3725_p3 : inp1_buf_15_1_60_fu_3755_p3);

assign inp1_buf_4_0_5_fu_3725_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_4_0_3_reg_2940 : 32'd0);

assign inp1_buf_4_1_4_fu_3763_p3 = ((tmp_11_fu_3704_p3[0:0] === 1'b1) ? inp1_buf_4_1_5_fu_3717_p3 : inp1_buf_15_1_59_fu_3747_p3);

assign inp1_buf_4_1_5_fu_3717_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_4_1_3_reg_2928);

assign inp1_buf_5_0_4_fu_3854_p3 = ((tmp_12_fu_3787_p3[0:0] === 1'b1) ? inp1_buf_5_0_5_fu_3808_p3 : inp1_buf_15_1_64_fu_3838_p3);

assign inp1_buf_5_0_5_fu_3808_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_5_0_3_reg_2916 : 32'd0);

assign inp1_buf_5_1_4_fu_3846_p3 = ((tmp_12_fu_3787_p3[0:0] === 1'b1) ? inp1_buf_5_1_5_fu_3800_p3 : inp1_buf_15_1_63_fu_3830_p3);

assign inp1_buf_5_1_5_fu_3800_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_5_1_3_reg_2904);

assign inp1_buf_6_0_4_fu_3937_p3 = ((tmp_13_fu_3870_p3[0:0] === 1'b1) ? inp1_buf_6_0_5_fu_3891_p3 : inp1_buf_15_1_68_fu_3921_p3);

assign inp1_buf_6_0_5_fu_3891_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_6_0_3_reg_2892 : 32'd0);

assign inp1_buf_6_1_4_fu_3929_p3 = ((tmp_13_fu_3870_p3[0:0] === 1'b1) ? inp1_buf_6_1_5_fu_3883_p3 : inp1_buf_15_1_67_fu_3913_p3);

assign inp1_buf_6_1_5_fu_3883_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_6_1_3_reg_2880);

assign inp1_buf_7_0_4_fu_4020_p3 = ((tmp_14_fu_3953_p3[0:0] === 1'b1) ? inp1_buf_7_0_5_fu_3974_p3 : inp1_buf_15_1_72_fu_4004_p3);

assign inp1_buf_7_0_5_fu_3974_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_7_0_3_reg_2868 : 32'd0);

assign inp1_buf_7_1_4_fu_4012_p3 = ((tmp_14_fu_3953_p3[0:0] === 1'b1) ? inp1_buf_7_1_5_fu_3966_p3 : inp1_buf_15_1_71_fu_3996_p3);

assign inp1_buf_7_1_5_fu_3966_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_7_1_3_reg_2856);

assign inp1_buf_8_0_4_fu_4103_p3 = ((tmp_15_fu_4036_p3[0:0] === 1'b1) ? inp1_buf_8_0_5_fu_4057_p3 : inp1_buf_15_1_76_fu_4087_p3);

assign inp1_buf_8_0_5_fu_4057_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_8_0_3_reg_2844 : 32'd0);

assign inp1_buf_8_1_4_fu_4095_p3 = ((tmp_15_fu_4036_p3[0:0] === 1'b1) ? inp1_buf_8_1_5_fu_4049_p3 : inp1_buf_15_1_75_fu_4079_p3);

assign inp1_buf_8_1_5_fu_4049_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_8_1_3_reg_2832);

assign inp1_buf_9_0_4_fu_4186_p3 = ((tmp_16_fu_4119_p3[0:0] === 1'b1) ? inp1_buf_9_0_5_fu_4140_p3 : inp1_buf_15_1_80_fu_4170_p3);

assign inp1_buf_9_0_5_fu_4140_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_9_0_3_reg_2820 : 32'd0);

assign inp1_buf_9_1_4_fu_4178_p3 = ((tmp_16_fu_4119_p3[0:0] === 1'b1) ? inp1_buf_9_1_5_fu_4132_p3 : inp1_buf_15_1_79_fu_4162_p3);

assign inp1_buf_9_1_5_fu_4132_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? 32'd0 : inp1_buf_9_1_3_reg_2808);

assign inp1_buf_load_0_phi_fu_3364_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_0_1_3_reg_3024 : inp1_buf_0_0_3_reg_3036);

assign inp1_buf_load_10_phi_fu_4194_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_10_1_3_reg_2784 : inp1_buf_10_0_3_reg_2796);

assign inp1_buf_load_11_phi_fu_4277_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_11_1_3_reg_2760 : inp1_buf_11_0_3_reg_2772);

assign inp1_buf_load_12_phi_fu_4360_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_12_1_3_reg_2736 : inp1_buf_12_0_3_reg_2748);

assign inp1_buf_load_13_phi_fu_4443_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_13_1_3_reg_2712 : inp1_buf_13_0_3_reg_2724);

assign inp1_buf_load_14_phi_fu_4526_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_14_1_3_reg_2688 : inp1_buf_14_0_3_reg_2700);

assign inp1_buf_load_15_phi_fu_4609_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_15_1_3_reg_2664 : inp1_buf_15_0_3_reg_2676);

assign inp1_buf_load_17_phi_fu_3447_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_1_1_3_reg_3000 : inp1_buf_1_0_3_reg_3012);

assign inp1_buf_load_2_phi_fu_3530_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_2_1_3_reg_2976 : inp1_buf_2_0_3_reg_2988);

assign inp1_buf_load_3_phi_fu_3613_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_3_1_3_reg_2952 : inp1_buf_3_0_3_reg_2964);

assign inp1_buf_load_4_phi_fu_3696_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_4_1_3_reg_2928 : inp1_buf_4_0_3_reg_2940);

assign inp1_buf_load_5_phi_fu_3779_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_5_1_3_reg_2904 : inp1_buf_5_0_3_reg_2916);

assign inp1_buf_load_6_phi_fu_3862_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_6_1_3_reg_2880 : inp1_buf_6_0_3_reg_2892);

assign inp1_buf_load_7_phi_fu_3945_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_7_1_3_reg_2856 : inp1_buf_7_0_3_reg_2868);

assign inp1_buf_load_8_phi_fu_4028_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_8_1_3_reg_2832 : inp1_buf_8_0_3_reg_2844);

assign inp1_buf_load_9_phi_fu_4111_p3 = ((tmp_4_fu_3356_p3[0:0] === 1'b1) ? inp1_buf_9_1_3_reg_2808 : inp1_buf_9_0_3_reg_2820);

assign k_1_s_fu_4692_p2 = (k_reg_3048 + 6'd16);

assign matrix1_fu_3070_p4 = {{matrix[63:2]}};

assign tmp_10_fu_3621_p3 = inp1_buf_load_3_phi_fu_3613_p3[32'd31];

assign tmp_11_fu_3704_p3 = inp1_buf_load_4_phi_fu_3696_p3[32'd31];

assign tmp_12_fu_3787_p3 = inp1_buf_load_5_phi_fu_3779_p3[32'd31];

assign tmp_13_fu_3870_p3 = inp1_buf_load_6_phi_fu_3862_p3[32'd31];

assign tmp_14_fu_3953_p3 = inp1_buf_load_7_phi_fu_3945_p3[32'd31];

assign tmp_15_fu_4036_p3 = inp1_buf_load_8_phi_fu_4028_p3[32'd31];

assign tmp_16_fu_4119_p3 = inp1_buf_load_9_phi_fu_4111_p3[32'd31];

assign tmp_17_fu_4202_p3 = inp1_buf_load_10_phi_fu_4194_p3[32'd31];

assign tmp_18_fu_4285_p3 = inp1_buf_load_11_phi_fu_4277_p3[32'd31];

assign tmp_19_fu_4368_p3 = inp1_buf_load_12_phi_fu_4360_p3[32'd31];

assign tmp_1_fu_3114_p1 = indvar_reg_573[3:0];

assign tmp_20_fu_4451_p3 = inp1_buf_load_13_phi_fu_4443_p3[32'd31];

assign tmp_21_fu_4534_p3 = inp1_buf_load_14_phi_fu_4526_p3[32'd31];

assign tmp_22_fu_4617_p3 = inp1_buf_load_15_phi_fu_4609_p3[32'd31];

assign tmp_23_fu_4710_p1 = indvar6_reg_3059[3:0];

assign tmp_24_fu_4714_p3 = indvar6_reg_3059[32'd4];

assign tmp_3_fu_4734_p33 = tmp_7_fu_4722_p3;

assign tmp_4_fu_3356_p3 = k_reg_3048[32'd4];

assign tmp_5_10_fu_4293_p2 = (($signed(inp1_buf_load_11_phi_fu_4277_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_11_fu_4376_p2 = (($signed(inp1_buf_load_12_phi_fu_4360_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_12_fu_4459_p2 = (($signed(inp1_buf_load_13_phi_fu_4443_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_13_fu_4542_p2 = (($signed(inp1_buf_load_14_phi_fu_4526_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_14_fu_4625_p2 = (($signed(inp1_buf_load_15_phi_fu_4609_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_1_fu_3463_p2 = (($signed(inp1_buf_load_17_phi_fu_3447_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_2_fu_3546_p2 = (($signed(inp1_buf_load_2_phi_fu_3530_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_3_fu_3629_p2 = (($signed(inp1_buf_load_3_phi_fu_3613_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_4_fu_3712_p2 = (($signed(inp1_buf_load_4_phi_fu_3696_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_5_fu_3795_p2 = (($signed(inp1_buf_load_5_phi_fu_3779_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_6_fu_3878_p2 = (($signed(inp1_buf_load_6_phi_fu_3862_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_7_fu_3961_p2 = (($signed(inp1_buf_load_7_phi_fu_3945_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_8_fu_4044_p2 = (($signed(inp1_buf_load_8_phi_fu_4028_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_9_fu_4127_p2 = (($signed(inp1_buf_load_9_phi_fu_4111_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_5_fu_3372_p3 = inp1_buf_load_0_phi_fu_3364_p3[32'd31];

assign tmp_5_s_fu_4210_p2 = (($signed(inp1_buf_load_10_phi_fu_4194_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

assign tmp_6_fu_3455_p3 = inp1_buf_load_17_phi_fu_3447_p3[32'd31];

assign tmp_7_fu_4722_p3 = {{tmp_23_fu_4710_p1}, {tmp_24_fu_4714_p3}};

assign tmp_8_fu_3538_p3 = inp1_buf_load_2_phi_fu_3530_p3[32'd31];

assign tmp_fu_3080_p1 = matrix1_fu_3070_p4;

assign tmp_s_fu_3380_p2 = (($signed(inp1_buf_load_0_phi_fu_3364_p3) > $signed(Bound_read_reg_4804)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    BUS_DST_addr_reg_4856[63:62] <= 2'b00;
end

endmodule //BoundIDctMatrix
