Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Mon Oct 21 14:09:23 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 19.25 sec.

Routing started.
Building routing graph takes 1.09 sec.
Processing design graph takes 0.70 sec.
Total nets for routing : 15534.
Global routing takes 6.92 sec.
Detailed routing takes 36.23 sec.
Hold Violation Fix in router takes 2.30 sec.
Finish routing takes 0.61 sec.
Hold violation fix failed. (takes 57.58 sec).
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 105.91 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_init_done      | output        | B2      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| err_flag_led       | output        | A2      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| heart_beat_led     | output        | B3      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| mem_a[0]           | output        | N6      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[10]          | output        | P8      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[11]          | output        | T4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[12]          | output        | P7      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[13]          | output        | P4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[14]          | output        | T3      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[1]           | output        | R4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[2]           | output        | P6      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[3]           | output        | F3      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[4]           | output        | V5      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[5]           | output        | E4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[6]           | output        | V3      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[7]           | output        | D2      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[8]           | output        | U4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[9]           | output        | P5      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[0]          | output        | F5      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[1]          | output        | W4      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[2]          | output        | N7      | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cas_n          | output        | H8      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck             | output        | T6      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck_n           | output        | T5      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cke            | output        | Y3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cs_n           | output        | G6      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[0]          | output        | W3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[1]          | output        | L1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[2]          | output        | K2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[3]          | output        | G1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dq[0]          | inout         | U1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[10]         | inout         | R1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[11]         | inout         | M1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[12]         | inout         | P2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[13]         | inout         | L3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[14]         | inout         | P3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[15]         | inout         | N4      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[16]         | inout         | K4      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[17]         | inout         | K1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[18]         | inout         | J3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[19]         | inout         | L4      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[1]          | inout         | U3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[20]         | inout         | K3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[21]         | inout         | M3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[22]         | inout         | J1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[23]         | inout         | M4      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[24]         | inout         | J6      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[25]         | inout         | F1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[26]         | inout         | K7      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[27]         | inout         | F2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[28]         | inout         | H5      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[29]         | inout         | H3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[2]          | inout         | T2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[30]         | inout         | J4      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[31]         | inout         | G3      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[3]          | inout         | Y2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[4]          | inout         | T1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[5]          | inout         | Y1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[6]          | inout         | M7      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[7]          | inout         | W1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[8]          | inout         | P1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[9]          | inout         | M2      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[0]         | inout         | V2      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[1]         | inout         | N3      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[2]         | inout         | M6      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[3]         | inout         | E3      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[0]       | inout         | V1      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[1]       | inout         | N1      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[2]       | inout         | L6      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[3]       | inout         | E1      | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_odt            | output        | G7      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ras_n          | output        | J7      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_rst_n          | output        | C1      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_we_n           | output        | H6      | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| pll_lock           | output        | A3      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ref_clk            | input         | P20     | BANK1     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rst_board          | input         | K18     | BANK1     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| uart_rxd           | input         | R8      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| uart_txd           | output        | R9      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1648     | 6450          | 26                 
|   FF                     | 5677     | 38700         | 15                 
|   LUT                    | 5112     | 25800         | 20                 
|   LUT-FF pairs           | 2793     | 25800         | 11                 
| Use of CLMS              | 1103     | 4250          | 26                 
|   FF                     | 3766     | 25500         | 15                 
|   LUT                    | 3505     | 17000         | 21                 
|   LUT-FF pairs           | 1970     | 17000         | 12                 
|   Distributed RAM        | 70       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 338      | 6672          | 6                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 79       | 296           | 27                 
|   IOBD                   | 3        | 64            | 5                  
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 72       | 161           | 45                 
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 79       | 400           | 20                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 3        | 24            | 13                 
|  RCKB dataused           | 3        | 24            | 13                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                     | Site Of GClk Inst     | GClk Fanout Net                    | Clock Loads     | Non_Clock Loads     | Driver Inst                                              | Driver Pin     | Site Of Driver Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ipsxb_ddr_top/u_clkbufg/gopclkbufg          | USCM_84_109           | I_ipsxb_ddr_top/pll_clkin          | 68              | 0                   | ref_clk_ibuf/opit_1                                      | INCK           | IOL_327_210             
| I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg     | USCM_84_110           | I_ipsxb_ddr_top/ioclk_gate_clk     | 1               | 0                   | I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | PLL_158_199             
| clkbufg_0/gopclkbufg                          | USCM_84_111           | ntclkbufg_0                        | 7257            | 0                   | I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | IOCKDIV_6_323           
| free_clk_ibufg/gopclkbufg                     | USCM_84_108           | free_clk_g                         | 1964            | 0                   | ref_clk_ibuf/opit_1                                      | INCK           | IOL_327_210             
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                 | Site Of Pll Inst     | Pin            | Net Of Pin                                                | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                        | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | I_ipsxb_ddr_top/pll_clkin                                 |  -              |  -                  | I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_109                   
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR1945                                                   |  -              |  -                  | GND_139                                                  | Z                    | HARD0N1_156_197               
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | I_ipsxb_ddr_top/pll_clkin                                 |  -              |  -                  | I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_109                   
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR1949                                                   |  -              |  -                  | GND_323                                                  | Z                    | HARD0N1_156_181               
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                              | 7258            | 0                   |  ...                                                     |  ...                 |  ...                          
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | I_ipsxb_ddr_top/ioclk_gate_clk_pll                        | 1               | 0                   | I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_110                   
| I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                              | 2               | 0                   |  ...                                                     |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test_ddr                                                       | 8611     | 9443     | 70                  | 0       | 0       | 0           | 1       | 8        | 0            | 0        | 79     | 1           | 0           | 4            | 0        | 0       | 0        | 2       | 3        | 0          | 0             | 0         | 0        | 4        
| + I_ipsxb_ddr_top                                              | 5242     | 4580     | 70                  | 0       | 0       | 0           | 1       | 8        | 0            | 0        | 70     | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 1        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 3834     | 3271     | 0                   | 0       | 0       | 0           | 1       | 8        | 0            | 0        | 70     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 1154     | 803      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 33       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 136      | 92       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 13       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 312      | 75       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 615      | 564      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 352      | 647      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_gate_update_ctrl                                  | 198      | 167      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[0].ddrphy_drift_ctrl                   | 45       | 40       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[1].ddrphy_drift_ctrl                   | 44       | 39       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[2].ddrphy_drift_ctrl                   | 46       | 39       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + drift_dqs_group[3].ddrphy_drift_ctrl                   | 46       | 39       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 96       | 60       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 78       | 60       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 45       | 22       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1939     | 1514     | 0                   | 0       | 0       | 0           | 0       | 8        | 0            | 0        | 70     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 552      | 338      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 201      | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 100      | 34       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 101      | 49       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 111      | 76       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 175      | 94       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 470      | 307      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 128      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 35       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 175      | 91       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 418      | 285      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 128      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 35       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 124      | 69       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 459      | 307      | 0                   | 0       | 0       | 0           | 0       | 1        | 0            | 0        | 11     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 128      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 35       | 26       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 93       | 42       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105      | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 56       | 80       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 165      | 91       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5        | 260      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6        | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1406     | 1307     | 70                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 12       | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 168      | 142      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 123      | 74       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 14       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 45       | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 818      | 575      | 68                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 534      | 385      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 21       | 13       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10       | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 26       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 27       | 8        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 19       | 7        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 8        | 5        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 237      | 145      | 68                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 47       | 45       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 205      | 316      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 91       | 63       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 42       | 96       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 129      | 139      | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 1        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 101      | 120      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_bist_top                                                   | 1457     | 2861     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_main_ctrl                                           | 72       | 87       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + I_prbs31_128bit                                          | 59       | 59       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_rd_ctrl                                             | 1066     | 2622     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_prbs15_64bit                                           | 56       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_test_wr_ctrl                                             | 319      | 132      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_prbs15_64bit                                           | 59       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_core_clk_rst_sync                                          | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_free_clk_rstn_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsxb_uart_ctrl                                            | 319      | 668      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_ctrl                                                | 244      | 609      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cmd_parser                                             | 23       | 55       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ver_ctrl                                               | 221      | 554      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_top                                                 | 75       | 59       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_clk_gen                                          | 21       | 17       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_seu_uart_rx                                      | 21       | 24       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_seu_uart_tx                                      | 31       | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_rd_lock                                               | 1559     | 1303     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/device_map/test_ddr_map.adf           
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/device_map/test_ddr.pcf               
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/axi_ddr.rcf                           
| Output     | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr_pnr.adf          
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/clock_utilization.txt     
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr_plc.adf          
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr.prr              
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr_prr.prt          
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/test_ddr_pnr.netlist      
|            | D:/Files/Pango/lite/ddr3_test/pnr/ipcore/axi_ddr/pnr/place_route/prr.db                    
+----------------------------------------------------------------------------------------------------------+


Flow Command: pnr -optimize_multi_corner_timing -fix_hold_violation 
Peak memory: 1,422 MB
Total CPU time to pnr completion : 0h:2m:41s
Process Total CPU time to pnr completion : 0h:3m:33s
Total real time to pnr completion : 0h:2m:43s
