# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../A6_problem1.srcs/sources_1/new/ram_8x16.vhd" \
"../../../../A6_problem1.srcs/sources_1/new/sorter.vhd" \
"../../../../A6_problem1.srcs/sim_1/new/sorter_tb.vhd" \

# Do not sort compile order
nosort
