
---------- Begin Simulation Statistics ----------
final_tick                                10588363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89833                       # Simulator instruction rate (inst/s)
host_mem_usage                                8691968                       # Number of bytes of host memory used
host_op_rate                                   169000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   122.45                       # Real time elapsed on the host
host_tick_rate                               77731588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20693948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009518                       # Number of seconds simulated
sim_ticks                                  9518193000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13696062                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8540376                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.903638                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.903638                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            372024                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           231142                       # number of floating regfile writes
system.switch_cpus.idleCycles                  939449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       735296                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3044326                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.665979                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6463813                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2291752                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2304700                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5223811                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2236                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2960329                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     38772808                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4172061                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1378999                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31714227                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        556830                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         622709                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        558553                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4648                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       465678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       269618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          33490658                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30979325                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.653797                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21896107                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.627374                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31378790                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43110289                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25104416                       # number of integer regfile writes
system.switch_cpus.ipc                       0.525310                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.525310                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       823978      2.49%      2.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      25271844     76.37%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        18905      0.06%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2171      0.01%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14797      0.04%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          903      0.00%     78.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19808      0.06%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8595      0.03%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        36717      0.11%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           63      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           15      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4289852     12.96%     92.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2207102      6.67%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       160660      0.49%     99.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       237795      0.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33093226                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          541938                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1039665                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       460753                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       894774                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              570519                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017240                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          454587     79.68%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            937      0.16%     79.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            123      0.02%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            18      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            9      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33724      5.91%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         30434      5.33%     91.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        38618      6.77%     97.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        12069      2.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32297829                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     83954855                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30518572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57787329                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           38765021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33093226                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         7787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     19904877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       140612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5563                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     24242159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18096937                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.828664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.408653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9663728     53.40%     53.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1253372      6.93%     60.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1286437      7.11%     67.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1235322      6.83%     74.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1390543      7.68%     81.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1096878      6.06%     88.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1080051      5.97%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       690702      3.82%     97.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       399904      2.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18096937                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.738420                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       181773                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       212146                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5223811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2960329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        14181196                       # number of misc regfile reads
system.switch_cpus.numCycles                 19036386                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   73032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1031                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       262071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1041                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       524529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1046                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      5201078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5201078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5229678                       # number of overall hits
system.cpu.dcache.overall_hits::total         5229678                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        67946                       # number of overall misses
system.cpu.dcache.overall_misses::total         67946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1768142997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1768142997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1768142997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1768142997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5267125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5267125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5297624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5297624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26770.981225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26770.981225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26022.768036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26022.768036                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               137                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.109489                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38021                       # number of writebacks
system.cpu.dcache.writebacks::total             38021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        49702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        50383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1439797497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1439797497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1481290997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1481290997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009436                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28968.602813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28968.602813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29400.611258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29400.611258                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50039                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3838342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3838342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    917041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    917041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3888511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3888511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18279.036855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18279.036855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        15656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        34513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    615328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    615328000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17828.876076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17828.876076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1362736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1362736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    851101997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    851101997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53602.594596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53602.594596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    824469497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    824469497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54280.696359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54280.696359                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        28600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1899                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1899                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30499                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30499                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062264                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062264                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          681                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          681                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41493500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41493500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.022329                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022329                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60930.249633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60930.249633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5438245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51063                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.500695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    38.357806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   985.642194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.037459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.962541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10645287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10645287                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3902642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3902642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3902642                       # number of overall hits
system.cpu.icache.overall_hits::total         3902642                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       239847                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         239847                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       239847                       # number of overall misses
system.cpu.icache.overall_misses::total        239847                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3528053487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3528053487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3528053487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3528053487                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      4142489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4142489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4142489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4142489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.057899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057899                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.057899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057899                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14709.600233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14709.600233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14709.600233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14709.600233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5351                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               226                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.676991                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       211925                       # number of writebacks
system.cpu.icache.writebacks::total            211925                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        27665                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27665                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        27665                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27665                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       212182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       212182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       212182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       212182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3058862988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3058862988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3058862988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3058862988                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.051221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.051221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14416.222809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14416.222809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14416.222809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14416.222809                       # average overall mshr miss latency
system.cpu.icache.replacements                 211925                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3902642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3902642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       239847                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        239847                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3528053487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3528053487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4142489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4142489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.057899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14709.600233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14709.600233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        27665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       212182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       212182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3058862988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3058862988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.051221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14416.222809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14416.222809                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.115253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4413580                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            213197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.701886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    37.861733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   985.253520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.036974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.962162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8497160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8497160                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   9518193000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       204864                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        37517                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242381                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       204864                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        37517                       # number of overall hits
system.l2.overall_hits::total                  242381                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6923                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12522                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19445                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6923                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12522                       # number of overall misses
system.l2.overall_misses::total                 19445                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    572992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1003986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1576978500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    572992500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1003986000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1576978500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       211787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        50039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               261826                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       211787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        50039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              261826                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.032689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.250245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074267                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.032689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.250245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074267                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82766.502961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80177.767130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81099.434302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82766.502961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80177.767130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81099.434302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10036                       # number of writebacks
system.l2.writebacks::total                     10036                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    503694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    878766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1382460500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    503694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    878766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1382460500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.032684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.250245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.032684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.250245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72767.191563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70177.767130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71099.593705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72767.191563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70177.767130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71099.593705                       # average overall mshr miss latency
system.l2.replacements                          20057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       211728                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           211728                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       211728                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       211728                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  339                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.014535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.014535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        99500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.014535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.014535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9500                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    741312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     741312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.638956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78032.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78032.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646312500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646312500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.638956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68032.894737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68032.894737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       204864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    572992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    572992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       211787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         211787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.032689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82766.502961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82766.502961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    503694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    503694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.032684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72767.191563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72767.191563                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    262673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    262673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        35171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.085923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86920.416942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86920.416942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    232453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    232453500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.085923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76920.416942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76920.416942                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.661476                       # Cycle average of tags in use
system.l2.tags.total_refs                      544454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.273390                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.303645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1182.747466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       960.977735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2513.424948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3335.207682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.117307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.306815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.407130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4211645                       # Number of tag accesses
system.l2.tags.data_accesses                  4211645                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000467016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          598                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          598                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10036                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19444                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10036                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.413043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.028387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.991883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           140     23.41%     23.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           238     39.80%     63.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           107     17.89%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            51      8.53%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            21      3.51%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      1.84%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      1.17%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            11      1.84%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.33%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.737458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.706860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              388     64.88%     64.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.67%     65.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              183     30.60%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      3.51%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           598                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1244416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               642304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    130.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9517668500                       # Total gap between requests
system.mem_ctrls.avgGap                     322851.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       443008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       798656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       640576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 46543288.206070207059                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 83908363.698865950108                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 67300169.265321686864                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12522                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10036                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    218757750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    366216750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 226151437000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31603.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29245.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22534021.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       443008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       801408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1244416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       443008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       443008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       642304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       642304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12522                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10036                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10036                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     46543288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     84197494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        130740782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     46543288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46543288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     67481716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        67481716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     67481716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     46543288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     84197494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       198222499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19401                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10009                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          779                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               221205750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              97005000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          584974500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11401.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30151.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13245                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6306                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   190.948052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.194995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.211677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4947     50.19%     50.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2656     26.95%     77.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          894      9.07%     86.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          451      4.58%     90.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          231      2.34%     93.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          151      1.53%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          107      1.09%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           75      0.76%     96.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          344      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1241664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             640576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              130.451652                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               67.300169                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34143480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18136305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       67858560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26110440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 751090080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2638552230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1433040960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4968932055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.045734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3698964000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    317720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5501509000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        36249780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19267215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       70664580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26136540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 751090080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2593771890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1470725760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4967905845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.937919                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3797149500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    317720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5403323500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10036                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9500                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        58132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        58132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  58132                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1886720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1886720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1886720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19449                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            82171500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103770500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5580305                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4002061                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       671572                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3013590                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1992397                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     66.113738                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          260780                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          337                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       502050                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        81233                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       420817                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        46870                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     19799095                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       613149                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     15223560                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.239390                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.141700                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      9457921     62.13%     62.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1759639     11.56%     73.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       876132      5.76%     79.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1152952      7.57%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       659546      4.33%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       258915      1.70%     93.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       177130      1.16%     94.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       148967      0.98%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       732358      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     15223560                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867931                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765847                       # Number of memory references committed
system.switch_cpus.commit.loads               2387393                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106051                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647059                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859433     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358859     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867931                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       732358                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6741440                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3856752                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6379376                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        496655                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         622709                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1917253                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         65073                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       45641314                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        261155                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4173351                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2292998                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 23243                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2919                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      7747361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               25911283                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5580305                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2334410                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               9624340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1369906                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4197                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        35401                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          685                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           4142498                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        259506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     18096937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.712346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.463803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10324690     57.05%     57.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           393737      2.18%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           393857      2.18%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           432195      2.39%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           611929      3.38%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           632275      3.49%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           548400      3.03%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           371199      2.05%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4388655     24.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     18096937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.293139                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.361145                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             4149742                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 43447                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              231896                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2836418                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         5020                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4648                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1581875                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         7732                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10588363000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         622709                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          7159502                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2992830                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           14                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           6419826                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        902051                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       43245087                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          7101                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          43868                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          13673                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         813274                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     46676866                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           105018284                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         62660305                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            478457                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         25335868                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               3                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            503175                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 53083868                       # The number of ROB reads
system.switch_cpus.rob.writes                80224955                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867931                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            247353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       211925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        212182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       635894                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       150805                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                786699                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     27117568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5635840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               32753408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20452                       # Total snoops (count)
system.tol2bus.snoopTraffic                    667584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           282622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 280535     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2082      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             282622                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10588363000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          512210500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         318298449                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75248963                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
