[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5860       tick       3198594       1464641       1413241       3198594 
      2   5860       tick       4601506       2212888       2196552       4601506 
      3   5860       tick       4589556       2207917       2186251       4589556 
      4   5860       tick       4608884       2215030       2194381       4608884 
      5   5860       tick       4477884       2152930       2137781       4477884 
      6   5860       tick       4704205       2263514       2245305       4704205 
      7   5860       tick       4601090       2212261       2193577       4601090 
      8   5860       tick       4598739       2210113       2194262       4598739 
      9   5860       tick       4601894       2212705       2197082       4601894 
     10   5860       tick       4594015       2209451       2187880       4594015 
     11   5860       tick       4606271       2213881       2197881       4606271 
     12   5860       tick       4594345       2208566       2190414       4594345 
     13   5860       tick       4613243       2218672       2175967       4613243 
     14   5860       tick       4610391       2215925       2175434       4610391 
     15   5860       tick       4596200       2210313       2174591       4596200 
     16   5860       tick       4415309       2123603       2092799       4415309 
     17   5860       tick       4775555       2295881       2270145       4775555 
     18   5860       tick       4607134       2215077       2198054       4607134 
     19   5860       tick       4588211       2206980       2191280       4588211 
     20   5860       exit        893545        429301        424435        893545 
