module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_3 = id_1 ? id_2 : id_4[id_3];
  always @(posedge id_3)
    if (id_2) begin
      if (1) begin
      end
    end
endmodule
