{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_gearbox.v@108:124@HdlStmProcess", "    mem_rd_data <= mem[out_addr];\n  end\n  mem_rd_valid <= mem_rd_en;\nend\n\nalways @(posedge link_clk) begin\n  if (reset) begin\n    out_addr <= 'b0;\n  end else if (mem_rd_en) begin\n    out_addr <= out_addr + 1;\n  end\nend\n\ngenvar i;\ngenerate for (i = 0; i < NUM_LANES; i=i+1) begin: unpacker\n\nad_upack #(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[113, "always @(posedge link_clk) begin\n"], [114, "  if (reset) begin\n"], [115, "    out_addr <= 'b0;\n"], [116, "  end else if (mem_rd_en) begin\n"], [117, "    out_addr <= out_addr + 1;\n"], [119, "end\n"]], "Add": [[117, "  always @(posedge link_clk) begin\n"], [117, "    if (reset) begin\n"], [117, "      out_addr <= 'b0;\n"], [117, "    end else if (mem_rd_en) begin\n"], [117, "      out_addr <= out_addr + 1;\n"], [117, "    end\n"]]}}