###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          378   # Number of WRITE/WRITEP commands
num_reads_done                 =      1757573   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1437473   # Number of read row buffer hits
num_read_cmds                  =      1757559   # Number of READ/READP commands
num_writes_done                =          380   # Number of read requests issued
num_write_row_hits             =          279   # Number of write row buffer hits
num_act_cmds                   =       321680   # Number of ACT commands
num_pre_cmds                   =       321664   # Number of PRE commands
num_ondemand_pres              =       308291   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9541542   # Cyles of rank active rank.0
rank_active_cycles.1           =      9355978   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       458458   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       644022   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1606954   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        64168   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23346   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16917   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14201   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7681   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5085   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3327   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2244   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1680   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12360   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            8   # Write cmd latency (cycles)
write_latency[140-159]         =            8   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =           12   # Write cmd latency (cycles)
write_latency[200-]            =          344   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       425905   # Read request latency (cycles)
read_latency[40-59]            =       181103   # Read request latency (cycles)
read_latency[60-79]            =       178787   # Read request latency (cycles)
read_latency[80-99]            =       117197   # Read request latency (cycles)
read_latency[100-119]          =        98378   # Read request latency (cycles)
read_latency[120-139]          =        88069   # Read request latency (cycles)
read_latency[140-159]          =        69304   # Read request latency (cycles)
read_latency[160-179]          =        56353   # Read request latency (cycles)
read_latency[180-199]          =        48023   # Read request latency (cycles)
read_latency[200-]             =       494434   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.88698e+06   # Write energy
read_energy                    =  7.08648e+09   # Read energy
act_energy                     =  8.80116e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.2006e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.09131e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95392e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83813e+09   # Active standby energy rank.1
average_read_latency           =      210.025   # Average read request latency (cycles)
average_interarrival           =       5.6884   # Average request interarrival latency (cycles)
total_energy                   =  2.09944e+10   # Total energy (pJ)
average_power                  =      2099.44   # Average power (mW)
average_bandwidth              =      15.0012   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          501   # Number of WRITE/WRITEP commands
num_reads_done                 =      1823040   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1616339   # Number of read row buffer hits
num_read_cmds                  =      1823034   # Number of READ/READP commands
num_writes_done                =          505   # Number of read requests issued
num_write_row_hits             =          408   # Number of write row buffer hits
num_act_cmds                   =       207802   # Number of ACT commands
num_pre_cmds                   =       207787   # Number of PRE commands
num_ondemand_pres              =       191415   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9470380   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420483   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       529620   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579517   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1669644   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68858   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23177   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16925   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13241   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7880   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4970   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3294   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2188   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1670   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11770   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            4   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          488   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       521518   # Read request latency (cycles)
read_latency[40-59]            =       209324   # Read request latency (cycles)
read_latency[60-79]            =       162423   # Read request latency (cycles)
read_latency[80-99]            =       108132   # Read request latency (cycles)
read_latency[100-119]          =        86923   # Read request latency (cycles)
read_latency[120-139]          =        77232   # Read request latency (cycles)
read_latency[140-159]          =        60464   # Read request latency (cycles)
read_latency[160-179]          =        50134   # Read request latency (cycles)
read_latency[180-199]          =        42415   # Read request latency (cycles)
read_latency[200-]             =       504463   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50099e+06   # Write energy
read_energy                    =  7.35047e+09   # Read energy
act_energy                     =  5.68546e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54218e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78168e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90952e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87838e+09   # Active standby energy rank.1
average_read_latency           =       232.65   # Average read request latency (cycles)
average_interarrival           =      5.48361   # Average request interarrival latency (cycles)
total_energy                   =  2.09465e+10   # Total energy (pJ)
average_power                  =      2094.65   # Average power (mW)
average_bandwidth              =      15.5609   # Average bandwidth
