{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649780822238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649780822242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 00:27:02 2022 " "Processing started: Wed Apr 13 00:27:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649780822242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780822242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780822243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649780822573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649780822573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_1sec " "Found entity 1: mod_1sec" {  } { { "mod_1sec.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_tb " "Found entity 1: lab2_tb" {  } { { "lab2_tb.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(92) " "Verilog HDL information at counter.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649780831253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcm_ctrl.v(87) " "Verilog HDL information at lcm_ctrl.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lcm_ctrl.v(153) " "Verilog HDL Expression warning at lcm_ctrl.v(153): truncated literal to match 8 bits" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sec_l sec_L lcm_ctrl.v(6) " "Verilog HDL Declaration information at lcm_ctrl.v(6): object \"sec_l\" differs only in case from object \"sec_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sec_h sec_H lcm_ctrl.v(7) " "Verilog HDL Declaration information at lcm_ctrl.v(7): object \"sec_h\" differs only in case from object \"sec_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "min_l min_L lcm_ctrl.v(8) " "Verilog HDL Declaration information at lcm_ctrl.v(8): object \"min_l\" differs only in case from object \"min_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "min_h min_H lcm_ctrl.v(9) " "Verilog HDL Declaration information at lcm_ctrl.v(9): object \"min_h\" differs only in case from object \"min_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hr_l hr_L lcm_ctrl.v(10) " "Verilog HDL Declaration information at lcm_ctrl.v(10): object \"hr_l\" differs only in case from object \"hr_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hr_h hr_H lcm_ctrl.v(11) " "Verilog HDL Declaration information at lcm_ctrl.v(11): object \"hr_h\" differs only in case from object \"hr_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649780831256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lcm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcm_ctrl " "Found entity 1: lcm_ctrl" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649780831256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780831256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649780831280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_1sec mod_1sec:u1 " "Elaborating entity \"mod_1sec\" for hierarchy \"mod_1sec:u1\"" {  } { { "lab2.v" "u1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780831282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:d1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:d1\"" {  } { { "lab2.v" "d1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780831283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:e1 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:e1\"" {  } { { "lab2.v" "e1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780831284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "lab2.v" "c" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780831286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(41) " "Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831287 "|lab2|counter:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(42) " "Verilog HDL assignment warning at counter.v(42): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831287 "|lab2|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcm_ctrl lcm_ctrl:ctrl " "Elaborating entity \"lcm_ctrl\" for hierarchy \"lcm_ctrl:ctrl\"" {  } { { "lab2.v" "ctrl" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780831288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(127) " "Verilog HDL assignment warning at lcm_ctrl.v(127): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831290 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(129) " "Verilog HDL assignment warning at lcm_ctrl.v(129): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(130) " "Verilog HDL assignment warning at lcm_ctrl.v(130): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(132) " "Verilog HDL assignment warning at lcm_ctrl.v(132): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(134) " "Verilog HDL assignment warning at lcm_ctrl.v(134): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(135) " "Verilog HDL assignment warning at lcm_ctrl.v(135): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(137) " "Verilog HDL assignment warning at lcm_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(139) " "Verilog HDL assignment warning at lcm_ctrl.v(139): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(140) " "Verilog HDL assignment warning at lcm_ctrl.v(140): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(142) " "Verilog HDL assignment warning at lcm_ctrl.v(142): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(144) " "Verilog HDL assignment warning at lcm_ctrl.v(144): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831291 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(188) " "Verilog HDL assignment warning at lcm_ctrl.v(188): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(189) " "Verilog HDL assignment warning at lcm_ctrl.v(189): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(190) " "Verilog HDL assignment warning at lcm_ctrl.v(190): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(191) " "Verilog HDL assignment warning at lcm_ctrl.v(191): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(192) " "Verilog HDL assignment warning at lcm_ctrl.v(192): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(193) " "Verilog HDL assignment warning at lcm_ctrl.v(193): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(194) " "Verilog HDL assignment warning at lcm_ctrl.v(194): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831292 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(195) " "Verilog HDL assignment warning at lcm_ctrl.v(195): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831293 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(197) " "Verilog HDL assignment warning at lcm_ctrl.v(197): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649780831293 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649780831815 "|lab2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649780831815 "|lab2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649780831815 "|lab2|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649780831815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649780831881 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.map.smsg " "Generated suppressed messages file D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780832263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649780832339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649780832339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649780832382 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649780832382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Implemented 356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649780832382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649780832382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649780832398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 00:27:12 2022 " "Processing ended: Wed Apr 13 00:27:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649780832398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649780832398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649780832398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649780832398 ""}
