<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1745232885">
  <File Type="PA-TCL" Name="vga_demo.tcl"/>
  <File Type="REPORTS-TCL" Name="vga_demo_reports.tcl"/>
  <File Type="INIT-TIMING" Name="vga_demo_timing_summary_init.rpt"/>
  <File Type="OPT-DCP" Name="vga_demo_opt.dcp"/>
  <File Type="OPT-DRC" Name="vga_demo_drc_opted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="vga_demo_methodology_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="vga_demo.hwdef"/>
  <File Type="OPT-TIMING" Name="vga_demo_timing_summary_opted.rpt"/>
  <File Type="OPT-RQA-PB" Name="vga_demo_rqa_opted.pb"/>
  <File Type="PWROPT-DCP" Name="vga_demo_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="vga_demo_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="vga_demo_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="vga_demo_placed.dcp"/>
  <File Type="PLACE-IO" Name="vga_demo_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="vga_demo_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="vga_demo_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="vga_demo_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="vga_demo_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="vga_demo_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="vga_demo_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="vga_demo_timing_summary_placed.rpt"/>
  <File Type="PLACE-RQA-PB" Name="vga_demo_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="vga_demo_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="vga_demo_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="vga_demo_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="vga_demo_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="vga_demo_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="vga_demo_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="vga_demo_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="vga_demo_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="vga_demo_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="vga_demo_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="vga_demo_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="vga_demo_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="vga_demo_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="vga_demo_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="vga_demo_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="vga_demo_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="vga_demo_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="vga_demo_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="vga_demo_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="vga_demo_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="vga_demo_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="vga_demo_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="vga_demo_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="vga_demo_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="vga_demo_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="vga_demo_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="vga_demo_bus_skew_routed.rpx"/>
  <File Type="ROUTE-RQS-PB" Name="vga_demo_rqs_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="vga_demo_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="vga_demo_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="supertop_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="supertop_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="supertop_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="supertop_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="supertop_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="supertop_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="vga_demo.bit"/>
  <File Type="BG-BIN" Name="vga_demo.bin"/>
  <File Type="BITSTR-MSK" Name="vga_demo.msk"/>
  <File Type="BITSTR-RBT" Name="vga_demo.rbt"/>
  <File Type="BITSTR-NKY" Name="vga_demo.nky"/>
  <File Type="BITSTR-BMM" Name="vga_demo_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="vga_demo.mmi"/>
  <File Type="PDI-FILE" Name="vga_demo.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="vga_demo_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="vga_demo_pld.pdi"/>
  <File Type="RCFI_FILE" Name="vga_demo.rcfi"/>
  <File Type="CFI_FILE" Name="vga_demo.cfi"/>
  <File Type="RNPI_FILE" Name="vga_demo.rnpi"/>
  <File Type="NPI_FILE" Name="vga_demo.npi"/>
  <File Type="RBD_FILE" Name="vga_demo.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="vga_demo.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="vga_demo.sysdef"/>
  <File Type="BG-BGN" Name="vga_demo.bgn"/>
  <File Type="BG-DRC" Name="vga_demo.drc"/>
  <File Type="RDI-RDI" Name="vga_demo.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="vga_demo_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="vga_demo_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../mig_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1743813505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DirectLRU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/ddr2_model_parameters.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/ddr2_model_parameters.vh"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/ff_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/ff_sync.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/flag_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/flag_sync.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/io_def.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/io_def.vh"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/mem_example.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/mem_example.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/SD Code/sd_file_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/SD Code/sd_file_reader.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/SD Code/sd_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/SD Code/sd_reader.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/SD Code/sdcmd_ctrl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/SD Code/sdcmd_ctrl.v"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/supertop.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mig_example_tb.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mig/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/SD Code/IO_Management.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/SD Code/IO_Management.v"/>
        <Attr Name="ImportTime" Val="1745095993"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SD_Data_Decoder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/StatTracker.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LRU Project/RAM Code/MemController.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/RAM Code/MemController.v"/>
        <Attr Name="ImportTime" Val="1745107991"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Source Files/rgb2gray.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Source Files/frame_counter.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Source Files/square_demo.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Source Files/vga_sync_demo.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Source Files/vga_demo.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="vga_demo"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/mfp_nexys4_ddr.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/SD Code/Nexys-4-DDR-pins.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/SD Code/Nexys-4-DDR-pins.xdc"/>
        <Attr Name="ImportTime" Val="1745090000"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/FPGA_Projects_SaifAlomari-main/FPGA_Projects_SaifAlomari-main/SystemVerilog_FPGA_Projects/13- Vga Demo Square Generator/Constraints/Nexys4DDR_VGA.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/mfp_nexys4_ddr.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="pll"/>
  <BlockFileSet Type="BlockSrcs" Name="mig"/>
</GenRun>
