======================================================
RTLCompiler invoked with options:
======================================================
-sv -hdl vhdl  -out_dir C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/repo3_from_hds/cloned_files/repo1/git_UART_GUI/ps/uart_top_struct/uart_top_struct_impl_1//rtlc.out  -no_drc -2000 -main git_UART_GUI.uart_top(struct)  -thr_opt -create_gte -tech_map -if_to_case -sv2009 -fsm_opt -xprobe -max_count 10000  -res_share -dfa_cp_opt -force_all -driver_pid 27908@cgjjjgcjhi  -case_sel_opt -strict_drc_check -ccp_extended -reg_ctrl_opt -crtl_case_path 2  -dc_onset_opt -flatten_or 0  -disable_opt -no_rtlplus -flatten_and 0  -infer_mac -free_mem -ctrl_mux_flat never  -rom_casexz -no_add3_opt -disable_incr -fsm_stg_opt -xor_eq_opt -state_space_opt -pri_enc_opt -implicit_state binary  -disable_dumps -latch_mux_opt -one_hot_enc -loopset_opt -translucent_ps -no_addbuf_opt -infer_rom -xdbpipefdr 1660  -infer_mem precision  -case_to_shifter -cross_hier_dsp -pconst_prop -msgpipefdr 1576  -fast_partition -aggressive_cse -mux_factor_opt -thru_reg_or_opt -max_loop_cnt 5000  -infer_counter 2  -lib_map_file C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/repo3_from_hds/cloned_files/repo1/git_UART_GUI/ps/uart_top_struct/uart_top_struct_impl_1//.jaguarc  -no_radtolerant -use_enable_dff -infer_case_op 2  -exemplar_best -enable_stmt_opt -preserve_mults -no_cross_share -max_mesg_count 10000  -mux_data_path_opt -conv_adder_to_mac -acceptance_level medium  -muxnn_data_push -bundle_instances -allow_IPC -case_const_sel_opt -allow_GSD -ctrl_sub_prog_flat 1024  -muxnn_decomp -cross_hier_mem -allow_CVD -log_mux_merge -allow_MDR -extended_iftocase -mux_anded_sel_opt -allow_FRN -allow_VAC -xilinx_dsp_cin -exemplar_eval 1  -std_generate_name -muxnn_cond_opt -allow_IFC -fsm_opt_thru_func -aggressive_rom -concat_transform -use_sync_dff -smart_rmv_gendh -shifter_trans_opt -enable_recursion -compile_LD_inits -res_share_mux_opt -allow_4ST -allow_ISL -enable_size_check -allow_UFO -state_table_threshold 40  -fsm_opt_thru_hier -xilinx_tech_map -upper_enum_break 800  -allow_WFU -rom_extensions -allow_FSW -enable_eval_free -vecwriteopt -no_if_els_if_mod -dual_edge_ff_support -generic_shine_thru -barrel_shifter_opt -relaxed_mem_checks -xilinx_override -fsm_bin_heur_one -shifter_pattern_opt -bind_mem_instances -aggressive_if2case -preserve_name_case -prepend_version Precision 64-bit 2017.2.0.12  -pipe_flow -enable_case_pragmas -do_size_based_sorting -xdbpipefdw 1724  -fsm_thru_unique_funcs -enable_time_support -do_expression_opt -stop_hetro_sharing -set_evaluated_return_size -infer_1hot_case_op -extended_uncons_port -share_const_port_func -prune_unread_donodes -crossscope_hier_ref -encoding_style auto  -optimized_vector_read -min_block_ram_size 512  -new_init_ff -share_mutex_read_ports -enable_BHV_messages -infer_var_shifters -localblock_hierref -msgpipefdw 756  -enable_div_macro_opt -cdfg_sweep_opt -enhanced_messaging -disable_svassigncheck -replicate_mult_for_dsps -inline_flatten_proc -res_share_over_counter -support_initial_block -compile_celldefines -case_to_shifter_constants -enable_expr_node_del -infer_nary_op -dont_infer_sel_counters -mux_factor_sel_cone_opt -infer_swp_ram -enable_res_share_comm -enable_nested_interface -mid_rom_reduc_lits_percent 10  -expanded_hier_control -legalize_module_names -mux_data_path_modgen_l3 -support_mult_sync_csa -new_mux_costing -do_expression_tree_opt -block_defparam_support -evaluate_decls_in_generates -mid_rom_miss_addr_percent 40  -fpga_technology xcvu  -big_rom_miss_addr_percent 65  -infer_byte_enable -omit_const_port_for_func -enable_attrb_string_info -mux_data_path_bufinv_repl -lower_enum_break 5  -omit_const_port_for_proc -gnd_hanging_terminals -enable_generics_handler -enable_vhdl_conf_autotop -aggressive_mux_factor_opt -mux_data_path_merg_cone_tune -if_else_if_for_condasgn -enable_xprobe_info_tx -enable_unconstrained_port -no_tri_for_hanging_output -precision_port_style -across_blk_rom_inference -enable_infer_reset_dontcare -infer_priority_dff -infer_latch_from_condops -do_common_input_extraction -infer_enable_across_blocks -show_all_elab_errors -asymmetric_ram_support -optional_param_in_mod_hdr -infer_byte_enable_9bit -lattice_ifelseif_flow -aggressive_inline_subprog -aggressive_ram_flow -new_ram_flow -infer_octa_port_xilinx_ram -new_mux_flow -infer_quad_port_xilinx_ram -enable_sv2k9_conf_support -infer_syncsetreset_mem -new_instance_naming -simple_vecwrite_impl -use_vps_exprtree_flow -new_rom_flow -infer_set_reset_from_condops -allow_multi_fanout_chier -share_info_mux_flow -hdl_array_name_style %s(%d)  -memory_opt_switch -enable_EEAddressBasedExprEval -create_write_pri_for_mem -dont_bubble_comparator_inverter -new_xilinx_retiming -hier_delimiter_in_annotations _  -enable_arrayof_interface -disable_fvi_dumping_for_ports -partial_sanity_for_techcells -new_or_simplify -new_partsel_flow -enable_opt_based_on_ff_control -enable_new_div_macro_opt -unpacked_array_concatenation -no_aggressive_sync_en_ff -enhanced_cross_share_flow -infer_syncasync_mem -disable_module_body_freeing -retain_bbox_param_value_type -no_flatten_dummy_hierarchies -no_aggressive_sync_inference -honour_swp_infr_ram_init_val -proposed_new_mux_flow -enable_new_interface_strategy -allow_twod_to_oned_memories -allow_neg_range_for_leaf_type -en_new_hierref_extname_flow 
======================================================
