*Course*: **Computer Architecture**\
*Date*:   **3rd year of study, 1st semester (2017-2018)**\
*School*: **Faculty of Automatic Control and Computer Science, University Politehnica Bucharest**
*Projects developed in*: **Verilog**


*Content was added after the course ended*
