#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x58889c2bc6b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58889c2e8da0 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x58889c2f3340 .functor NOT 1, L_0x58889c317f80, C4<0>, C4<0>, C4<0>;
L_0x58889c317d60 .functor XOR 2, L_0x58889c317ae0, L_0x58889c317cc0, C4<00>, C4<00>;
L_0x58889c317e70 .functor XOR 2, L_0x58889c317d60, L_0x58889c317dd0, C4<00>, C4<00>;
v0x58889c315700_0 .net *"_ivl_10", 1 0, L_0x58889c317dd0;  1 drivers
v0x58889c315800_0 .net *"_ivl_12", 1 0, L_0x58889c317e70;  1 drivers
v0x58889c3158e0_0 .net *"_ivl_2", 1 0, L_0x58889c317a20;  1 drivers
v0x58889c3159a0_0 .net *"_ivl_4", 1 0, L_0x58889c317ae0;  1 drivers
v0x58889c315a80_0 .net *"_ivl_6", 1 0, L_0x58889c317cc0;  1 drivers
v0x58889c315b60_0 .net *"_ivl_8", 1 0, L_0x58889c317d60;  1 drivers
v0x58889c315c40_0 .var "clk", 0 0;
v0x58889c315ce0_0 .net "p1a", 0 0, v0x58889c310610_0;  1 drivers
v0x58889c315d80_0 .net "p1b", 0 0, v0x58889c3106d0_0;  1 drivers
v0x58889c315eb0_0 .net "p1c", 0 0, v0x58889c310770_0;  1 drivers
v0x58889c315f50_0 .net "p1d", 0 0, v0x58889c310810_0;  1 drivers
v0x58889c315ff0_0 .net "p1y_dut", 0 0, L_0x58889c317840;  1 drivers
v0x58889c3160c0_0 .net "p1y_ref", 0 0, L_0x58889c316c40;  1 drivers
v0x58889c316190_0 .net "p2a", 0 0, v0x58889c310900_0;  1 drivers
v0x58889c316230_0 .net "p2b", 0 0, v0x58889c3109a0_0;  1 drivers
v0x58889c3162d0_0 .net "p2c", 0 0, v0x58889c310a40_0;  1 drivers
v0x58889c316370_0 .net "p2d", 0 0, v0x58889c310b10_0;  1 drivers
v0x58889c316520_0 .net "p2y_dut", 0 0, L_0x58889c317940;  1 drivers
v0x58889c3165f0_0 .net "p2y_ref", 0 0, L_0x58889c316d80;  1 drivers
v0x58889c3166c0_0 .var/2u "stats1", 223 0;
v0x58889c316760_0 .var/2u "strobe", 0 0;
v0x58889c316800_0 .net "tb_match", 0 0, L_0x58889c317f80;  1 drivers
v0x58889c3168a0_0 .net "tb_mismatch", 0 0, L_0x58889c2f3340;  1 drivers
v0x58889c316940_0 .net "wavedrom_enable", 0 0, v0x58889c310c70_0;  1 drivers
v0x58889c316a10_0 .net "wavedrom_title", 511 0, v0x58889c310d10_0;  1 drivers
L_0x58889c317a20 .concat [ 1 1 0 0], L_0x58889c316d80, L_0x58889c316c40;
L_0x58889c317ae0 .concat [ 1 1 0 0], L_0x58889c316d80, L_0x58889c316c40;
L_0x58889c317cc0 .concat [ 1 1 0 0], L_0x58889c317940, L_0x58889c317840;
L_0x58889c317dd0 .concat [ 1 1 0 0], L_0x58889c316d80, L_0x58889c316c40;
L_0x58889c317f80 .cmp/eeq 2, L_0x58889c317a20, L_0x58889c317e70;
S_0x58889c2e8500 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x58889c2e8da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x58889c2f34e0_0 .net *"_ivl_0", 3 0, L_0x58889c316b40;  1 drivers
v0x58889c2f3580_0 .net *"_ivl_4", 3 0, L_0x58889c316ce0;  1 drivers
v0x58889c30f2b0_0 .net "p1a", 0 0, v0x58889c310610_0;  alias, 1 drivers
v0x58889c30f350_0 .net "p1b", 0 0, v0x58889c3106d0_0;  alias, 1 drivers
v0x58889c30f410_0 .net "p1c", 0 0, v0x58889c310770_0;  alias, 1 drivers
v0x58889c30f520_0 .net "p1d", 0 0, v0x58889c310810_0;  alias, 1 drivers
v0x58889c30f5e0_0 .net "p1y", 0 0, L_0x58889c316c40;  alias, 1 drivers
v0x58889c30f6a0_0 .net "p2a", 0 0, v0x58889c310900_0;  alias, 1 drivers
v0x58889c30f760_0 .net "p2b", 0 0, v0x58889c3109a0_0;  alias, 1 drivers
v0x58889c30f820_0 .net "p2c", 0 0, v0x58889c310a40_0;  alias, 1 drivers
v0x58889c30f8e0_0 .net "p2d", 0 0, v0x58889c310b10_0;  alias, 1 drivers
v0x58889c30f9a0_0 .net "p2y", 0 0, L_0x58889c316d80;  alias, 1 drivers
L_0x58889c316b40 .concat [ 1 1 1 1], v0x58889c310810_0, v0x58889c310770_0, v0x58889c3106d0_0, v0x58889c310610_0;
L_0x58889c316c40 .reduce/nand L_0x58889c316b40;
L_0x58889c316ce0 .concat [ 1 1 1 1], v0x58889c310b10_0, v0x58889c310a40_0, v0x58889c3109a0_0, v0x58889c310900_0;
L_0x58889c316d80 .reduce/nand L_0x58889c316ce0;
S_0x58889c30fba0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x58889c2e8da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x58889c310550_0 .net "clk", 0 0, v0x58889c315c40_0;  1 drivers
v0x58889c310610_0 .var "p1a", 0 0;
v0x58889c3106d0_0 .var "p1b", 0 0;
v0x58889c310770_0 .var "p1c", 0 0;
v0x58889c310810_0 .var "p1d", 0 0;
v0x58889c310900_0 .var "p2a", 0 0;
v0x58889c3109a0_0 .var "p2b", 0 0;
v0x58889c310a40_0 .var "p2c", 0 0;
v0x58889c310b10_0 .var "p2d", 0 0;
v0x58889c310c70_0 .var "wavedrom_enable", 0 0;
v0x58889c310d10_0 .var "wavedrom_title", 511 0;
S_0x58889c30fd50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x58889c30fba0;
 .timescale -12 -12;
v0x58889c30ff90_0 .var/2s "count", 31 0;
E_0x58889c2d0430/0 .event negedge, v0x58889c310550_0;
E_0x58889c2d0430/1 .event posedge, v0x58889c310550_0;
E_0x58889c2d0430 .event/or E_0x58889c2d0430/0, E_0x58889c2d0430/1;
E_0x58889c2d06c0 .event posedge, v0x58889c310550_0;
S_0x58889c310090 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x58889c30fba0;
 .timescale -12 -12;
v0x58889c310290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x58889c310370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x58889c30fba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x58889c310e30 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x58889c2e8da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x58889c317840 .functor NOT 1, L_0x58889c317170, C4<0>, C4<0>, C4<0>;
L_0x58889c317940 .functor NOT 1, L_0x58889c317740, C4<0>, C4<0>, C4<0>;
v0x58889c3146d0_0 .net "nand1_out", 0 0, L_0x58889c317170;  1 drivers
v0x58889c314790_0 .net "nand2_out", 0 0, L_0x58889c317740;  1 drivers
v0x58889c314830_0 .net "p1a", 0 0, v0x58889c310610_0;  alias, 1 drivers
v0x58889c314990_0 .net "p1b", 0 0, v0x58889c3106d0_0;  alias, 1 drivers
v0x58889c314ac0_0 .net "p1c", 0 0, v0x58889c310770_0;  alias, 1 drivers
v0x58889c314bf0_0 .net "p1d", 0 0, v0x58889c310810_0;  alias, 1 drivers
v0x58889c314d20_0 .net "p1y", 0 0, L_0x58889c317840;  alias, 1 drivers
v0x58889c314dc0_0 .net "p2a", 0 0, v0x58889c310900_0;  alias, 1 drivers
v0x58889c314ef0_0 .net "p2b", 0 0, v0x58889c3109a0_0;  alias, 1 drivers
v0x58889c3150b0_0 .net "p2c", 0 0, v0x58889c310a40_0;  alias, 1 drivers
v0x58889c3151e0_0 .net "p2d", 0 0, v0x58889c310b10_0;  alias, 1 drivers
v0x58889c315310_0 .net "p2y", 0 0, L_0x58889c317940;  alias, 1 drivers
S_0x58889c3110f0 .scope module, "nand1" "nand4" 4 19, 4 40 0, S_0x58889c310e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x58889c317170 .functor NOT 1, L_0x58889c3170e0, C4<0>, C4<0>, C4<0>;
v0x58889c312530_0 .net "a", 0 0, v0x58889c310610_0;  alias, 1 drivers
v0x58889c3125d0_0 .net "b", 0 0, v0x58889c3106d0_0;  alias, 1 drivers
v0x58889c312690_0 .net "c", 0 0, v0x58889c310770_0;  alias, 1 drivers
v0x58889c312760_0 .net "d", 0 0, v0x58889c310810_0;  alias, 1 drivers
v0x58889c312800_0 .net "nand1_out", 0 0, L_0x58889c316e50;  1 drivers
v0x58889c312940_0 .net "nand2_out", 0 0, L_0x58889c316f30;  1 drivers
v0x58889c312a30_0 .net "nand3_out", 0 0, L_0x58889c3170e0;  1 drivers
v0x58889c312ad0_0 .net "y", 0 0, L_0x58889c317170;  alias, 1 drivers
S_0x58889c311300 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x58889c3110f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c2da3a0 .functor AND 1, v0x58889c310610_0, v0x58889c3106d0_0, C4<1>, C4<1>;
L_0x58889c316e50 .functor NOT 1, L_0x58889c2da3a0, C4<0>, C4<0>, C4<0>;
v0x58889c311570_0 .net *"_ivl_0", 0 0, L_0x58889c2da3a0;  1 drivers
v0x58889c311670_0 .net "a", 0 0, v0x58889c310610_0;  alias, 1 drivers
v0x58889c311780_0 .net "b", 0 0, v0x58889c3106d0_0;  alias, 1 drivers
v0x58889c311870_0 .net "y", 0 0, L_0x58889c316e50;  alias, 1 drivers
S_0x58889c311970 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x58889c3110f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c316ec0 .functor AND 1, v0x58889c310770_0, v0x58889c310810_0, C4<1>, C4<1>;
L_0x58889c316f30 .functor NOT 1, L_0x58889c316ec0, C4<0>, C4<0>, C4<0>;
v0x58889c311ba0_0 .net *"_ivl_0", 0 0, L_0x58889c316ec0;  1 drivers
v0x58889c311ca0_0 .net "a", 0 0, v0x58889c310770_0;  alias, 1 drivers
v0x58889c311db0_0 .net "b", 0 0, v0x58889c310810_0;  alias, 1 drivers
v0x58889c311ea0_0 .net "y", 0 0, L_0x58889c316f30;  alias, 1 drivers
S_0x58889c311fa0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x58889c3110f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c316fc0 .functor AND 1, L_0x58889c316e50, L_0x58889c316f30, C4<1>, C4<1>;
L_0x58889c3170e0 .functor NOT 1, L_0x58889c316fc0, C4<0>, C4<0>, C4<0>;
v0x58889c3121d0_0 .net *"_ivl_0", 0 0, L_0x58889c316fc0;  1 drivers
v0x58889c3122b0_0 .net "a", 0 0, L_0x58889c316e50;  alias, 1 drivers
v0x58889c312370_0 .net "b", 0 0, L_0x58889c316f30;  alias, 1 drivers
v0x58889c312470_0 .net "y", 0 0, L_0x58889c3170e0;  alias, 1 drivers
S_0x58889c312bd0 .scope module, "nand2" "nand4" 4 27, 4 40 0, S_0x58889c310e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x58889c317740 .functor NOT 1, L_0x58889c3176b0, C4<0>, C4<0>, C4<0>;
v0x58889c314030_0 .net "a", 0 0, v0x58889c310900_0;  alias, 1 drivers
v0x58889c3140d0_0 .net "b", 0 0, v0x58889c3109a0_0;  alias, 1 drivers
v0x58889c314190_0 .net "c", 0 0, v0x58889c310a40_0;  alias, 1 drivers
v0x58889c314260_0 .net "d", 0 0, v0x58889c310b10_0;  alias, 1 drivers
v0x58889c314300_0 .net "nand1_out", 0 0, L_0x58889c3172b0;  1 drivers
v0x58889c314440_0 .net "nand2_out", 0 0, L_0x58889c317420;  1 drivers
v0x58889c314530_0 .net "nand3_out", 0 0, L_0x58889c3176b0;  1 drivers
v0x58889c3145d0_0 .net "y", 0 0, L_0x58889c317740;  alias, 1 drivers
S_0x58889c312e50 .scope module, "nand1" "nand2" 4 52, 4 74 0, S_0x58889c312bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c317220 .functor AND 1, v0x58889c310900_0, v0x58889c3109a0_0, C4<1>, C4<1>;
L_0x58889c3172b0 .functor NOT 1, L_0x58889c317220, C4<0>, C4<0>, C4<0>;
v0x58889c3130a0_0 .net *"_ivl_0", 0 0, L_0x58889c317220;  1 drivers
v0x58889c3131a0_0 .net "a", 0 0, v0x58889c310900_0;  alias, 1 drivers
v0x58889c3132b0_0 .net "b", 0 0, v0x58889c3109a0_0;  alias, 1 drivers
v0x58889c3133a0_0 .net "y", 0 0, L_0x58889c3172b0;  alias, 1 drivers
S_0x58889c3134a0 .scope module, "nand2" "nand2" 4 58, 4 74 0, S_0x58889c312bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c317390 .functor AND 1, v0x58889c310a40_0, v0x58889c310b10_0, C4<1>, C4<1>;
L_0x58889c317420 .functor NOT 1, L_0x58889c317390, C4<0>, C4<0>, C4<0>;
v0x58889c3136d0_0 .net *"_ivl_0", 0 0, L_0x58889c317390;  1 drivers
v0x58889c3137d0_0 .net "a", 0 0, v0x58889c310a40_0;  alias, 1 drivers
v0x58889c3138e0_0 .net "b", 0 0, v0x58889c310b10_0;  alias, 1 drivers
v0x58889c3139d0_0 .net "y", 0 0, L_0x58889c317420;  alias, 1 drivers
S_0x58889c313ad0 .scope module, "nand3" "nand2" 4 64, 4 74 0, S_0x58889c312bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x58889c317500 .functor AND 1, L_0x58889c3172b0, L_0x58889c317420, C4<1>, C4<1>;
L_0x58889c3176b0 .functor NOT 1, L_0x58889c317500, C4<0>, C4<0>, C4<0>;
v0x58889c313d00_0 .net *"_ivl_0", 0 0, L_0x58889c317500;  1 drivers
v0x58889c313de0_0 .net "a", 0 0, L_0x58889c3172b0;  alias, 1 drivers
v0x58889c313ea0_0 .net "b", 0 0, L_0x58889c317420;  alias, 1 drivers
v0x58889c313f70_0 .net "y", 0 0, L_0x58889c3176b0;  alias, 1 drivers
S_0x58889c315530 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x58889c2e8da0;
 .timescale -12 -12;
E_0x58889c2d0910 .event anyedge, v0x58889c316760_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x58889c316760_0;
    %nor/r;
    %assign/vec4 v0x58889c316760_0, 0;
    %wait E_0x58889c2d0910;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x58889c30fba0;
T_3 ;
    %fork t_1, S_0x58889c30fd50;
    %jmp t_0;
    .scope S_0x58889c30fd50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58889c30ff90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x58889c310810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3106d0_0, 0;
    %assign/vec4 v0x58889c310610_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x58889c310b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3109a0_0, 0;
    %assign/vec4 v0x58889c310900_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58889c2d06c0;
    %load/vec4 v0x58889c30ff90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x58889c310810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3106d0_0, 0;
    %assign/vec4 v0x58889c310610_0, 0;
    %load/vec4 v0x58889c30ff90_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x58889c310b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3109a0_0, 0;
    %assign/vec4 v0x58889c310900_0, 0;
    %load/vec4 v0x58889c30ff90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x58889c30ff90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x58889c310370;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58889c2d0430;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x58889c310b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3109a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c310770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x58889c3106d0_0, 0;
    %assign/vec4 v0x58889c310610_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x58889c30fba0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x58889c2e8da0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58889c315c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58889c316760_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x58889c2e8da0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x58889c315c40_0;
    %inv;
    %store/vec4 v0x58889c315c40_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x58889c2e8da0;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x58889c310550_0, v0x58889c3168a0_0, v0x58889c315ce0_0, v0x58889c315d80_0, v0x58889c315eb0_0, v0x58889c315f50_0, v0x58889c316190_0, v0x58889c316230_0, v0x58889c3162d0_0, v0x58889c316370_0, v0x58889c3160c0_0, v0x58889c315ff0_0, v0x58889c3165f0_0, v0x58889c316520_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x58889c2e8da0;
T_7 ;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x58889c2e8da0;
T_8 ;
    %wait E_0x58889c2d0430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58889c3166c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
    %load/vec4 v0x58889c316800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58889c3166c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x58889c3160c0_0;
    %load/vec4 v0x58889c3160c0_0;
    %load/vec4 v0x58889c315ff0_0;
    %xor;
    %load/vec4 v0x58889c3160c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x58889c3165f0_0;
    %load/vec4 v0x58889c3165f0_0;
    %load/vec4 v0x58889c316520_0;
    %xor;
    %load/vec4 v0x58889c3165f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x58889c3166c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58889c3166c0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates1_depth10/7420/iter4/response0/top_module.sv";
