Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Apr 13 23:11:23 2017
| Host         : DESKTOP-IQ9RCDV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bus_controller_control_sets_placed.rpt
| Design       : bus_controller
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              24 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  clk4hz        | led_int[0]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[10]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[11]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[12]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[13]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[14]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[15]_i_1_n_0 |                  |                1 |              1 |
|  clk4hz        | led_int[1]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[2]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[3]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[4]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[5]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[6]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[7]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[8]_i_1_n_0  |                  |                1 |              1 |
|  clk4hz        | led_int[9]_i_1_n_0  |                  |                1 |              1 |
|  clk_IBUF_BUFG |                     |                  |                1 |              1 |
|  clk4hz        |                     |                  |                2 |              4 |
|  clk4hz        | BS_num[3]_i_1_n_0   |                  |                2 |              4 |
|  clk4hz        | count[3]_i_1_n_0    |                  |                1 |              4 |
|  clk_IBUF_BUFG |                     | clear            |                6 |             24 |
+----------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 4      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


