Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_clk_50.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_clk_50 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_clk_50.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\sdi_xcvr_test\sdi_xcvr_test_clk_50 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: sdi_xcvr_test_clk_50: "Transforming system: sdi_xcvr_test_clk_50"
Info: sdi_xcvr_test_clk_50: "Naming system components in system: sdi_xcvr_test_clk_50"
Info: sdi_xcvr_test_clk_50: "Processing generation queue"
Info: sdi_xcvr_test_clk_50: "Generating: sdi_xcvr_test_clk_50"
Info: sdi_xcvr_test_clk_50: Done "sdi_xcvr_test_clk_50" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
