#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  9 14:05:37 2022
# Process ID: 9824
# Current directory: E:/ENEE245 Verilog code/Lab 8/mulitiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13700 E:\ENEE245 Verilog code\Lab 8\mulitiplier\mulitiplier.xpr
# Log file: E:/ENEE245 Verilog code/Lab 8/mulitiplier/vivado.log
# Journal file: E:/ENEE245 Verilog code/Lab 8/mulitiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 777.008 ; gain = 85.977
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  9 14:10:22 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 839.039 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Fri Dec  9 14:12:41 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 839.039 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  9 14:14:54 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 839.039 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 839.039 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A74DA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/multipliers_delays.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_com_arr_mult_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/ENEE245 -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/ENEE245" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  9 14:26:18 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2116.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_com_arr_mult_behav -key {Behavioral:sim_1:Functional:TB_com_arr_mult} -tclbatch {TB_com_arr_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_com_arr_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_com_arr_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2170.230 ; gain = 54.141
set_property top TB_com_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/simulate.log"
set_property top TB_com_arr_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2263.137 ; gain = 9.941
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_com_arr_mult_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2263.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_com_arr_mult_behav -key {Behavioral:sim_1:Functional:TB_com_arr_mult} -tclbatch {TB_com_arr_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_com_arr_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_com_arr_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2263.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2263.137 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_com_arr_mult_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2263.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_com_arr_mult_behav -key {Behavioral:sim_1:Functional:TB_com_arr_mult} -tclbatch {TB_com_arr_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_com_arr_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_com_arr_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2263.137 ; gain = 0.000
set_property top TB_com_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.602 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_ripple_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_mult
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_com_mult_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2265.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_com_mult_behav -key {Behavioral:sim_1:Functional:TB_com_mult} -tclbatch {TB_com_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_com_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_com_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2265.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri Dec  9 14:46:04 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2283.227 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Fri Dec  9 14:48:41 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2283.293 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  9 14:51:33 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2283.293 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.293 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A74DA
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/multipliers_delays.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/multipliers_delays.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Dec  9 15:00:38 2022] Launched synth_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2283.500 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Fri Dec  9 15:03:19 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2283.500 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  9 15:05:33 2022] Launched impl_1...
Run output will be captured here: E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.500 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.500 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A74DA
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/multipliers_delays.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.runs/impl_1/multipliers_delays.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.059 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 15:10:06 2022...
