Generating HDL for page 13.65.04.1 I-O STOP CTL at 8/6/2020 2:33:37 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_65_04_1_I_O_STOP_CTL_tb.vhdl, generating default test bench code.
Generating Statement for block at 4A with output pin(s) of OUT_4A_C
	and inputs of PS_E_CYCLE,PS_E_CH_UNOVLP_IN_PROCESS,PS_DOLLAR_SIGN_SYM_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_D
	and inputs of OUT_4A_C,OUT_4B_D,MS_1401_READ_TRIGGER
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_D
	and inputs of PS_F_CH_UNOVLP_IN_PROCESS,PS_F_CYCLE,PS_DOLLAR_SIGN_SYM_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_D
	and inputs of PS_R_SYMBOL_OP_MODIFIER
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_P
	and inputs of OUT_3C_D,MS_E_CH_U_SEL_K_DOT_S_OP_MOD
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of PS_E_CH_OVLP_IN_PROCESS,PS_E_CYCLE
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of OUT_2C_P,PS_E_CYCLE,PS_E_CH_UNOVLP_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4D_C,OUT_4E_NoPin
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_K
	and inputs of PS_F_CYCLE,PS_F_CH_OVLP_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of OUT_4F_K,OUT_4G_E
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_E
	and inputs of PS_F_CYCLE,OUT_2H_K,PS_F_CH_UNOVLP_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of PS_R_SYMBOL_OP_MODIFIER
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_K
	and inputs of OUT_3H_C,MS_F_CH_U_SEL_K_DOT_S_OP_MOD
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_D,OUT_3F_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_I_O_END_OF_STG_STOP_CTRL
	from gate output OUT_3A_D
Generating output sheet edge signal assignment to 
	signal PS_I_O_GRP_MK_WM_STOP_CTRL
	from gate output OUT_DOT_1E
