Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 21:35:50 2023
| Host         : SACHINNAIRA924 running 64-bit major release  (build 9200)
| Command      : report_methodology -file CLA_4bits_methodology_drc_routed.rpt -pb CLA_4bits_methodology_drc_routed.pb -rpx CLA_4bits_methodology_drc_routed.rpx
| Design       : CLA_4bits
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 10         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 10         |
| TIMING-20 | Warning          | Non-clocked latch              | 5          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin r1/Q_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[0]_C/CLR, r1/Q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[1]_C/CLR, r1/Q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[2]_C/CLR, r1/Q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[3]_C/CLR, r1/Q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell r1/Q_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) r1/Q_reg[4]_C/CLR, r1/Q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch r1/Q_reg[0]_LDC cannot be properly analyzed as its control pin r1/Q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch r1/Q_reg[1]_LDC cannot be properly analyzed as its control pin r1/Q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch r1/Q_reg[2]_LDC cannot be properly analyzed as its control pin r1/Q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch r1/Q_reg[3]_LDC cannot be properly analyzed as its control pin r1/Q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch r1/Q_reg[4]_LDC cannot be properly analyzed as its control pin r1/Q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 5 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


