--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\NYU\nanolab\FPGA\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml wirein_test1.twx wirein_test1.ncd
-o wirein_test1.twr wirein_test1.pcf -ucf xem6001.ucf

Design file:              wirein_test1.ncd
Physical constraint file: wirein_test1.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X21Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.BQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X21Y4.CX       net (fanout=2)        0.932   okHI/rst3
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.544ns logic, 0.932ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X21Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.AQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X21Y4.BX       net (fanout=2)        0.889   okHI/rst2
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.544ns logic, 0.889ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.218 - 0.231)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y4.AQ       Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X21Y4.AX       net (fanout=1)        0.720   okHI/rst1
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y4.AQ       Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X21Y4.AX       net (fanout=1)        0.284   okHI/rst1
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.259ns logic, 0.284ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X21Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.AQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X21Y4.BX       net (fanout=2)        0.434   okHI/rst2
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.257ns logic, 0.434ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X21Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.BQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X21Y4.CX       net (fanout=2)        0.454   okHI/rst3
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.257ns logic, 0.454ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 985 paths analyzed, 298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.853ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X16Y9.B2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd11 (FF)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd11 to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DMUX     Tshcko                0.535   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11
    SLICE_X16Y6.D2       net (fanout=13)       1.055   okHI/hicore/state_FSM_FFd11
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.892ns logic, 3.801ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd1 (FF)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.289 - 0.307)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd1 to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.AQ       Tcko                  0.476   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd1
    SLICE_X16Y6.D4       net (fanout=3)        0.924   okHI/hicore/state_FSM_FFd1
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.833ns logic, 3.670ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd17 (FF)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd17 to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.AQ       Tcko                  0.476   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17
    SLICE_X16Y6.D3       net (fanout=3)        0.541   okHI/hicore/state_FSM_FFd17
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.833ns logic, 3.287ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_7 (SLICE_X14Y9.C1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/delays[7].fdrein0 (FF)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Requirement:          20.830ns
  Data Path Delay:      4.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.707ns (0.295 - 1.002)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/delays[7].fdrein0 to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y1.Q4       Tickq                 1.778   okHI/hi_datain<7>
                                                       okHI/delays[7].fdrein0
    SLICE_X14Y9.A4       net (fanout=3)        1.988   okHI/hi_datain<7>
    SLICE_X14Y9.A        Tilo                  0.254   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X14Y9.C1       net (fanout=2)        0.547   okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X14Y9.CLK      Tas                   0.423   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>32
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>3_f7
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (2.455ns logic, 2.535ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd16 (FF)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Requirement:          20.830ns
  Data Path Delay:      2.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.295 - 0.322)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd16 to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.430   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    SLICE_X14Y9.A2       net (fanout=18)       1.042   okHI/hicore/state_FSM_FFd16
    SLICE_X14Y9.A        Tilo                  0.254   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X14Y9.C1       net (fanout=2)        0.547   okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X14Y9.CLK      Tas                   0.423   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>32
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>3_f7
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.107ns logic, 1.589ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X16Y9.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd11 (FF)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.289 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd11 to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DMUX     Tshcko                0.535   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11
    SLICE_X16Y6.D2       net (fanout=13)       1.055   okHI/hicore/state_FSM_FFd11
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.C2       net (fanout=8)        0.918   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.892ns logic, 3.747ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd1 (FF)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.449ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.289 - 0.307)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd1 to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.AQ       Tcko                  0.476   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state_FSM_FFd1
    SLICE_X16Y6.D4       net (fanout=3)        0.924   okHI/hicore/state_FSM_FFd1
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.C2       net (fanout=8)        0.918   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.833ns logic, 3.616ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/state_FSM_FFd17 (FF)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      5.066ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.289 - 0.310)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/state_FSM_FFd17 to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.AQ       Tcko                  0.476   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17
    SLICE_X16Y6.D3       net (fanout=3)        0.541   okHI/hicore/state_FSM_FFd17
    SLICE_X16Y6.D        Tilo                  0.235   okHI/hicore/state_FSM_FFd1
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0
    SLICE_X13Y6.A4       net (fanout=1)        0.781   okHI/hicore/N53
    SLICE_X13Y6.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>111
    SLICE_X13Y6.B6       net (fanout=2)        0.151   okHI/hicore/N39
    SLICE_X13Y6.B        Tilo                  0.259   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>112
    SLICE_X14Y10.C3      net (fanout=2)        0.842   okHI/hicore/N35
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.C2       net (fanout=8)        0.918   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.833ns logic, 3.233ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd8 (SLICE_X12Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/state_FSM_FFd9 (FF)
  Destination:          okHI/hicore/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/state_FSM_FFd9 to okHI/hicore/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.AQ       Tcko                  0.198   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    SLICE_X12Y5.AX       net (fanout=3)        0.159   okHI/hicore/state_FSM_FFd9
    SLICE_X12Y5.CLK      Tckdi       (-Th)    -0.048   okHI/hicore/state_FSM_FFd8
                                                       okHI/hicore/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.246ns logic, 0.159ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_6 (SLICE_X12Y9.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/hicore/ti_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_addr_6 to okHI/hicore/ti_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.200   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X12Y9.CX       net (fanout=4)        0.104   ok1<22>
    SLICE_X12Y9.CLK      Tckdi       (-Th)    -0.106   ok1<22>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<6>3_f7
                                                       okHI/hicore/ti_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.306ns logic, 0.104ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_5 (SLICE_X16Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/hicore/ti_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_addr_5 to okHI/hicore/ti_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.200   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X16Y9.D6       net (fanout=5)        0.025   ok1<21>
    SLICE_X16Y9.CLK      Tah         (-Th)    -0.190   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<5>
                                                       okHI/hicore/ti_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------
Slack: 18.581ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: okHI/fdreout0_hi_dataout<0>/CLK0
  Logical resource: okHI/delays[0].fdreout0/CK0
  Location pin: OLOGIC_X8Y0.CLK0
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.581ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: okHI/fdreout0_hi_dataout<1>/CLK0
  Logical resource: okHI/delays[1].fdreout0/CK0
  Location pin: OLOGIC_X8Y1.CLK0
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.695ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      5.375ns (Levels of Logic = 1)
  Clock Path Delay:     1.585ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y2.CLK      net (fanout=59)       1.134   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (-4.602ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.AQ       Tcko                  0.476   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        2.177   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (3.198ns logic, 2.177ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.455ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Clock Path Delay:     1.114ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X36Y2.CLK      net (fanout=59)       0.457   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (-1.212ns logic, 2.326ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.AQ       Tcko                  0.200   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        1.020   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.596ns logic, 1.020ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.920ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X16Y9.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.410ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.816ns (Levels of Logic = 4)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X14Y11.B3      net (fanout=13)       4.032   hi_in_7_IBUF
    SLICE_X14Y11.B       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X14Y10.C5      net (fanout=1)        0.397   okHI/hicore/N10
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.816ns (2.415ns logic, 5.401ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y9.CLK      net (fanout=59)       0.827   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-3.965ns logic, 5.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X16Y9.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.464ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.762ns (Levels of Logic = 4)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X14Y11.B3      net (fanout=13)       4.032   hi_in_7_IBUF
    SLICE_X14Y11.B       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X14Y10.C5      net (fanout=1)        0.397   okHI/hicore/N10
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.C2       net (fanout=8)        0.918   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (2.415ns logic, 5.347ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y9.CLK      net (fanout=59)       0.827   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-3.965ns logic, 5.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X12Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.682ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.556ns (Levels of Logic = 4)
  Clock Path Delay:     1.183ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X14Y11.D6      net (fanout=13)       3.756   hi_in_7_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X12Y10.C3      net (fanout=8)        0.668   okHI/hicore/N2
    SLICE_X12Y10.CLK     Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (2.419ns logic, 5.137ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=59)       0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (-3.965ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.687ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.322ns (Levels of Logic = 2)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X16Y3.B6       net (fanout=13)       1.369   hi_in_7_IBUF
    SLICE_X16Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.953ns logic, 1.369ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y3.CLK      net (fanout=59)       0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-1.749ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X12Y6.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.733ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.369ns (Levels of Logic = 2)
  Clock Path Delay:     0.861ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X12Y6.A4       net (fanout=13)       1.416   hi_in_7_IBUF
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   ok1<27>
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.953ns logic, 1.416ns route)
                                                       (40.2% logic, 59.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y6.CLK      net (fanout=59)       0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (-1.749ns logic, 2.610ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X13Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.743ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.382ns (Levels of Logic = 2)
  Clock Path Delay:     0.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp59.IMUX.7
    SLICE_X10Y5.A4       net (fanout=13)       1.285   hi_in_7_IBUF
    SLICE_X10Y5.AMUX     Tilo                  0.191   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X13Y5.SR       net (fanout=2)        0.274   okHI/hicore/hi_in<3>_2
    SLICE_X13Y5.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.823ns logic, 1.559ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y5.CLK      net (fanout=59)       0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (-1.749ns logic, 2.613ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.520ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X12Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.810ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Delay:     1.183ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X14Y11.D2      net (fanout=13)       3.628   hi_in_6_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X12Y10.C3      net (fanout=8)        0.668   okHI/hicore/N2
    SLICE_X12Y10.CLK     Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (2.419ns logic, 5.009ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=59)       0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (-3.965ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X16Y9.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.853ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.373ns (Levels of Logic = 4)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X14Y11.B1      net (fanout=13)       3.589   hi_in_6_IBUF
    SLICE_X14Y11.B       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X14Y10.C5      net (fanout=1)        0.397   okHI/hicore/N10
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (2.415ns logic, 4.958ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y9.CLK      net (fanout=59)       0.827   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-3.965ns logic, 5.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_1 (SLICE_X15Y11.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.896ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.341ns (Levels of Logic = 4)
  Clock Path Delay:     1.182ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X14Y11.D2      net (fanout=13)       3.628   hi_in_6_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y11.C2      net (fanout=8)        0.557   okHI/hicore/N2
    SLICE_X15Y11.CLK     Tas                   0.373   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<1>1
                                                       okHI/hicore/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (2.443ns logic, 4.898ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=59)       0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (-3.965ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_write (SLICE_X12Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.494ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Clock Path Delay:     0.861ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X12Y6.A6       net (fanout=13)       1.177   hi_in_6_IBUF
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   ok1<27>
                                                       okHI/hicore/state_state[31]_GND_1_o_Select_90_o1
                                                       okHI/hicore/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.953ns logic, 1.177ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y6.CLK      net (fanout=59)       0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (-1.749ns logic, 2.610ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X13Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.670ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.309ns (Levels of Logic = 2)
  Clock Path Delay:     0.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X10Y5.A5       net (fanout=13)       1.212   hi_in_6_IBUF
    SLICE_X10Y5.AMUX     Tilo                  0.191   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X13Y5.SR       net (fanout=2)        0.274   okHI/hicore/hi_in<3>_2
    SLICE_X13Y5.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.823ns logic, 1.486ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y5.CLK      net (fanout=59)       0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (-1.749ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.734ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Delay:     0.867ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp59.IMUX.6
    SLICE_X10Y5.A5       net (fanout=13)       1.212   hi_in_6_IBUF
    SLICE_X10Y5.A        Tilo                  0.156   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X13Y4.SR       net (fanout=2)        0.373   okHI/hicore/hi_in<3>_0
    SLICE_X13Y4.CLK      Tcksr       (-Th)     0.128   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.791ns logic, 1.585ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.603   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (-1.749ns logic, 2.616ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.181ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X12Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.149ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.089ns (Levels of Logic = 4)
  Clock Path Delay:     1.183ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X14Y11.D4      net (fanout=14)       3.289   hi_in_5_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X12Y10.C3      net (fanout=8)        0.668   okHI/hicore/N2
    SLICE_X12Y10.CLK     Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (2.419ns logic, 4.670ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=59)       0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (-3.965ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_1 (SLICE_X15Y11.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.235ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.002ns (Levels of Logic = 4)
  Clock Path Delay:     1.182ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X14Y11.D4      net (fanout=14)       3.289   hi_in_5_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X15Y11.C2      net (fanout=8)        0.557   okHI/hicore/N2
    SLICE_X15Y11.CLK     Tas                   0.373   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<1>1
                                                       okHI/hicore/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (2.443ns logic, 4.559ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=59)       0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (-3.965ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_6 (SLICE_X12Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.255ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      6.983ns (Levels of Logic = 4)
  Clock Path Delay:     1.183ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X14Y11.D4      net (fanout=14)       3.289   hi_in_5_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X12Y10.D4      net (fanout=8)        0.562   okHI/hicore/N2
    SLICE_X12Y10.CLK     Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<6>1
                                                       okHI/hicore/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (2.419ns logic, 4.564ns route)
                                                       (34.6% logic, 65.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=59)       0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (-3.965ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y3.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.427ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.062ns (Levels of Logic = 2)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X16Y3.B3       net (fanout=14)       1.109   hi_in_5_IBUF
    SLICE_X16Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.953ns logic, 1.109ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y3.CLK      net (fanout=59)       0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-1.749ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X15Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.163ns (Levels of Logic = 2)
  Clock Path Delay:     0.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X15Y4.C5       net (fanout=14)       1.185   hi_in_5_IBUF
    SLICE_X15Y4.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.978ns logic, 1.185ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y4.CLK      net (fanout=59)       0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (-1.749ns logic, 2.611ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X12Y7.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.552ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.186ns (Levels of Logic = 2)
  Clock Path Delay:     0.859ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp59.IMUX.5
    SLICE_X12Y7.D5       net (fanout=14)       1.302   hi_in_5_IBUF
    SLICE_X12Y7.CLK      Tah         (-Th)    -0.121   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.884ns logic, 1.302ns route)
                                                       (40.4% logic, 59.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=59)       0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (-1.749ns logic, 2.608ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.353ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_3 (SLICE_X16Y9.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.977ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.249ns (Levels of Logic = 4)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X14Y11.B2      net (fanout=13)       3.465   hi_in_4_IBUF
    SLICE_X14Y11.B       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X14Y10.C5      net (fanout=1)        0.397   okHI/hicore/N10
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.B2       net (fanout=8)        0.972   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<3>
                                                       okHI/hicore/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (2.415ns logic, 4.834ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y9.CLK      net (fanout=59)       0.827   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-3.965ns logic, 5.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X16Y9.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.031ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.195ns (Levels of Logic = 4)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X14Y11.B2      net (fanout=13)       3.465   hi_in_4_IBUF
    SLICE_X14Y11.B       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X14Y10.C5      net (fanout=1)        0.397   okHI/hicore/N10
    SLICE_X14Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X16Y9.C2       net (fanout=8)        0.918   okHI/hicore/N20
    SLICE_X16Y9.CLK      Tas                   0.349   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (2.415ns logic, 4.780ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y9.CLK      net (fanout=59)       0.827   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-3.965ns logic, 5.136ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_5 (SLICE_X12Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.103ns (Levels of Logic = 4)
  Clock Path Delay:     1.183ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X14Y11.D3      net (fanout=13)       3.303   hi_in_4_IBUF
    SLICE_X14Y11.D       Tilo                  0.254   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X15Y11.A1      net (fanout=9)        0.713   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X15Y11.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X12Y10.C3      net (fanout=8)        0.668   okHI/hicore/N2
    SLICE_X12Y10.CLK     Tas                   0.349   ok1<6>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<5>1
                                                       okHI/hicore/ti_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (2.419ns logic, 4.684ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=59)       0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (-3.965ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X15Y4.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.116ns (Levels of Logic = 2)
  Clock Path Delay:     0.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X15Y4.C3       net (fanout=13)       1.138   hi_in_4_IBUF
    SLICE_X15Y4.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.978ns logic, 1.138ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y4.CLK      net (fanout=59)       0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (-1.749ns logic, 2.611ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X16Y3.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.496ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.131ns (Levels of Logic = 2)
  Clock Path Delay:     0.860ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X16Y3.B1       net (fanout=13)       1.178   hi_in_4_IBUF
    SLICE_X16Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.953ns logic, 1.178ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y3.CLK      net (fanout=59)       0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (-1.749ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X12Y7.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.649ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     0.859ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp59.IMUX.4
    SLICE_X12Y7.D3       net (fanout=13)       1.399   hi_in_4_IBUF
    SLICE_X12Y7.CLK      Tah         (-Th)    -0.121   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.884ns logic, 1.399ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X12Y7.CLK      net (fanout=59)       0.595   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (-1.749ns logic, 2.608ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.750ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X11Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.380ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.663ns (Levels of Logic = 2)
  Clock Path Delay:     1.188ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        3.411   hi_in_3_IBUF
    SLICE_X10Y5.A        Tilo                  0.254   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X11Y5.SR       net (fanout=2)        1.031   okHI/hicore/hi_in<3>_0
    SLICE_X11Y5.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (2.221ns logic, 4.442ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y5.CLK      net (fanout=59)       0.844   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (-3.965ns logic, 5.153ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X13Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.540ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.496ns (Levels of Logic = 2)
  Clock Path Delay:     1.181ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        3.411   hi_in_3_IBUF
    SLICE_X10Y5.AMUX     Tilo                  0.326   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X13Y6.SR       net (fanout=2)        0.792   okHI/hicore/hi_in<3>_2
    SLICE_X13Y6.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (2.293ns logic, 4.203ns route)
                                                       (35.3% logic, 64.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y6.CLK      net (fanout=59)       0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (-3.965ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.609ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.433ns (Levels of Logic = 2)
  Clock Path Delay:     1.187ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        3.411   hi_in_3_IBUF
    SLICE_X10Y5.A        Tilo                  0.254   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X13Y4.SR       net (fanout=2)        0.798   okHI/hicore/hi_in<3>_0
    SLICE_X13Y4.CLK      Tsrck                 0.413   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (2.224ns logic, 4.209ns route)
                                                       (34.6% logic, 65.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.843   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (-3.965ns logic, 5.152ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X13Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.284ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Delay:     0.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        1.626   hi_in_3_IBUF
    SLICE_X10Y5.AMUX     Tilo                  0.191   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X13Y5.SR       net (fanout=2)        0.274   okHI/hicore/hi_in<3>_2
    SLICE_X13Y5.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.823ns logic, 1.900ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y5.CLK      net (fanout=59)       0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (-1.749ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.348ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.790ns (Levels of Logic = 2)
  Clock Path Delay:     0.867ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        1.626   hi_in_3_IBUF
    SLICE_X10Y5.A        Tilo                  0.156   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X13Y4.SR       net (fanout=2)        0.373   okHI/hicore/hi_in<3>_0
    SLICE_X13Y4.CLK      Tcksr       (-Th)     0.128   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.791ns logic, 1.999ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.603   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (-1.749ns logic, 2.616ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X13Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.394ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.830ns (Levels of Logic = 2)
  Clock Path Delay:     0.861ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp59.IMUX.3
    SLICE_X10Y5.A1       net (fanout=1)        1.626   hi_in_3_IBUF
    SLICE_X10Y5.AMUX     Tilo                  0.191   okHI/hicore/hi_in<3>_0
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X13Y6.SR       net (fanout=2)        0.381   okHI/hicore/hi_in<3>_2
    SLICE_X13Y6.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (0.823ns logic, 2.007ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y6.CLK      net (fanout=59)       0.597   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (-1.749ns logic, 2.610ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.339ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X16Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.791ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.239ns (Levels of Logic = 3)
  Clock Path Delay:     1.175ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X16Y5.B1       net (fanout=2)        3.606   hi_in_2_IBUF
    SLICE_X16Y5.B        Tilo                  0.235   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X16Y5.A4       net (fanout=1)        0.492   okHI/hicore/N49
    SLICE_X16Y5.CLK      Tas                   0.349   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (2.141ns logic, 4.098ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=59)       0.831   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (-3.965ns logic, 5.140ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X13Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.215ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.821ns (Levels of Logic = 2)
  Clock Path Delay:     1.181ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X13Y5.A3       net (fanout=2)        3.154   hi_in_2_IBUF
    SLICE_X13Y5.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X13Y6.AX       net (fanout=2)        0.659   okHI/hicore/state_N3
    SLICE_X13Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (2.008ns logic, 3.813ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y6.CLK      net (fanout=59)       0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (-3.965ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X11Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.223ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.820ns (Levels of Logic = 2)
  Clock Path Delay:     1.188ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X13Y5.A3       net (fanout=2)        3.154   hi_in_2_IBUF
    SLICE_X13Y5.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X11Y5.AX       net (fanout=2)        0.658   okHI/hicore/state_N3
    SLICE_X11Y5.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (2.008ns logic, 3.812ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y5.CLK      net (fanout=59)       0.844   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (-3.965ns logic, 5.153ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X13Y5.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.004ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.443ns (Levels of Logic = 2)
  Clock Path Delay:     0.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X13Y5.A3       net (fanout=2)        1.465   hi_in_2_IBUF
    SLICE_X13Y5.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.978ns logic, 1.465ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y5.CLK      net (fanout=59)       0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (-1.749ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.187ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.629ns (Levels of Logic = 2)
  Clock Path Delay:     0.867ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X13Y5.A3       net (fanout=2)        1.465   hi_in_2_IBUF
    SLICE_X13Y5.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X13Y4.BX       net (fanout=1)        0.186   okHI/hicore/state_N4
    SLICE_X13Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.978ns logic, 1.651ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.603   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (-1.749ns logic, 2.616ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X11Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.352ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.795ns (Levels of Logic = 2)
  Clock Path Delay:     0.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp59.IMUX.2
    SLICE_X13Y5.A3       net (fanout=2)        1.465   hi_in_2_IBUF
    SLICE_X13Y5.AMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X11Y5.AX       net (fanout=2)        0.305   okHI/hicore/state_N3
    SLICE_X11Y5.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.025ns logic, 1.770ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y5.CLK      net (fanout=59)       0.604   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (-1.749ns logic, 2.617ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.008ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X13Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.122ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.914ns (Levels of Logic = 2)
  Clock Path Delay:     1.181ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X13Y5.A4       net (fanout=2)        4.247   hi_in_1_IBUF
    SLICE_X13Y5.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X13Y6.AX       net (fanout=2)        0.659   okHI/hicore/state_N3
    SLICE_X13Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (2.008ns logic, 4.906ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y6.CLK      net (fanout=59)       0.837   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (-3.965ns logic, 5.146ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X11Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.188ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X13Y5.A4       net (fanout=2)        4.247   hi_in_1_IBUF
    SLICE_X13Y5.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X11Y5.AX       net (fanout=2)        0.658   okHI/hicore/state_N3
    SLICE_X11Y5.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (2.008ns logic, 4.905ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X11Y5.CLK      net (fanout=59)       0.844   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (-3.965ns logic, 5.153ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.624ns (Levels of Logic = 2)
  Clock Path Delay:     1.187ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X13Y5.A4       net (fanout=2)        4.247   hi_in_1_IBUF
    SLICE_X13Y5.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X13Y4.BX       net (fanout=1)        0.447   okHI/hicore/state_N4
    SLICE_X13Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.930ns logic, 4.694ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.843   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (-3.965ns logic, 5.152ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X13Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.761ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.200ns (Levels of Logic = 2)
  Clock Path Delay:     0.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X13Y5.A4       net (fanout=2)        2.222   hi_in_1_IBUF
    SLICE_X13Y5.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.978ns logic, 2.222ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y5.CLK      net (fanout=59)       0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (-1.749ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X16Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.761ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.191ns (Levels of Logic = 3)
  Clock Path Delay:     0.855ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X16Y5.B6       net (fanout=2)        1.875   hi_in_1_IBUF
    SLICE_X16Y5.B        Tilo                  0.142   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X16Y5.A4       net (fanout=1)        0.221   okHI/hicore/N49
    SLICE_X16Y5.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.095ns logic, 2.096ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=59)       0.591   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (-1.749ns logic, 2.604ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X13Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.944ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Clock Path Delay:     0.867ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp59.IMUX.1
    SLICE_X13Y5.A4       net (fanout=2)        2.222   hi_in_1_IBUF
    SLICE_X13Y5.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X13Y4.BX       net (fanout=1)        0.186   okHI/hicore/state_N4
    SLICE_X13Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.978ns logic, 2.408ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X13Y4.CLK      net (fanout=59)       0.603   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (-1.749ns logic, 2.616ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.840ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.990ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp51.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp0.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=59)       1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (-3.965ns logic, 5.706ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.990ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp51.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp0.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=59)       1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (-3.965ns logic, 5.706ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X3Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.026ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.777ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.I                 Tiopi                 1.557   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp51.IMUX.8
    IODELAY_X3Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<8>
    IODELAY_X3Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X3Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<8>
    ILOGIC_X3Y1.CLK0     Tidockd               0.532   okHI/hi_datain<8>
                                                       ProtoComp0.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.685   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y1.CLK0     net (fanout=59)       1.433   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (-3.965ns logic, 5.742ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp51.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp0.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=59)       0.896   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.749ns logic, 2.909ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[4].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<4> (PAD)
  Destination:          okHI/delays[4].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<4> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N9.I                 Tiopi                 0.763   hi_inout<4>
                                                       hi_inout<4>
                                                       okHI/delays[4].iobf0/IBUF
                                                       ProtoComp51.IMUX.4
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<4>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[4].iodelay_inst
                                                       okHI/delays[4].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<4>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<4>
                                                       ProtoComp0.D2OFFBYP_SRC.4
                                                       okHI/delays[4].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=59)       0.896   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.749ns logic, 2.909ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[2].fdrein0 (ILOGIC_X9Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.120ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P8.I                 Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       okHI/delays[2].iobf0/IBUF
                                                       ProtoComp51.IMUX.2
    IODELAY_X9Y3.IDATAIN net (fanout=1)        0.093   okHI/iobf0_hi_datain<2>
    IODELAY_X9Y3.DATAOUT Tioddo_IDATAIN        1.455   okHI/delays[2].iodelay_inst
                                                       okHI/delays[2].iodelay_inst
    ILOGIC_X9Y3.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<2>
    ILOGIC_X9Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp0.D2OFFBYP_SRC.2
                                                       okHI/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.829   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y3.CLK0     net (fanout=59)       0.856   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (-1.749ns logic, 2.869ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=59)       1.757   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.602ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=59)       1.757   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.602ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<4> (N9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.910ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[4].fdreout0 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=59)       1.754   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.602ns logic, 6.807ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[4].fdreout0 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout0
    N9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<4>
    N9.PAD               Tioop                 2.722   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.291ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[4].fdreout1 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[4].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=59)       1.754   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.602ns logic, 6.807ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[4].fdreout1 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout1
    N9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<4>
    N9.PAD               Tiotp                 2.722   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (P8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.950ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=59)       1.714   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (-4.602ns logic, 6.767ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout0
    P8.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<2>
    P8.PAD               Tioop                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.558   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=59)       1.714   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (-4.602ns logic, 6.767ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<2>
                                                       okHI/delays[2].fdreout1
    P8.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<2>
    P8.PAD               Tiotp                 2.722   hi_inout<2>
                                                       okHI/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.019ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=59)       0.637   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (-1.212ns logic, 2.506ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.911ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=59)       0.637   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (-1.212ns logic, 2.506ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.019ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=59)       0.637   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (-1.212ns logic, 2.506ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.911ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=59)       0.637   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (-1.212ns logic, 2.506ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (R5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=59)       0.672   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.212ns logic, 2.541ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    R5.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<8>
    R5.PAD               Tioop                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp59.IMUX
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.156   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=59)       0.672   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.212ns logic, 2.541ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    R5.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<8>
    R5.PAD               Tiotp                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      5.853ns|            0|            0|            3|          985|
| TS_okHI_dcm_clk0              |     20.830ns|      5.853ns|          N/A|            0|            0|          985|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.008(R)|      SLOW  |   -2.061(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.339(R)|      SLOW  |   -1.304(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.750(R)|      SLOW  |   -1.584(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    6.353(R)|      SLOW  |   -0.979(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    6.181(R)|      SLOW  |   -0.927(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    6.520(R)|      SLOW  |   -0.994(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    6.920(R)|      SLOW  |   -1.187(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.840(R)|      SLOW  |   -1.111(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.840(R)|      SLOW  |   -1.111(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.633(R)|      SLOW  |         2.911(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.633(R)|      SLOW  |         2.911(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.680(R)|      SLOW  |         2.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.339(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.720(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.288(R)|      SLOW  |         2.947(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.295(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.338(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.338(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.342(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         7.235(R)|      SLOW  |         3.455(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    5.853|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.733; Ideal Clock Offset To Actual Clock 1.138; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    6.920(R)|      SLOW  |   -1.187(R)|      FAST  |    6.410|    8.687|       -1.138|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.920|         -  |      -1.187|         -  |    6.410|    8.687|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.526; Ideal Clock Offset To Actual Clock 0.842; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    6.520(R)|      SLOW  |   -0.994(R)|      FAST  |    6.810|    8.494|       -0.842|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.520|         -  |      -0.994|         -  |    6.810|    8.494|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.254; Ideal Clock Offset To Actual Clock 0.639; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    6.181(R)|      SLOW  |   -0.927(R)|      FAST  |    7.149|    8.427|       -0.639|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.181|         -  |      -0.927|         -  |    7.149|    8.427|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.374; Ideal Clock Offset To Actual Clock 0.751; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    6.353(R)|      SLOW  |   -0.979(R)|      FAST  |    6.977|    8.479|       -0.751|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.353|         -  |      -0.979|         -  |    6.977|    8.479|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.166; Ideal Clock Offset To Actual Clock -0.048; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.750(R)|      SLOW  |   -1.584(R)|      FAST  |    8.380|    8.284|        0.048|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.750|         -  |      -1.584|         -  |    8.380|    8.284|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.035; Ideal Clock Offset To Actual Clock -0.394; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.339(R)|      SLOW  |   -1.304(R)|      FAST  |    8.791|    8.004|        0.394|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.339|         -  |      -1.304|         -  |    8.791|    8.004|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.947; Ideal Clock Offset To Actual Clock 0.319; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.008(R)|      SLOW  |   -2.061(R)|      FAST  |    8.122|    8.761|       -0.319|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.008|         -  |      -2.061|         -  |    8.122|    8.761|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.825; Ideal Clock Offset To Actual Clock -1.488; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.840(R)|      SLOW  |   -1.111(R)|      FAST  |    3.990|    1.111|        1.440|
hi_inout<1>       |    5.840(R)|      SLOW  |   -1.111(R)|      FAST  |    3.990|    1.111|        1.440|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |    4.086|    1.015|        1.536|
hi_inout<4>       |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<5>       |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |    4.027|    1.074|        1.477|
hi_inout<6>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<7>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<8>       |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |    4.026|    1.075|        1.475|
hi_inout<9>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<10>      |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.840|         -  |      -1.015|         -  |    3.990|    1.015|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        7.235|      SLOW  |        3.455|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.435 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.633|      SLOW  |        2.911|      FAST  |         0.345|
hi_inout<1>                                    |        6.633|      SLOW  |        2.911|      FAST  |         0.345|
hi_inout<2>                                    |        6.680|      SLOW  |        2.958|      FAST  |         0.392|
hi_inout<3>                                    |        6.339|      SLOW  |        2.998|      FAST  |         0.051|
hi_inout<4>                                    |        6.720|      SLOW  |        2.998|      FAST  |         0.432|
hi_inout<5>                                    |        6.288|      SLOW  |        2.947|      FAST  |         0.000|
hi_inout<6>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.389|
hi_inout<7>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.389|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.380|
hi_inout<9>                                    |        6.295|      SLOW  |        2.954|      FAST  |         0.007|
hi_inout<10>                                   |        6.676|      SLOW  |        2.954|      FAST  |         0.388|
hi_inout<11>                                   |        6.338|      SLOW  |        2.997|      FAST  |         0.050|
hi_inout<12>                                   |        6.338|      SLOW  |        2.997|      FAST  |         0.050|
hi_inout<13>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.435|
hi_inout<14>                                   |        6.342|      SLOW  |        3.001|      FAST  |         0.054|
hi_inout<15>                                   |        6.679|      SLOW  |        2.957|      FAST  |         0.391|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1424 paths, 0 nets, and 599 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   6.920ns
   Minimum output required time after clock:   7.235ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 23 16:57:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



