#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7f84e7f041a0 .scope module, "DMATestBench" "DMATestBench" 2 13;
 .timescale -12 -12;
v0x7f84e7f1b8e0_0 .var "ciN", 7 0;
v0x7f84e7f1b9b0_0 .var "clock", 0 0;
v0x7f84e7f1ba40_0 .net "done", 0 0, L_0x7f84f7f54d10;  1 drivers
v0x7f84e7f1bad0_0 .var "reset", 0 0;
v0x7f84e7f1bb80_0 .net "result", 31 0, L_0x7f84f7f55f50;  1 drivers
v0x7f84e7f1bc50_0 .var "start", 0 0;
v0x7f84e7f1bd00_0 .var "valueA", 31 0;
v0x7f84e7f1bdb0_0 .var "valueB", 31 0;
S_0x7f84e7f04320 .scope module, "DUT" "ramDmaCi" 2 26, 3 10 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x7f84e7f044f0 .param/l "customId" 0 3 10, C4<00001011>;
L_0x7f84f7f52e40 .functor AND 1, L_0x7f84f7f554c0, L_0x7f84f7f53c60, C4<1>, C4<1>;
L_0x7f84f7f53ba0 .functor AND 1, L_0x7f84f7f558e0, L_0x7f84f7f52e40, C4<1>, C4<1>;
L_0x7f84f7f546a0 .functor NOT 1, L_0x7f84f7f52e40, C4<0>, C4<0>, C4<0>;
L_0x7f84f7f54b30 .functor OR 1, L_0x7f84f7f53ba0, L_0x7f84f7f546a0, C4<0>, C4<0>;
L_0x7f84f7f54d10 .functor AND 1, L_0x7f84f7f55af0, L_0x7f84f7f53c60, C4<1>, C4<1>;
L_0x7f84f7f551f0 .functor NOT 1, v0x7f84e7f1b9b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f84d8040008 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f17cf0_0 .net/2u *"_ivl_0", 7 0, L_0x7f84d8040008;  1 drivers
v0x7f84e7f17d80_0 .net *"_ivl_13", 21 0, L_0x7f84f7f54e00;  1 drivers
v0x7f84e7f17e10_0 .net *"_ivl_14", 31 0, L_0x7f84f7f552b0;  1 drivers
L_0x7f84d8040098 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f17ea0_0 .net *"_ivl_17", 9 0, L_0x7f84d8040098;  1 drivers
L_0x7f84d80400e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f17f40_0 .net/2u *"_ivl_18", 31 0, L_0x7f84d80400e0;  1 drivers
v0x7f84e7f18030_0 .net *"_ivl_2", 0 0, L_0x7f84f7f52f00;  1 drivers
v0x7f84e7f180d0_0 .net *"_ivl_20", 0 0, L_0x7f84f7f554c0;  1 drivers
v0x7f84e7f18170_0 .net *"_ivl_25", 0 0, L_0x7f84f7f558e0;  1 drivers
v0x7f84e7f18220_0 .net *"_ivl_28", 0 0, L_0x7f84f7f546a0;  1 drivers
v0x7f84e7f18330_0 .net *"_ivl_30", 0 0, L_0x7f84f7f54b30;  1 drivers
L_0x7f84d8040128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f183e0_0 .net/2u *"_ivl_32", 0 0, L_0x7f84d8040128;  1 drivers
v0x7f84e7f18490_0 .net *"_ivl_34", 0 0, L_0x7f84f7f55af0;  1 drivers
L_0x7f84d8040170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f18540_0 .net/2u *"_ivl_38", 31 0, L_0x7f84d8040170;  1 drivers
L_0x7f84d8040050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f185f0_0 .net/2u *"_ivl_4", 0 0, L_0x7f84d8040050;  1 drivers
v0x7f84e7f186a0_0 .net "block_size", 9 0, L_0x7f84f7f55a00;  1 drivers
v0x7f84e7f18760_0 .net "burst_size", 7 0, L_0x7f84f7f55e60;  1 drivers
o0x7f84d80080c8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f84e7f187f0_0 .net "busIn_address_data", 31 0, o0x7f84d80080c8;  0 drivers
o0x7f84d80080f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18980_0 .net "busIn_busy", 0 0, o0x7f84d80080f8;  0 drivers
o0x7f84d8008128 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18a10_0 .net "busIn_data_valid", 0 0, o0x7f84d8008128;  0 drivers
o0x7f84d8008158 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18aa0_0 .net "busIn_end_transaction", 0 0, o0x7f84d8008158;  0 drivers
o0x7f84d8008188 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18b30_0 .net "busIn_error", 0 0, o0x7f84d8008188;  0 drivers
o0x7f84d80081b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18bc0_0 .net "busIn_grants", 0 0, o0x7f84d80081b8;  0 drivers
o0x7f84d80081e8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f84e7f18c70_0 .net "busOut_address_data", 31 0, o0x7f84d80081e8;  0 drivers
o0x7f84d8008218 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x7f84e7f18d20_0 .net "busOut_burst_size", 7 0, o0x7f84d8008218;  0 drivers
o0x7f84d8008248 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18dd0_0 .net "busOut_busy", 0 0, o0x7f84d8008248;  0 drivers
o0x7f84d8008278 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18e80_0 .net "busOut_data_valid", 0 0, o0x7f84d8008278;  0 drivers
o0x7f84d80082a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18f30_0 .net "busOut_end_transaction", 0 0, o0x7f84d80082a8;  0 drivers
o0x7f84d80082d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f18fe0_0 .net "busOut_error", 0 0, o0x7f84d80082d8;  0 drivers
o0x7f84d8008308 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f19090_0 .net "busOut_read_n_write", 0 0, o0x7f84d8008308;  0 drivers
v0x7f84e7f19140_0 .net "busOut_request", 0 0, v0x7f84e7f15f80_0;  1 drivers
v0x7f84e7f191f0_0 .net "bus_start_address", 31 0, L_0x7f84f7f553d0;  1 drivers
o0x7f84d80083c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x7f84e7f192a0_0 .net "butOut_begin_transaction", 0 0, o0x7f84d80083c8;  0 drivers
v0x7f84e7f19350_0 .net "ciN", 7 0, v0x7f84e7f1b8e0_0;  1 drivers
v0x7f84e7f18880_0 .net "clock", 0 0, v0x7f84e7f1b9b0_0;  1 drivers
v0x7f84e7f195e0_0 .net "control_register", 1 0, L_0x7f84f7f56070;  1 drivers
v0x7f84e7f19670_0 .net "done", 0 0, L_0x7f84f7f54d10;  alias, 1 drivers
v0x7f84e7f19700_0 .net "enWR_CPU", 0 0, L_0x7f84f7f52e40;  1 drivers
v0x7f84e7f19790_0 .net "memory_start_address", 8 0, L_0x7f84f7f557f0;  1 drivers
v0x7f84e7f19820_0 .var "read_done", 0 0;
v0x7f84e7f198b0_0 .var "resTemp", 31 0;
v0x7f84e7f19940_0 .net "reset", 0 0, v0x7f84e7f1bad0_0;  1 drivers
v0x7f84e7f199d0_0 .net "result", 31 0, L_0x7f84f7f55f50;  alias, 1 drivers
v0x7f84e7f19a60_0 .net "resultController", 31 0, v0x7f84e7f16800_0;  1 drivers
v0x7f84e7f19b10_0 .net "resultSRAM_CPU", 31 0, v0x7f84e7f17860_0;  1 drivers
v0x7f84e7f19bc0_0 .net "resultSRAM_DMA", 31 0, v0x7f84e7f178f0_0;  1 drivers
v0x7f84e7f19c70_0 .net "s_isMyCi", 0 0, L_0x7f84f7f53c60;  1 drivers
v0x7f84e7f19d00_0 .net "start", 0 0, v0x7f84e7f1bc50_0;  1 drivers
v0x7f84e7f19d90_0 .net "state", 2 0, L_0x7f84f7f54760;  1 drivers
v0x7f84e7f19e40_0 .net "status_register", 1 0, L_0x7f84f7f564b0;  1 drivers
v0x7f84e7f19ef0_0 .net "valueA", 31 0, v0x7f84e7f1bd00_0;  1 drivers
v0x7f84e7f19f80_0 .net "valueB", 31 0, v0x7f84e7f1bdb0_0;  1 drivers
v0x7f84e7f1a060_0 .net "write", 0 0, L_0x7f84f7f54bf0;  1 drivers
v0x7f84e7f1a0f0_0 .net "writeEnableA", 0 0, L_0x7f84f7f53ba0;  1 drivers
L_0x7f84f7f52f00 .cmp/eq 8, v0x7f84e7f1b8e0_0, L_0x7f84d8040008;
L_0x7f84f7f53c60 .functor MUXZ 1, L_0x7f84d8040050, v0x7f84e7f1bc50_0, L_0x7f84f7f52f00, C4<>;
L_0x7f84f7f54760 .part v0x7f84e7f1bd00_0, 10, 3;
L_0x7f84f7f54bf0 .part v0x7f84e7f1bd00_0, 9, 1;
L_0x7f84f7f54e00 .part v0x7f84e7f1bd00_0, 10, 22;
L_0x7f84f7f552b0 .concat [ 22 10 0 0], L_0x7f84f7f54e00, L_0x7f84d8040098;
L_0x7f84f7f554c0 .cmp/eq 32, L_0x7f84f7f552b0, L_0x7f84d80400e0;
L_0x7f84f7f558e0 .part v0x7f84e7f1bd00_0, 9, 1;
L_0x7f84f7f55af0 .functor MUXZ 1, v0x7f84e7f19820_0, L_0x7f84d8040128, L_0x7f84f7f54b30, C4<>;
L_0x7f84f7f55f50 .functor MUXZ 32, L_0x7f84d8040170, v0x7f84e7f17860_0, L_0x7f84f7f54d10, C4<>;
L_0x7f84f7f56160 .part v0x7f84e7f1bd00_0, 0, 9;
S_0x7f84e7f04920 .scope module, "DMA" "DMAController" 3 96, 4 4 0, S_0x7f84e7f04320;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 32 "data_valueB";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 1 "busOut_request";
    .port_info 5 /INPUT 1 "busIn_grants";
    .port_info 6 /OUTPUT 32 "bus_start_address_out";
    .port_info 7 /OUTPUT 9 "memory_start_address_out";
    .port_info 8 /OUTPUT 10 "block_size_out";
    .port_info 9 /OUTPUT 8 "burst_size_out";
    .port_info 10 /OUTPUT 2 "control_register_out";
    .port_info 11 /OUTPUT 2 "status_register_out";
    .port_info 12 /INPUT 32 "busIn_address_data";
    .port_info 13 /INPUT 1 "busIn_end_transaction";
    .port_info 14 /INPUT 1 "busIn_data_valid";
    .port_info 15 /INPUT 1 "busIn_busy";
    .port_info 16 /INPUT 1 "busIn_error";
    .port_info 17 /OUTPUT 32 "busOut_address_data";
    .port_info 18 /OUTPUT 8 "busOut_burst_size";
    .port_info 19 /OUTPUT 1 "busOut_read_n_write";
    .port_info 20 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 21 /OUTPUT 1 "busOut_end_transaction";
    .port_info 22 /OUTPUT 1 "busOut_data_valid";
    .port_info 23 /OUTPUT 1 "busOut_busy";
    .port_info 24 /OUTPUT 1 "busOut_error";
    .port_info 25 /OUTPUT 32 "result";
P_0x7f84e7f04af0 .param/l "RW_BLOCK_SIZE" 0 4 51, C4<011>;
P_0x7f84e7f04b30 .param/l "RW_BURST_SIZE" 0 4 52, C4<100>;
P_0x7f84e7f04b70 .param/l "RW_BUS_START_ADD" 0 4 49, C4<001>;
P_0x7f84e7f04bb0 .param/l "RW_MEMORY_START_ADD" 0 4 50, C4<010>;
P_0x7f84e7f04bf0 .param/l "RW_STATUS_CTRL_REG" 0 4 53, C4<101>;
L_0x7f84f7f553d0 .functor BUFZ 32, v0x7f84e7f16010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f84f7f557f0 .functor BUFZ 9, v0x7f84e7f164a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7f84f7f55a00 .functor BUFZ 10, v0x7f84e7f052c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7f84f7f55e60 .functor BUFZ 8, v0x7f84e7f15430_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f84f7f56070 .functor BUFZ 2, v0x7f84e7f16290_0, C4<00>, C4<00>, C4<00>;
L_0x7f84f7f564b0 .functor BUFZ 2, v0x7f84e7f16960_0, C4<00>, C4<00>, C4<00>;
v0x7f84e7f052c0_0 .var "block_size", 9 0;
v0x7f84e7f15380_0 .net "block_size_out", 9 0, L_0x7f84f7f55a00;  alias, 1 drivers
v0x7f84e7f15430_0 .var "burst_size", 7 0;
v0x7f84e7f154f0_0 .net "burst_size_out", 7 0, L_0x7f84f7f55e60;  alias, 1 drivers
v0x7f84e7f155a0_0 .net "busIn_address_data", 31 0, o0x7f84d80080c8;  alias, 0 drivers
v0x7f84e7f15690_0 .net "busIn_busy", 0 0, o0x7f84d80080f8;  alias, 0 drivers
v0x7f84e7f15730_0 .net "busIn_data_valid", 0 0, o0x7f84d8008128;  alias, 0 drivers
v0x7f84e7f157d0_0 .net "busIn_end_transaction", 0 0, o0x7f84d8008158;  alias, 0 drivers
v0x7f84e7f15870_0 .net "busIn_error", 0 0, o0x7f84d8008188;  alias, 0 drivers
v0x7f84e7f15980_0 .net "busIn_grants", 0 0, o0x7f84d80081b8;  alias, 0 drivers
v0x7f84e7f15a10_0 .net "busOut_address_data", 31 0, o0x7f84d80081e8;  alias, 0 drivers
v0x7f84e7f15ac0_0 .net "busOut_burst_size", 7 0, o0x7f84d8008218;  alias, 0 drivers
v0x7f84e7f15b70_0 .net "busOut_busy", 0 0, o0x7f84d8008248;  alias, 0 drivers
v0x7f84e7f15c10_0 .net "busOut_data_valid", 0 0, o0x7f84d8008278;  alias, 0 drivers
v0x7f84e7f15cb0_0 .net "busOut_end_transaction", 0 0, o0x7f84d80082a8;  alias, 0 drivers
v0x7f84e7f15d50_0 .net "busOut_error", 0 0, o0x7f84d80082d8;  alias, 0 drivers
v0x7f84e7f15df0_0 .net "busOut_read_n_write", 0 0, o0x7f84d8008308;  alias, 0 drivers
v0x7f84e7f15f80_0 .var "busOut_request", 0 0;
v0x7f84e7f16010_0 .var "bus_start_address", 31 0;
v0x7f84e7f160a0_0 .net "bus_start_address_out", 31 0, L_0x7f84f7f553d0;  alias, 1 drivers
v0x7f84e7f16150_0 .net "butOut_begin_transaction", 0 0, o0x7f84d80083c8;  alias, 0 drivers
v0x7f84e7f161f0_0 .net "clock", 0 0, v0x7f84e7f1b9b0_0;  alias, 1 drivers
v0x7f84e7f16290_0 .var "control_register", 1 0;
v0x7f84e7f16340_0 .net "control_register_out", 1 0, L_0x7f84f7f56070;  alias, 1 drivers
v0x7f84e7f163f0_0 .net "data_valueB", 31 0, v0x7f84e7f1bdb0_0;  alias, 1 drivers
v0x7f84e7f164a0_0 .var "memory_start_address", 8 0;
v0x7f84e7f16550_0 .net "memory_start_address_out", 8 0, L_0x7f84f7f557f0;  alias, 1 drivers
v0x7f84e7f16600_0 .var "prev_data_valueB", 31 0;
v0x7f84e7f166b0_0 .var "prev_state", 2 0;
v0x7f84e7f16760_0 .var "prev_write", 0 0;
v0x7f84e7f16800_0 .var "result", 31 0;
v0x7f84e7f168b0_0 .net "state", 2 0, L_0x7f84f7f54760;  alias, 1 drivers
v0x7f84e7f16960_0 .var "status_register", 1 0;
v0x7f84e7f15ea0_0 .net "status_register_out", 1 0, L_0x7f84f7f564b0;  alias, 1 drivers
v0x7f84e7f16bf0_0 .var "sync_flag", 0 0;
v0x7f84e7f16c80_0 .net "write", 0 0, L_0x7f84f7f54bf0;  alias, 1 drivers
E_0x7f84e7f051c0/0 .event anyedge, v0x7f84e7f16bf0_0, v0x7f84e7f168b0_0, v0x7f84e7f163f0_0, v0x7f84e7f16c80_0;
E_0x7f84e7f051c0/1 .event anyedge, v0x7f84e7f16010_0, v0x7f84e7f155a0_0, v0x7f84e7f164a0_0, v0x7f84e7f052c0_0;
E_0x7f84e7f051c0/2 .event anyedge, v0x7f84e7f15430_0, v0x7f84e7f16960_0;
E_0x7f84e7f051c0 .event/or E_0x7f84e7f051c0/0, E_0x7f84e7f051c0/1, E_0x7f84e7f051c0/2;
E_0x7f84e7f05250/0 .event anyedge, v0x7f84e7f168b0_0, v0x7f84e7f166b0_0, v0x7f84e7f163f0_0, v0x7f84e7f16600_0;
E_0x7f84e7f05250/1 .event anyedge, v0x7f84e7f16c80_0, v0x7f84e7f16760_0;
E_0x7f84e7f05250 .event/or E_0x7f84e7f05250/0, E_0x7f84e7f05250/1;
S_0x7f84e7f16f70 .scope module, "SSRAM" "dualPortSSRAM" 3 81, 5 2 0, S_0x7f84e7f04320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7f84e7f04db0 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x7f84e7f04df0 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x7f84e7f04e30 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x7f84e7f17480_0 .net "addressA", 8 0, L_0x7f84f7f56160;  1 drivers
L_0x7f84d8040200 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f17540_0 .net "addressB", 8 0, L_0x7f84d8040200;  1 drivers
v0x7f84e7f175e0_0 .net "clockA", 0 0, v0x7f84e7f1b9b0_0;  alias, 1 drivers
v0x7f84e7f17670_0 .net "clockB", 0 0, L_0x7f84f7f551f0;  1 drivers
v0x7f84e7f17700_0 .net "dataInA", 31 0, v0x7f84e7f1bdb0_0;  alias, 1 drivers
L_0x7f84d8040248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f177d0_0 .net "dataInB", 31 0, L_0x7f84d8040248;  1 drivers
v0x7f84e7f17860_0 .var "dataOutA", 31 0;
v0x7f84e7f178f0_0 .var "dataOutB", 31 0;
v0x7f84e7f179a0 .array "memoryContent", 0 511, 31 0;
v0x7f84e7f17ac0_0 .net "writeEnableA", 0 0, L_0x7f84f7f53ba0;  alias, 1 drivers
L_0x7f84d80401b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f84e7f17b60_0 .net "writeEnableB", 0 0, L_0x7f84d80401b8;  1 drivers
E_0x7f84e7f173f0 .event posedge, v0x7f84e7f17670_0;
E_0x7f84e7f17430 .event posedge, v0x7f84e7f161f0_0;
S_0x7f84e7f1a3b0 .scope task, "read_block_size" "read_block_size" 2 88, 2 88 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 92 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x7f84e7f198b0_0 {0 0 0};
    %end;
S_0x7f84e7f1a580 .scope task, "read_burst_size" "read_burst_size" 2 107, 2 107 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 111 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x7f84e7f198b0_0 {0 0 0};
    %end;
S_0x7f84e7f1a6f0 .scope task, "read_bus_start_address" "read_bus_start_address" 2 50, 2 50 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 54 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x7f84e7f198b0_0 {0 0 0};
    %end;
S_0x7f84e7f1a860 .scope task, "read_memory_start_address" "read_memory_start_address" 2 69, 2 69 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 73 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x7f84e7f198b0_0 {0 0 0};
    %end;
S_0x7f84e7f1aa60 .scope task, "read_status_register" "read_status_register" 2 126, 2 126 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 130 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x7f84e7f198b0_0, 1, 1>, &PV<v0x7f84e7f198b0_0, 0, 1> {0 0 0};
    %end;
S_0x7f84e7f1ac20 .scope task, "set_block_size" "set_block_size" 2 78, 2 78 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
v0x7f84e7f1ade0_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %load/vec4 v0x7f84e7f1ade0_0;
    %pad/u 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %vpi_call 2 83 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x7f84e7f1ade0_0 {0 0 0};
    %end;
S_0x7f84e7f1ae80 .scope task, "set_burst_size" "set_burst_size" 2 97, 2 97 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
v0x7f84e7f1b040_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %load/vec4 v0x7f84e7f1b040_0;
    %pad/u 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %vpi_call 2 102 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x7f84e7f1b040_0 {0 0 0};
    %end;
S_0x7f84e7f1b100 .scope task, "set_bus_start_address" "set_bus_start_address" 2 40, 2 40 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
v0x7f84e7f1b340_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %load/vec4 v0x7f84e7f1b340_0;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %vpi_call 2 45 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x7f84e7f1b340_0 {0 0 0};
    %end;
S_0x7f84e7f1b3e0 .scope task, "set_control_register" "set_control_register" 2 116, 2 116 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
v0x7f84e7f1b5a0_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %load/vec4 v0x7f84e7f1b5a0_0;
    %pad/u 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %vpi_call 2 121 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x7f84e7f1b5a0_0, 1, 1>, &PV<v0x7f84e7f1b5a0_0, 0, 1> {0 0 0};
    %end;
S_0x7f84e7f1b660 .scope task, "set_memory_start_address" "set_memory_start_address" 2 59, 2 59 0, S_0x7f84e7f041a0;
 .timescale -12 -12;
v0x7f84e7f1b820_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %load/vec4 v0x7f84e7f1b820_0;
    %pad/u 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %vpi_call 2 64 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x7f84e7f1b820_0 {0 0 0};
    %end;
    .scope S_0x7f84e7f16f70;
T_10 ;
    %wait E_0x7f84e7f17430;
    %load/vec4 v0x7f84e7f17ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f84e7f17700_0;
    %load/vec4 v0x7f84e7f17480_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f84e7f179a0, 4, 0;
T_10.0 ;
    %load/vec4 v0x7f84e7f17480_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f84e7f179a0, 4;
    %store/vec4 v0x7f84e7f17860_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f84e7f16f70;
T_11 ;
    %wait E_0x7f84e7f173f0;
    %load/vec4 v0x7f84e7f17b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7f84e7f177d0_0;
    %load/vec4 v0x7f84e7f17540_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f84e7f179a0, 4, 0;
T_11.0 ;
    %load/vec4 v0x7f84e7f17540_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f84e7f179a0, 4;
    %store/vec4 v0x7f84e7f178f0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f84e7f04920;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f16010_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f84e7f164a0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f84e7f052c0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f84e7f15430_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f84e7f16290_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f84e7f16960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f16760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f84e7f166b0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f16600_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7f84e7f04920;
T_13 ;
    %wait E_0x7f84e7f05250;
    %load/vec4 v0x7f84e7f168b0_0;
    %load/vec4 v0x7f84e7f166b0_0;
    %cmp/ne;
    %jmp/1 T_13.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7f84e7f163f0_0;
    %load/vec4 v0x7f84e7f16600_0;
    %cmp/ne;
    %flag_or 4, 8;
T_13.1;
    %flag_get/vec4 4;
    %jmp/1 T_13.0, 4;
    %load/vec4 v0x7f84e7f16c80_0;
    %load/vec4 v0x7f84e7f16760_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_13.0;
    %assign/vec4 v0x7f84e7f16bf0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f84e7f04920;
T_14 ;
    %wait E_0x7f84e7f051c0;
    %load/vec4 v0x7f84e7f16bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f84e7f168b0_0;
    %assign/vec4 v0x7f84e7f166b0_0, 0;
    %load/vec4 v0x7f84e7f163f0_0;
    %assign/vec4 v0x7f84e7f16600_0, 0;
    %load/vec4 v0x7f84e7f168b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %vpi_call 4 104 "$display", "Default state: %0d", v0x7f84e7f168b0_0 {0 0 0};
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0x7f84e7f16c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x7f84e7f163f0_0;
    %assign/vec4 v0x7f84e7f16010_0, 0;
    %vpi_call 4 82 "$display", "bus_start_address: %0d", v0x7f84e7f16010_0 {0 0 0};
    %vpi_call 4 83 "$display", "busIn_address_data: %0d", v0x7f84e7f155a0_0 {0 0 0};
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x7f84e7f16010_0;
    %assign/vec4 v0x7f84e7f16800_0, 0;
T_14.10 ;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x7f84e7f16c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x7f84e7f163f0_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x7f84e7f164a0_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x7f84e7f164a0_0;
    %pad/u 32;
    %assign/vec4 v0x7f84e7f16800_0, 0;
T_14.12 ;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0x7f84e7f16c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x7f84e7f163f0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x7f84e7f052c0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x7f84e7f052c0_0;
    %pad/u 32;
    %assign/vec4 v0x7f84e7f16800_0, 0;
T_14.14 ;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x7f84e7f16c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.15, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f84e7f163f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x7f84e7f15430_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0x7f84e7f15430_0;
    %pad/u 32;
    %assign/vec4 v0x7f84e7f16800_0, 0;
T_14.16 ;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x7f84e7f16c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %load/vec4 v0x7f84e7f163f0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x7f84e7f16290_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x7f84e7f16960_0;
    %pad/u 32;
    %assign/vec4 v0x7f84e7f16800_0, 0;
T_14.18 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f84e7f04320;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f19820_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f198b0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x7f84e7f04320;
T_16 ;
    %wait E_0x7f84e7f17430;
    %load/vec4 v0x7f84e7f19700_0;
    %assign/vec4 v0x7f84e7f19820_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f84e7f041a0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x7f84e7f041a0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84e7f1b9b0_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f84e7f1b9b0_0;
    %inv;
    %store/vec4 v0x7f84e7f1b9b0_0, 0, 1;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x7f84e7f041a0;
T_19 ;
    %vpi_call 2 145 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 146 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f84e7f04320 {0 0 0};
    %vpi_call 2 147 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f84e7f16f70 {0 0 0};
    %vpi_call 2 148 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f84e7f04920 {0 0 0};
    %vpi_call 2 151 "$display", "\012" {0 0 0};
    %vpi_call 2 152 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x7f84e7f1b8e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f1bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84e7f1bad0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f1bad0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 159 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %wait E_0x7f84e7f17430;
    %vpi_call 2 163 "$display", "\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f84e7f1bd00_0, 4, 1;
    %pushi/vec4 5, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84e7f1bc50_0, 0, 1;
    %load/vec4 v0x7f84e7f1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %vpi_func 2 172 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f84e7f1bdb0_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f1bc50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 176 "$display", "[W_CPU] Write value %0d to address %0d", v0x7f84e7f1bdb0_0, &PV<v0x7f84e7f1bd00_0, 0, 9> {0 0 0};
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 181 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f84e7f1bc50_0, 0, 1;
    %load/vec4 v0x7f84e7f1bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f84e7f1bc50_0, 0, 1;
    %vpi_call 2 192 "$display", "[R_CPU] Read value %0d from address %0d", v0x7f84e7f1bb80_0, &PV<v0x7f84e7f1bd00_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 198 "$display", "\012" {0 0 0};
    %vpi_call 2 201 "$display", "[DMA_SETUP] Setting up the DMA controller\012" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7f84e7f1b340_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7f84e7f1b100;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_bus_start_address, S_0x7f84e7f1a6f0;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 208 "$display", "\012" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x7f84e7f1b340_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7f84e7f1b100;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_bus_start_address, S_0x7f84e7f1a6f0;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 215 "$display", "\012" {0 0 0};
    %pushi/vec4 220, 0, 9;
    %store/vec4 v0x7f84e7f1b820_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x7f84e7f1b660;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_memory_start_address, S_0x7f84e7f1a860;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 222 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 10;
    %store/vec4 v0x7f84e7f1ade0_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x7f84e7f1ac20;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_block_size, S_0x7f84e7f1a3b0;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 229 "$display", "\012" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7f84e7f1b040_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x7f84e7f1ae80;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_burst_size, S_0x7f84e7f1a580;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 236 "$display", "\012" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f84e7f1b5a0_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x7f84e7f1b3e0;
    %join;
    %wait E_0x7f84e7f17430;
    %fork TD_DMATestBench.read_status_register, S_0x7f84e7f1aa60;
    %join;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 243 "$display", "\012" {0 0 0};
    %vpi_call 2 246 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x7f84e7f160a0_0 {0 0 0};
    %vpi_call 2 247 "$display", "            mem_start_address: \011%0d", v0x7f84e7f19790_0 {0 0 0};
    %vpi_call 2 248 "$display", "            block_size: \011%0d", v0x7f84e7f186a0_0 {0 0 0};
    %vpi_call 2 249 "$display", "            burst_size: \011%0d", v0x7f84e7f18760_0 {0 0 0};
    %vpi_call 2 250 "$display", "            control_register: \011%0b   %0b", &PV<v0x7f84e7f195e0_0, 1, 1>, &PV<v0x7f84e7f195e0_0, 0, 1> {0 0 0};
    %vpi_call 2 251 "$display", "            status_register: \011%0b   %0b", &PV<v0x7f84e7f19e40_0, 1, 1>, &PV<v0x7f84e7f19e40_0, 0, 1> {0 0 0};
    %vpi_call 2 247 "$display", "\012" {0 0 0};
    %vpi_call 2 249 "$display", "[DMA_ERROR] Test an error case. Normally the DMA controller should not respond to this operation" {0 0 0};
    %vpi_call 2 250 "$display", "            Setting valueA[12:10] = 3'b111 and valueA[9] = 1'b1 and valueB = 32'd17n" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f84e7f1bd00_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f84e7f1bd00_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f84e7f1bd00_0, 4, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x7f84e7f1bdb0_0, 0, 32;
    %wait E_0x7f84e7f17430;
    %vpi_call 2 257 "$display", "\012" {0 0 0};
    %vpi_call 2 260 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x7f84e7f160a0_0 {0 0 0};
    %vpi_call 2 261 "$display", "            mem_start_address: \011%0d", v0x7f84e7f19790_0 {0 0 0};
    %vpi_call 2 262 "$display", "            block_size: \011%0d", v0x7f84e7f186a0_0 {0 0 0};
    %vpi_call 2 263 "$display", "            burst_size: \011%0d", v0x7f84e7f18760_0 {0 0 0};
    %vpi_call 2 264 "$display", "            control_register: \011%0b   %0b", &PV<v0x7f84e7f195e0_0, 1, 1>, &PV<v0x7f84e7f195e0_0, 0, 1> {0 0 0};
    %vpi_call 2 265 "$display", "            status_register: \011%0b   %0b", &PV<v0x7f84e7f19e40_0, 1, 1>, &PV<v0x7f84e7f19e40_0, 0, 1> {0 0 0};
    %vpi_call 2 262 "$display", "\012" {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
