##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 23
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.41 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.41 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                    | Target: 1.21 MHz    | 
Clock: ADC_SAR_1_theACLK(routed)             | N/A                    | Target: 1.20 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock                | Frequency: 35.76 MHz   | Target: 1.60 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock(routed)        | N/A                    | Target: 1.60 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 0.05 MHz    | 
Clock: Clock_3(fixed-function)               | N/A                    | Target: 0.05 MHz    | 
Clock: Clock_4                               | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_4(fixed-function)               | N/A                    | Target: 0.00 MHz    | 
Clock: Clock_5                               | N/A                    | Target: 32.00 MHz   | 
Clock: Clock_5(fixed-function)               | N/A                    | Target: 32.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 108.13 MHz  | Target: 64.00 MHz   | 
Clock: CyBUS_CLK(routed)                     | N/A                    | Target: 64.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 64.00 MHz   | 
Clock: CyXTAL                                | N/A                    | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                          | N/A                    | Target: 0.03 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_2_IntClock  ADC_SAR_Seq_2_IntClock  625000           597034      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_2_IntClock  CyBUS_CLK               15625            7417        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_2_IntClock  15625            9758        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               15625            6376        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase           
-------------------  ------------  -------------------------  
Buzzer(0)_PAD        20521         Clock_4(fixed-function):R  
Curr_control(0)_PAD  26066         Clock_5(fixed-function):R  
Fault(0)_PAD         29328         CyBUS_CLK:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
****************************************************
Clock: ADC_SAR_Seq_2_IntClock
Frequency: 35.76 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597034p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25509
-------------------------------------   ----- 
End-of-path arrival time (ps)           25509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell18  10573  25509  597034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 108.13 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell       710    710   6376  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell82   6082   6792   6376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell       710    710   6376  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell82   6082   6792   6376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_806/main_0
Capture Clock  : Net_806/clock_0
Path slack     : 9758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -2457
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3410
-------------------------------------   ---- 
End-of-path arrival time (ps)           3410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9758  RISE       1
Net_806/main_0                              macrocell81   2535   3410   9758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -2457
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_806/q                                        macrocell81    875    875   7417  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   4876   5751   7417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597034p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25509
-------------------------------------   ----- 
End-of-path arrival time (ps)           25509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell18  10573  25509  597034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell       710    710   6376  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell82   6082   6792   6376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -2457
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_806/q                                        macrocell81    875    875   7417  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell82   4876   5751   7417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_1
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 8223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_1  controlcell1   1435   1435   8223  RISE       1
cy_srff_1/main_2                      macrocell10    3510   4945   8223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_5
Capture Clock  : cy_srff_1/clock_0
Path slack     : 9139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell10    875    875   9139  RISE       1
cy_srff_1/main_5  macrocell10   3154   4029   9139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_6
Capture Clock  : cy_srff_1/clock_0
Path slack     : 9471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_0  controlcell1   1435   1435   9471  RISE       1
cy_srff_1/main_6                      macrocell10    2262   3697   9471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_806/main_0
Capture Clock  : Net_806/clock_0
Path slack     : 9758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -2457
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3410
-------------------------------------   ---- 
End-of-path arrival time (ps)           3410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9758  RISE       1
Net_806/main_0                              macrocell81   2535   3410   9758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -2457
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3410
-------------------------------------   ---- 
End-of-path arrival time (ps)           3410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell82    875    875   9758  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0     macrocell83   2535   3410   9758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     13168

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell82    875    875   9759  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell82   2534   3409   9759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell82         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597034p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25509
-------------------------------------   ----- 
End-of-path arrival time (ps)           25509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell18  10573  25509  597034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597034p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25509
-------------------------------------   ----- 
End-of-path arrival time (ps)           25509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell61  10573  25509  597034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 597034p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25509
-------------------------------------   ----- 
End-of-path arrival time (ps)           25509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell70  10573  25509  597034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 597074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25469
-------------------------------------   ----- 
End-of-path arrival time (ps)           25469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell47  10534  25469  597074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 597074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25469
-------------------------------------   ----- 
End-of-path arrival time (ps)           25469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell48  10534  25469  597074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 597074p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25469
-------------------------------------   ----- 
End-of-path arrival time (ps)           25469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell62  10534  25469  597074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 597558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24985
-------------------------------------   ----- 
End-of-path arrival time (ps)           24985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell22  10050  24985  597558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 597558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24985
-------------------------------------   ----- 
End-of-path arrival time (ps)           24985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell49  10050  24985  597558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 597558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24985
-------------------------------------   ----- 
End-of-path arrival time (ps)           24985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell67  10050  24985  597558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 597558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24985
-------------------------------------   ----- 
End-of-path arrival time (ps)           24985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell71  10050  24985  597558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 597598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24945
-------------------------------------   ----- 
End-of-path arrival time (ps)           24945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell37  10010  24945  597598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 597598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24945
-------------------------------------   ----- 
End-of-path arrival time (ps)           24945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell40  10010  24945  597598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 597598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24945
-------------------------------------   ----- 
End-of-path arrival time (ps)           24945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell46  10010  24945  597598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24945
-------------------------------------   ----- 
End-of-path arrival time (ps)           24945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell60  10010  24945  597598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 599755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22788
-------------------------------------   ----- 
End-of-path arrival time (ps)           22788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell43   7852  22788  599755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 599755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22788
-------------------------------------   ----- 
End-of-path arrival time (ps)           22788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell50   7852  22788  599755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 599755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22788
-------------------------------------   ----- 
End-of-path arrival time (ps)           22788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell66   7852  22788  599755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 599755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22788
-------------------------------------   ----- 
End-of-path arrival time (ps)           22788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell76   7852  22788  599755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 600297p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22246
-------------------------------------   ----- 
End-of-path arrival time (ps)           22246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell51   7311  22246  600297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 600420p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22123
-------------------------------------   ----- 
End-of-path arrival time (ps)           22123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell30   7187  22123  600420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 600420p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22123
-------------------------------------   ----- 
End-of-path arrival time (ps)           22123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell44   7187  22123  600420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 600420p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22123
-------------------------------------   ----- 
End-of-path arrival time (ps)           22123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell53   7187  22123  600420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 600420p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22123
-------------------------------------   ----- 
End-of-path arrival time (ps)           22123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell78   7187  22123  600420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 600694p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell31   6914  21849  600694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 600694p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell74   6914  21849  600694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 600694p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell79   6914  21849  600694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 600727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21816
-------------------------------------   ----- 
End-of-path arrival time (ps)           21816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell23   6880  21816  600727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 600727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21816
-------------------------------------   ----- 
End-of-path arrival time (ps)           21816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell26   6880  21816  600727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 600727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21816
-------------------------------------   ----- 
End-of-path arrival time (ps)           21816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell42   6880  21816  600727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 600731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21812
-------------------------------------   ----- 
End-of-path arrival time (ps)           21812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell20   6876  21812  600731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 600731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21812
-------------------------------------   ----- 
End-of-path arrival time (ps)           21812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell21   6876  21812  600731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 600731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21812
-------------------------------------   ----- 
End-of-path arrival time (ps)           21812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell58   6876  21812  600731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21812
-------------------------------------   ----- 
End-of-path arrival time (ps)           21812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell73   6876  21812  600731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 601687p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20856
-------------------------------------   ----- 
End-of-path arrival time (ps)           20856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell25   5920  20856  601687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 601687p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20856
-------------------------------------   ----- 
End-of-path arrival time (ps)           20856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell35   5920  20856  601687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 601687p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20856
-------------------------------------   ----- 
End-of-path arrival time (ps)           20856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell54   5920  20856  601687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 602509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20034
-------------------------------------   ----- 
End-of-path arrival time (ps)           20034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell28   5098  20034  602509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 602509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20034
-------------------------------------   ----- 
End-of-path arrival time (ps)           20034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell59   5098  20034  602509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 602509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20034
-------------------------------------   ----- 
End-of-path arrival time (ps)           20034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell80   5098  20034  602509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 603274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19269
-------------------------------------   ----- 
End-of-path arrival time (ps)           19269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell24   4333  19269  603274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 603274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19269
-------------------------------------   ----- 
End-of-path arrival time (ps)           19269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell52   4333  19269  603274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19269
-------------------------------------   ----- 
End-of-path arrival time (ps)           19269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell64   4333  19269  603274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 603277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell19   4331  19266  603277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell45   4331  19266  603277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 603277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell56   4331  19266  603277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell65   4331  19266  603277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 603302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19241
-------------------------------------   ----- 
End-of-path arrival time (ps)           19241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell36   4306  19241  603302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 603302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19241
-------------------------------------   ----- 
End-of-path arrival time (ps)           19241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell38   4306  19241  603302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 603302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19241
-------------------------------------   ----- 
End-of-path arrival time (ps)           19241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell57   4306  19241  603302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 603304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell17   4304  19239  603304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 603304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell29   4304  19239  603304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 603304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell32   4304  19239  603304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 603304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell77   4304  19239  603304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604686p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17857
-------------------------------------   ----- 
End-of-path arrival time (ps)           17857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell55   2921  17857  604686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 604686p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17857
-------------------------------------   ----- 
End-of-path arrival time (ps)           17857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell72   2921  17857  604686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 604686p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17857
-------------------------------------   ----- 
End-of-path arrival time (ps)           17857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell75   2921  17857  604686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell27   2919  17854  604689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 604689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell39   2919  17854  604689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 604689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell41   2919  17854  604689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell63   2919  17854  604689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 604698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17845
-------------------------------------   ----- 
End-of-path arrival time (ps)           17845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell33   2909  17845  604698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 604698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17845
-------------------------------------   ----- 
End-of-path arrival time (ps)           17845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell34   2909  17845  604698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17845
-------------------------------------   ----- 
End-of-path arrival time (ps)           17845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell68   2909  17845  604698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17845
-------------------------------------   ----- 
End-of-path arrival time (ps)           17845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q              macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7073   7948  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  10293  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2297  12591  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell6    2345  14936  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell69   2909  17845  604698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609315p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell22  12353  13228  609315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609315p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell49  12353  13228  609315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609315p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell67  12353  13228  609315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609315p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell71  12353  13228  609315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell47  12313  13188  609355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell48  12313  13188  609355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13188
-------------------------------------   ----- 
End-of-path arrival time (ps)           13188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell62  12313  13188  609355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell18  11825  12700  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell61  11825  12700  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell70  11825  12700  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell37  11796  12671  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell40  11796  12671  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell46  11796  12671  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell60  11796  12671  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell20  10640  11515  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell21  10640  11515  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell58  10640  11515  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell73  10640  11515  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell31  10635  11510  611033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell74  10635  11510  611033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell79  10635  11510  611033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell22  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell49  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell67  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell71  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell18  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell61  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611301p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell70  10367  11242  611301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell47  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell48  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell62  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell37  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell40  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell46  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611316p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11227
-------------------------------------   ----- 
End-of-path arrival time (ps)           11227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell60  10352  11227  611316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611719p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell30   9949  10824  611719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611719p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell44   9949  10824  611719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611719p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell53   9949  10824  611719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611719p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell78   9949  10824  611719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell23   9373  10248  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell26   9373  10248  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell42   9373  10248  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell19   9034   9909  612634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell45   9034   9909  612634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell56   9034   9909  612634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell65   9034   9909  612634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell30   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell44   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell53   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell78   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell31   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell74   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612722p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell79   8946   9821  612722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell20   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell21   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell58   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell73   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell23   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell26   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell42   8930   9805  612738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9356
-------------------------------------   ---- 
End-of-path arrival time (ps)           9356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell24   8481   9356  613187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9356
-------------------------------------   ---- 
End-of-path arrival time (ps)           9356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell52   8481   9356  613187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9356
-------------------------------------   ---- 
End-of-path arrival time (ps)           9356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell64   8481   9356  613187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613247p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell51   8421   9296  613247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell19   8417   9292  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell45   8417   9292  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell56   8417   9292  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9292
-------------------------------------   ---- 
End-of-path arrival time (ps)           9292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell65   8417   9292  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613406p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2840
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  613406  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/main_1      macrocell7     2632   3479  613406  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/q           macrocell7     2345   5824  613406  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable  count7cell     2930   8754  613406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell19   8202   9077  613466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell45   8202   9077  613466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell56   8202   9077  613466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell65   8202   9077  613466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613469p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell24   8199   9074  613469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613469p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell52   8199   9074  613469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613469p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell64   8199   9074  613469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell17   8176   9051  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell29   8176   9051  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell32   8176   9051  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell77   8176   9051  613492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell36   8173   9048  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell38   8173   9048  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell57   8173   9048  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell17   8051   8926  613617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell29   8051   8926  613617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell32   8051   8926  613617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613617p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell77   8051   8926  613617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell55   7965   8840  613703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell72   7965   8840  613703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell75   7965   8840  613703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613791p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell43   7877   8752  613791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613791p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell50   7877   8752  613791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613791p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell66   7877   8752  613791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613791p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell76   7877   8752  613791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell24   7799   8674  613869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell52   7799   8674  613869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell64   7799   8674  613869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell17   7783   8658  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell29   7783   8658  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell32   7783   8658  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell77   7783   8658  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell36   7781   8656  613887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell38   7781   8656  613887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell57   7781   8656  613887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell18   7670   8545  613998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell61   7670   8545  613998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell70   7670   8545  613998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell22   7665   8540  614003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell49   7665   8540  614003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell67   7665   8540  614003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell71   7665   8540  614003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614016p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell27   7652   8527  614016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614016p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell39   7652   8527  614016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614016p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell41   7652   8527  614016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614016p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell63   7652   8527  614016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell37   7651   8526  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell40   7651   8526  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell46   7651   8526  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell60   7651   8526  614017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614021p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell47   7647   8522  614021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614021p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell48   7647   8522  614021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614021p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell62   7647   8522  614021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell25   7577   8452  614091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell35   7577   8452  614091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614091p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell54   7577   8452  614091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell51   7567   8442  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell22   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell49   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell67   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell71   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell18   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell61   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell70   7535   8410  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell25   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell35   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell54   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell28   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell59   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell80   7488   8363  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614217p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell28   7451   8326  614217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614217p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell59   7451   8326  614217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614217p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell80   7451   8326  614217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell43   7441   8316  614227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell50   7441   8316  614227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell66   7441   8316  614227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell76   7441   8316  614227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell19   7379   8254  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell45   7379   8254  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell56   7379   8254  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614289p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell65   7379   8254  614289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell24   7369   8244  614299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell52   7369   8244  614299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell64   7369   8244  614299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell17   7364   8239  614304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell29   7364   8239  614304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell32   7364   8239  614304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614304p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell77   7364   8239  614304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614321p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell36   7347   8222  614321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614321p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell38   7347   8222  614321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614321p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell57   7347   8222  614321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell22   7007   7882  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell49   7007   7882  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell67   7007   7882  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell71   7007   7882  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614688p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell18   6980   7855  614688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614688p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell61   6980   7855  614688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614688p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell70   6980   7855  614688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell22   6970   7845  614698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell22         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell49   6970   7845  614698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell49         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell67   6970   7845  614698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614698p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell71   6970   7845  614698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell71         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell47   6870   7745  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell48   6870   7745  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell62   6870   7745  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614883p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell55   6785   7660  614883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614883p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell72   6785   7660  614883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614883p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell75   6785   7660  614883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614898p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell33   6770   7645  614898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614898p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell34   6770   7645  614898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614898p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell68   6770   7645  614898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614898p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell69   6770   7645  614898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell27   6501   7376  615167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell39   6501   7376  615167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell41   6501   7376  615167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615167p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell63   6501   7376  615167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell18   6492   7367  615176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell18         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell61   6492   7367  615176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell61         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell70   6492   7367  615176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell70         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell33   6481   7356  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell34   6481   7356  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell68   6481   7356  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell69   6481   7356  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell37   6441   7316  615227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell40   6441   7316  615227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell46   6441   7316  615227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615227p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell60   6441   7316  615227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615229p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell47   6439   7314  615229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615229p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell48   6439   7314  615229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615229p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell62   6439   7314  615229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell33   6394   7269  615274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell34   6394   7269  615274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell68   6394   7269  615274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615274p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell69   6394   7269  615274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell37   6342   7217  615326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell40   6342   7217  615326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell46   6342   7217  615326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell60   6342   7217  615326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615352p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell19   6316   7191  615352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615352p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell45   6316   7191  615352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615352p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell56   6316   7191  615352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615352p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell65   6316   7191  615352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615356p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell24   6312   7187  615356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615356p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell52   6312   7187  615356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615356p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell64   6312   7187  615356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615381p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell17   6287   7162  615381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615381p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell29   6287   7162  615381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615381p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell32   6287   7162  615381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615381p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell77   6287   7162  615381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell36   6283   7158  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell38   6283   7158  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7158
-------------------------------------   ---- 
End-of-path arrival time (ps)           7158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell57   6283   7158  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_806/clk_en
Capture Clock  : Net_806/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -1470
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               623530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  615385  RISE       1
Net_806/clk_en                              macrocell81    7298   8145  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -1470
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               623530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  615385  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en     macrocell83    7298   8145  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 615386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -1470
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               623530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8144
-------------------------------------   ---- 
End-of-path arrival time (ps)           8144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  615385  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en      statuscell3    7297   8144  615386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell3         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615419p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell31   6249   7124  615419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615419p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell74   6249   7124  615419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615419p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell79   6249   7124  615419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615423p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell30   6245   7120  615423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615423p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell44   6245   7120  615423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615423p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell53   6245   7120  615423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615423p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell78   6245   7120  615423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615439p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell23   6229   7104  615439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615439p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell26   6229   7104  615439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615439p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell42   6229   7104  615439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell20   6224   7099  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell21   6224   7099  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell58   6224   7099  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615444p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell73   6224   7099  615444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell47   6083   6958  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell47         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell48   6083   6958  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell48         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell62   6083   6958  615585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell62         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell37   6074   6949  615594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell37         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell40   6074   6949  615594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell40         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell46   6074   6949  615594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell46         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell60   6074   6949  615594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell60         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell55   5966   6841  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell72   5966   6841  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell75   5966   6841  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell55   5864   6739  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell72   5864   6739  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell75   5864   6739  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615907p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  599820  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell11   5276   6636  615907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell27   5536   6411  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell39   5536   6411  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell41   5536   6411  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell63   5536   6411  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell33   4994   5869  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell34   4994   5869  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell68   4994   5869  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell69   4994   5869  616674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell27   4989   5864  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell39   4989   5864  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell41   4989   5864  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell63   4989   5864  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell33   4975   5850  616693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell34   4975   5850  616693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell68   4975   5850  616693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell69   4975   5850  616693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell27   4952   5827  616716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell39   4952   5827  616716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell41   4952   5827  616716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell63   4952   5827  616716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616718p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell55   4950   5825  616718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616718p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell72   4950   5825  616718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616718p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell75   4950   5825  616718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell27   4907   5782  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell27         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell39   4907   5782  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell39         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell41   4907   5782  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell41         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell63   4907   5782  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell63         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell33   4887   5762  616781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell33         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell34   4887   5762  616781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell34         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell68   4887   5762  616781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell68         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616781p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell69   4887   5762  616781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell69         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell55   4791   5666  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell55         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell72   4791   5666  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell72         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell75   4791   5666  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell75         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616880p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell25   4788   5663  616880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616880p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell35   4788   5663  616880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616880p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell54   4788   5663  616880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616909p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  599847  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell14   4274   5634  616909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616990p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -3760
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               621240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  613406  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load  count7cell     3403   4250  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617007p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell30   4661   5536  617007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617007p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell44   4661   5536  617007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617007p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell53   4661   5536  617007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617007p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell78   4661   5536  617007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell31   4660   5535  617008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell74   4660   5535  617008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell79   4660   5535  617008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell23   4641   5516  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell26   4641   5516  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617027p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell42   4641   5516  617027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell30   4635   5510  617033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell44   4635   5510  617033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell53   4635   5510  617033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell78   4635   5510  617033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617035p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell31   4633   5508  617035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617035p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell74   4633   5508  617035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617035p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell79   4633   5508  617035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell20   4613   5488  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell21   4613   5488  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell58   4613   5488  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617055p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell73   4613   5488  617055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell23   4611   5486  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell26   4611   5486  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell42   4611   5486  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_806/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 617290p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                   -350
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               624650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_806/q                                 macrocell81    875    875  617290  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0  statuscell3   6485   7360  617290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell3         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell31   4374   5249  617294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell31         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell74   4374   5249  617294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell74         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell79   4374   5249  617294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell79         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell30   4372   5247  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell30         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell44   4372   5247  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell44         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell53   4372   5247  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell53         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell78   4372   5247  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell78         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617313p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell20   4355   5230  617313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617313p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell21   4355   5230  617313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617313p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell58   4355   5230  617313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617313p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell73   4355   5230  617313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell23   4354   5229  617314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell23         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell26   4354   5229  617314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell26         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell42   4354   5229  617314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell42         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617427p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell28   4241   5116  617427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617427p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell59   4241   5116  617427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 617427p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell80   4241   5116  617427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617644p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell20   4024   4899  617644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell20         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617644p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell21   4024   4899  617644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell21         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617644p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell58   4024   4899  617644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell58         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617644p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell73   4024   4899  617644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell73         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 617851p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell51   3817   4692  617851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell43   3816   4691  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell50   3816   4691  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell66   3816   4691  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617852p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell16    875    875  598029  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell76   3816   4691  617852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 618287p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell25   3381   4256  618287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618287p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell35   3381   4256  618287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 618287p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell54   3381   4256  618287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 618288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell28   3380   4255  618288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell59   3380   4255  618288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 618288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell80   3380   4255  618288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 618293p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell51   3375   4250  618293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 618393p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell51   3275   4150  618393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell43   3273   4148  618395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 618395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell50   3273   4148  618395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell66   3273   4148  618395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 618395p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell76   3273   4148  618395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 618401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell28   3267   4142  618401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell59   3267   4142  618401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 618401p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell80   3267   4142  618401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 618403p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell25   3265   4140  618403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618403p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell35   3265   4140  618403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 618403p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell13    875    875  598704  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell54   3265   4140  618403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 618483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell19   3185   4060  618483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell19         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 618483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell45   3185   4060  618483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell45         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 618483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell56   3185   4060  618483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell56         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 618483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell65   3185   4060  618483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell65         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 618485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell25   3183   4058  618485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell25         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 618485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell35   3183   4058  618485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell35         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 618485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell54   3183   4058  618485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell54         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 618487p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell24   3181   4056  618487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell24         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 618487p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell52   3181   4056  618487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell52         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 618487p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell64   3181   4056  618487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell64         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell28   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell28         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell59   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell59         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell80   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell80         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell43   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell50   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell66   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 618488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell76   3180   4055  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 618491p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell15    875    875  598816  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell51   3177   4052  618491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell51         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618493p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell17   3175   4050  618493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell17         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 618493p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell29   3175   4050  618493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell29         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 618493p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell32   3175   4050  618493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell32         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 618493p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell77   3175   4050  618493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell77         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 618496p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell36   3172   4047  618496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 618496p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell38   3172   4047  618496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 618496p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell14    875    875  598843  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell57   3172   4047  618496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 618533p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  600079  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell12   2650   4010  618533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 618547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  600233  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell15   2636   3996  618547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell15         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell43   3114   3989  618554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell43         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 618554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell50   3114   3989  618554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell50         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell66   3114   3989  618554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell66         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 618554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell12    875    875  597034  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell76   3114   3989  618554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell76         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618623p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -1470
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               623530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  615385  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4060   4907  618623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 618865p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  599541  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell13   2318   3678  618865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell13         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 618885p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  600447  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell16   2298   3658  618885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell16         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 619364p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell36   2304   3179  619364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell36         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 619364p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell38   2304   3179  619364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell38         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 619364p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell11    875    875  598161  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell57   2304   3179  619364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell57         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q
Path End       : Net_806/main_1
Capture Clock  : Net_806/clock_0
Path slack     : 619426p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   625000
- Setup time                                                                  -2457
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               622543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q  macrocell83    875    875  619426  RISE       1
Net_806/main_1                      macrocell81   2242   3117  619426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_806/clock_0                                            macrocell81         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

