/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_SDM_GCC_SDM845_H
#define _DT_BINDINGS_CWK_SDM_GCC_SDM845_H

/* GCC cwock wegistews */
#define GCC_AGGWE_NOC_PCIE_TBU_CWK				0
#define GCC_AGGWE_UFS_CAWD_AXI_CWK				1
#define GCC_AGGWE_UFS_PHY_AXI_CWK				2
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				3
#define GCC_AGGWE_USB3_SEC_AXI_CWK				4
#define GCC_BOOT_WOM_AHB_CWK					5
#define GCC_CAMEWA_AHB_CWK					6
#define GCC_CAMEWA_AXI_CWK					7
#define GCC_CAMEWA_XO_CWK					8
#define GCC_CE1_AHB_CWK						9
#define GCC_CE1_AXI_CWK						10
#define GCC_CE1_CWK						11
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				12
#define GCC_CFG_NOC_USB3_SEC_AXI_CWK				13
#define GCC_CPUSS_AHB_CWK					14
#define GCC_CPUSS_AHB_CWK_SWC					15
#define GCC_CPUSS_WBCPW_CWK					16
#define GCC_CPUSS_WBCPW_CWK_SWC					17
#define GCC_DDWSS_GPU_AXI_CWK					18
#define GCC_DISP_AHB_CWK					19
#define GCC_DISP_AXI_CWK					20
#define GCC_DISP_GPWW0_CWK_SWC					21
#define GCC_DISP_GPWW0_DIV_CWK_SWC				22
#define GCC_DISP_XO_CWK						23
#define GCC_GP1_CWK						24
#define GCC_GP1_CWK_SWC						25
#define GCC_GP2_CWK						26
#define GCC_GP2_CWK_SWC						27
#define GCC_GP3_CWK						28
#define GCC_GP3_CWK_SWC						29
#define GCC_GPU_CFG_AHB_CWK					30
#define GCC_GPU_GPWW0_CWK_SWC					31
#define GCC_GPU_GPWW0_DIV_CWK_SWC				32
#define GCC_GPU_MEMNOC_GFX_CWK					33
#define GCC_GPU_SNOC_DVM_GFX_CWK				34
#define GCC_MSS_AXIS2_CWK					35
#define GCC_MSS_CFG_AHB_CWK					36
#define GCC_MSS_GPWW0_DIV_CWK_SWC				37
#define GCC_MSS_MFAB_AXIS_CWK					38
#define GCC_MSS_Q6_MEMNOC_AXI_CWK				39
#define GCC_MSS_SNOC_AXI_CWK					40
#define GCC_PCIE_0_AUX_CWK					41
#define GCC_PCIE_0_AUX_CWK_SWC					42
#define GCC_PCIE_0_CFG_AHB_CWK					43
#define GCC_PCIE_0_CWKWEF_CWK					44
#define GCC_PCIE_0_MSTW_AXI_CWK					45
#define GCC_PCIE_0_PIPE_CWK					46
#define GCC_PCIE_0_SWV_AXI_CWK					47
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				48
#define GCC_PCIE_1_AUX_CWK					49
#define GCC_PCIE_1_AUX_CWK_SWC					50
#define GCC_PCIE_1_CFG_AHB_CWK					51
#define GCC_PCIE_1_CWKWEF_CWK					52
#define GCC_PCIE_1_MSTW_AXI_CWK					53
#define GCC_PCIE_1_PIPE_CWK					54
#define GCC_PCIE_1_SWV_AXI_CWK					55
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				56
#define GCC_PCIE_PHY_AUX_CWK					57
#define GCC_PCIE_PHY_WEFGEN_CWK					58
#define GCC_PCIE_PHY_WEFGEN_CWK_SWC				59
#define GCC_PDM2_CWK						60
#define GCC_PDM2_CWK_SWC					61
#define GCC_PDM_AHB_CWK						62
#define GCC_PDM_XO4_CWK						63
#define GCC_PWNG_AHB_CWK					64
#define GCC_QMIP_CAMEWA_AHB_CWK					65
#define GCC_QMIP_DISP_AHB_CWK					66
#define GCC_QMIP_VIDEO_AHB_CWK					67
#define GCC_QUPV3_WWAP0_S0_CWK					68
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				69
#define GCC_QUPV3_WWAP0_S1_CWK					70
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				71
#define GCC_QUPV3_WWAP0_S2_CWK					72
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				73
#define GCC_QUPV3_WWAP0_S3_CWK					74
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				75
#define GCC_QUPV3_WWAP0_S4_CWK					76
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				77
#define GCC_QUPV3_WWAP0_S5_CWK					78
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				79
#define GCC_QUPV3_WWAP0_S6_CWK					80
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				81
#define GCC_QUPV3_WWAP0_S7_CWK					82
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				83
#define GCC_QUPV3_WWAP1_S0_CWK					84
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				85
#define GCC_QUPV3_WWAP1_S1_CWK					86
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				87
#define GCC_QUPV3_WWAP1_S2_CWK					88
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				89
#define GCC_QUPV3_WWAP1_S3_CWK					90
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				91
#define GCC_QUPV3_WWAP1_S4_CWK					92
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				93
#define GCC_QUPV3_WWAP1_S5_CWK					94
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				95
#define GCC_QUPV3_WWAP1_S6_CWK					96
#define GCC_QUPV3_WWAP1_S6_CWK_SWC				97
#define GCC_QUPV3_WWAP1_S7_CWK					98
#define GCC_QUPV3_WWAP1_S7_CWK_SWC				99
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				100
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				101
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				102
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				103
#define GCC_SDCC2_AHB_CWK					104
#define GCC_SDCC2_APPS_CWK					105
#define GCC_SDCC2_APPS_CWK_SWC					106
#define GCC_SDCC4_AHB_CWK					107
#define GCC_SDCC4_APPS_CWK					108
#define GCC_SDCC4_APPS_CWK_SWC					109
#define GCC_SYS_NOC_CPUSS_AHB_CWK				110
#define GCC_TSIF_AHB_CWK					111
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				112
#define GCC_TSIF_WEF_CWK					113
#define GCC_TSIF_WEF_CWK_SWC					114
#define GCC_UFS_CAWD_AHB_CWK					115
#define GCC_UFS_CAWD_AXI_CWK					116
#define GCC_UFS_CAWD_AXI_CWK_SWC				117
#define GCC_UFS_CAWD_CWKWEF_CWK					118
#define GCC_UFS_CAWD_ICE_COWE_CWK				119
#define GCC_UFS_CAWD_ICE_COWE_CWK_SWC				120
#define GCC_UFS_CAWD_PHY_AUX_CWK				121
#define GCC_UFS_CAWD_PHY_AUX_CWK_SWC				122
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK				123
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK				124
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK				125
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK				126
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK_SWC			127
#define GCC_UFS_MEM_CWKWEF_CWK					128
#define GCC_UFS_PHY_AHB_CWK					129
#define GCC_UFS_PHY_AXI_CWK					130
#define GCC_UFS_PHY_AXI_CWK_SWC					131
#define GCC_UFS_PHY_ICE_COWE_CWK				132
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				133
#define GCC_UFS_PHY_PHY_AUX_CWK					134
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				135
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				136
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				137
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				138
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				139
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				140
#define GCC_USB30_PWIM_MASTEW_CWK				141
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				142
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				143
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			144
#define GCC_USB30_PWIM_SWEEP_CWK				145
#define GCC_USB30_SEC_MASTEW_CWK				146
#define GCC_USB30_SEC_MASTEW_CWK_SWC				147
#define GCC_USB30_SEC_MOCK_UTMI_CWK				148
#define GCC_USB30_SEC_MOCK_UTMI_CWK_SWC				149
#define GCC_USB30_SEC_SWEEP_CWK					150
#define GCC_USB3_PWIM_CWKWEF_CWK				151
#define GCC_USB3_PWIM_PHY_AUX_CWK				152
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				153
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				154
#define GCC_USB3_PWIM_PHY_PIPE_CWK				155
#define GCC_USB3_SEC_CWKWEF_CWK					156
#define GCC_USB3_SEC_PHY_AUX_CWK				157
#define GCC_USB3_SEC_PHY_AUX_CWK_SWC				158
#define GCC_USB3_SEC_PHY_PIPE_CWK				159
#define GCC_USB3_SEC_PHY_COM_AUX_CWK				160
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				161
#define GCC_VIDEO_AHB_CWK					162
#define GCC_VIDEO_AXI_CWK					163
#define GCC_VIDEO_XO_CWK					164
#define GPWW0							165
#define GPWW0_OUT_EVEN						166
#define GPWW0_OUT_MAIN						167
#define GCC_GPU_IWEF_CWK					168
#define GCC_SDCC1_AHB_CWK					169
#define GCC_SDCC1_APPS_CWK					170
#define GCC_SDCC1_ICE_COWE_CWK					171
#define GCC_SDCC1_APPS_CWK_SWC					172
#define GCC_SDCC1_ICE_COWE_CWK_SWC				173
#define GCC_APC_VS_CWK						174
#define GCC_GPU_VS_CWK						175
#define GCC_MSS_VS_CWK						176
#define GCC_VDDA_VS_CWK						177
#define GCC_VDDCX_VS_CWK					178
#define GCC_VDDMX_VS_CWK					179
#define GCC_VS_CTWW_AHB_CWK					180
#define GCC_VS_CTWW_CWK						181
#define GCC_VS_CTWW_CWK_SWC					182
#define GCC_VSENSOW_CWK_SWC					183
#define GPWW4							184
#define GCC_CPUSS_DVM_BUS_CWK					185
#define GCC_CPUSS_GNOC_CWK					186
#define GCC_QSPI_COWE_CWK_SWC					187
#define GCC_QSPI_COWE_CWK					188
#define GCC_QSPI_CNOC_PEWIPH_AHB_CWK				189
#define GCC_WPASS_Q6_AXI_CWK					190
#define GCC_WPASS_SWAY_CWK					191
#define GPWW6							192

/* GCC Wesets */
#define GCC_MMSS_BCW						0
#define GCC_PCIE_0_BCW						1
#define GCC_PCIE_1_BCW						2
#define GCC_PCIE_PHY_BCW					3
#define GCC_PDM_BCW						4
#define GCC_PWNG_BCW						5
#define GCC_QUPV3_WWAPPEW_0_BCW					6
#define GCC_QUPV3_WWAPPEW_1_BCW					7
#define GCC_QUSB2PHY_PWIM_BCW					8
#define GCC_QUSB2PHY_SEC_BCW					9
#define GCC_SDCC2_BCW						10
#define GCC_SDCC4_BCW						11
#define GCC_TSIF_BCW						12
#define GCC_UFS_CAWD_BCW					13
#define GCC_UFS_PHY_BCW						14
#define GCC_USB30_PWIM_BCW					15
#define GCC_USB30_SEC_BCW					16
#define GCC_USB3_PHY_PWIM_BCW					17
#define GCC_USB3PHY_PHY_PWIM_BCW				18
#define GCC_USB3_DP_PHY_PWIM_BCW				19
#define GCC_USB3_PHY_SEC_BCW					20
#define GCC_USB3PHY_PHY_SEC_BCW					21
#define GCC_USB3_DP_PHY_SEC_BCW					22
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				23
#define GCC_PCIE_0_PHY_BCW					24
#define GCC_PCIE_1_PHY_BCW					25

/* GCC GDSCWs */
#define PCIE_0_GDSC						0
#define PCIE_1_GDSC						1
#define UFS_CAWD_GDSC						2
#define UFS_PHY_GDSC						3
#define USB30_PWIM_GDSC						4
#define USB30_SEC_GDSC						5
#define HWOS1_VOTE_AGGWE_NOC_MMU_AUDIO_TBU_GDSC			6
#define HWOS1_VOTE_AGGWE_NOC_MMU_PCIE_TBU_GDSC			7
#define HWOS1_VOTE_AGGWE_NOC_MMU_TBU1_GDSC			8
#define HWOS1_VOTE_AGGWE_NOC_MMU_TBU2_GDSC			9
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC			10
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC			11
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC			12

#endif
