AArch64 WW+RF+WF+po+ctrlisb+cachesync
"PodWW Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife"
Cycle=Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife PodWW
Relax=Fife
Safe=Rfe PodWW CacheSyncdWR DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif Fif
Orig=PodWW Rfe DpCtrlIsbdR Fife CacheSyncdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself16; 0:X2=0x1; 0:X3=x;
1:X1=x;
2:X0=0x14000001; 2:X1=P1:Lself17;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | STR W0,[X1] ;
 STR W2,[X3] | CBNZ W0,LC00 | DC CVAU,X1  ;
             | LC00:        | DSB ISH     ;
             | ISB          | IC IVAU,X1  ;
             | Lself17:     | DSB ISH     ;
             | B L01        | Lself16:    ;
             | MOV W2,#2    | B L03       ;
             | B L02        | MOV W2,#2   ;
             | L01:         | B L04       ;
             | MOV W2,#1    | L03:        ;
             | L02:         | MOV W2,#1   ;
             |              | L04:        ;
exists
(1:X0=0x1 /\ 1:X2=0x1 /\ 2:X2=0x1)
