// Seed: 3031959281
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  type_8(
      1, 1, 1, id_2, !id_1
  );
  logic id_4;
  assign id_2 = 1 ? id_4 : id_0;
  type_10(
      id_3, id_3
  );
  type_11 id_5 (
      id_1 * id_0,
      id_4
  );
endmodule
