
R4_silee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a944  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800ab18  0800ab18  0000bb18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b014  0800b014  0000d1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b014  0800b014  0000c014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b01c  0800b01c  0000d1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b01c  0800b01c  0000c01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b020  0800b020  0000c020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800b024  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  200001e4  0800b208  0000d1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00008004  200006ac  0800b208  0000d6ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019015  00000000  00000000  0000d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e26  00000000  00000000  00026229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0002a050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ac  00000000  00000000  0002b5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026ea1  00000000  00000000  0002c664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e371  00000000  00000000  00053505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4a45  00000000  00000000  00071876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001562bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006980  00000000  00000000  00156300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0015cc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aafc 	.word	0x0800aafc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	0800aafc 	.word	0x0800aafc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	0000      	movs	r0, r0
	...

08000fb8 <LD_ON>:
int LD_cnt = 0;
float max = 0.0;
float min = 1000.0;

void LD_ON(void)
{
 8000fb8:	b5b0      	push	{r4, r5, r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0

	//Start New Measurement
	TDC_Write_Data(TDC_CONF1_REG, 0x01U);
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 f96f 	bl	80012a4 <TDC_Write_Data>

	//Start1,2 Signal
	HAL_GPIO_WritePin(GPIOB,REF_SIG_PB08_Pin,GPIO_PIN_SET);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fcc:	4866      	ldr	r0, [pc, #408]	@ (8001168 <LD_ON+0x1b0>)
 8000fce:	f002 fd69 	bl	8003aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,REF_SIG_PB08_Pin,GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd8:	4863      	ldr	r0, [pc, #396]	@ (8001168 <LD_ON+0x1b0>)
 8000fda:	f002 fd63 	bl	8003aa4 <HAL_GPIO_WritePin>

	//Stop1 Signal (LD On/Off)
	HAL_GPIO_WritePin(GPIOB, LD_TRIG_PB02_Pin, GPIO_PIN_SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	4861      	ldr	r0, [pc, #388]	@ (8001168 <LD_ON+0x1b0>)
 8000fe4:	f002 fd5e 	bl	8003aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD_TRIG_PB02_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2104      	movs	r1, #4
 8000fec:	485e      	ldr	r0, [pc, #376]	@ (8001168 <LD_ON+0x1b0>)
 8000fee:	f002 fd59 	bl	8003aa4 <HAL_GPIO_WritePin>

	//delay 1us
	for(int i = 0; i < 200; i++) {
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	e003      	b.n	8001000 <LD_ON+0x48>
		asm("nop");
 8000ff8:	bf00      	nop
	for(int i = 0; i < 200; i++) {
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2bc7      	cmp	r3, #199	@ 0xc7
 8001004:	ddf8      	ble.n	8000ff8 <LD_ON+0x40>
	}

	float norm_LSB = 62.5 / (((unsigned int)TDC_Read_24(TDC_CAL2_REG, 2) - (unsigned int)TDC_Read_24(TDC_CAL1_REG, 1)) / (CALI2_PERIODS - 1.0));
 8001006:	2102      	movs	r1, #2
 8001008:	201c      	movs	r0, #28
 800100a:	f000 f9d1 	bl	80013b0 <TDC_Read_24>
 800100e:	4604      	mov	r4, r0
 8001010:	2101      	movs	r1, #1
 8001012:	201b      	movs	r0, #27
 8001014:	f000 f9cc 	bl	80013b0 <TDC_Read_24>
 8001018:	4603      	mov	r3, r0
 800101a:	1ae3      	subs	r3, r4, r3
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fa91 	bl	8000544 <__aeabi_ui2d>
 8001022:	4604      	mov	r4, r0
 8001024:	460d      	mov	r5, r1
 8001026:	4b51      	ldr	r3, [pc, #324]	@ (800116c <LD_ON+0x1b4>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff faac 	bl	8000588 <__aeabi_f2d>
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <LD_ON+0x1b8>)
 8001036:	f7ff f947 	bl	80002c8 <__aeabi_dsub>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4620      	mov	r0, r4
 8001040:	4629      	mov	r1, r5
 8001042:	f7ff fc23 	bl	800088c <__aeabi_ddiv>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	f04f 0000 	mov.w	r0, #0
 800104e:	4949      	ldr	r1, [pc, #292]	@ (8001174 <LD_ON+0x1bc>)
 8001050:	f7ff fc1c 	bl	800088c <__aeabi_ddiv>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4610      	mov	r0, r2
 800105a:	4619      	mov	r1, r3
 800105c:	f7ff fdc4 	bl	8000be8 <__aeabi_d2f>
 8001060:	4603      	mov	r3, r0
 8001062:	60bb      	str	r3, [r7, #8]
	float ToF = ((unsigned int)TDC_Read_24(TDC_TIME1_REG, 2) - (unsigned int)TDC_Read_24(TDC_TIME1_REG, 1)) * norm_LSB;
 8001064:	2102      	movs	r1, #2
 8001066:	2010      	movs	r0, #16
 8001068:	f000 f9a2 	bl	80013b0 <TDC_Read_24>
 800106c:	4604      	mov	r4, r0
 800106e:	2101      	movs	r1, #1
 8001070:	2010      	movs	r0, #16
 8001072:	f000 f99d 	bl	80013b0 <TDC_Read_24>
 8001076:	4603      	mov	r3, r0
 8001078:	1ae3      	subs	r3, r4, r3
 800107a:	ee07 3a90 	vmov	s15, r3
 800107e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001082:	ed97 7a02 	vldr	s14, [r7, #8]
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	edc7 7a01 	vstr	s15, [r7, #4]

	if (ToF > max) {
 800108e:	4b3a      	ldr	r3, [pc, #232]	@ (8001178 <LD_ON+0x1c0>)
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	ed97 7a01 	vldr	s14, [r7, #4]
 8001098:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a0:	dd02      	ble.n	80010a8 <LD_ON+0xf0>
		max = ToF;
 80010a2:	4a35      	ldr	r2, [pc, #212]	@ (8001178 <LD_ON+0x1c0>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6013      	str	r3, [r2, #0]
	}

	if (ToF < min) {
 80010a8:	4b34      	ldr	r3, [pc, #208]	@ (800117c <LD_ON+0x1c4>)
 80010aa:	edd3 7a00 	vldr	s15, [r3]
 80010ae:	ed97 7a01 	vldr	s14, [r7, #4]
 80010b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	d502      	bpl.n	80010c2 <LD_ON+0x10a>
		min = ToF;
 80010bc:	4a2f      	ldr	r2, [pc, #188]	@ (800117c <LD_ON+0x1c4>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6013      	str	r3, [r2, #0]
	}

	LD_cnt++;
 80010c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001180 <LD_ON+0x1c8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001180 <LD_ON+0x1c8>)
 80010ca:	6013      	str	r3, [r2, #0]

	if(LD_cnt % 100 == 0) {
 80010cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001180 <LD_ON+0x1c8>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <LD_ON+0x1cc>)
 80010d2:	fb83 1302 	smull	r1, r3, r3, r2
 80010d6:	1159      	asrs	r1, r3, #5
 80010d8:	17d3      	asrs	r3, r2, #31
 80010da:	1acb      	subs	r3, r1, r3
 80010dc:	2164      	movs	r1, #100	@ 0x64
 80010de:	fb01 f303 	mul.w	r3, r1, r3
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d127      	bne.n	8001138 <LD_ON+0x180>
		printf("\n");
 80010e8:	200a      	movs	r0, #10
 80010ea:	f007 fceb 	bl	8008ac4 <putchar>
		printf("MAX_DIS = %f m\n", max * 0.15);
 80010ee:	4b22      	ldr	r3, [pc, #136]	@ (8001178 <LD_ON+0x1c0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fa48 	bl	8000588 <__aeabi_f2d>
 80010f8:	a319      	add	r3, pc, #100	@ (adr r3, 8001160 <LD_ON+0x1a8>)
 80010fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fe:	f7ff fa9b 	bl	8000638 <__aeabi_dmul>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	4820      	ldr	r0, [pc, #128]	@ (8001188 <LD_ON+0x1d0>)
 8001108:	f007 fcca 	bl	8008aa0 <iprintf>
		printf("MIN_DIS = %f m\n\n", min * 0.15);
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <LD_ON+0x1c4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa39 	bl	8000588 <__aeabi_f2d>
 8001116:	a312      	add	r3, pc, #72	@ (adr r3, 8001160 <LD_ON+0x1a8>)
 8001118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111c:	f7ff fa8c 	bl	8000638 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4819      	ldr	r0, [pc, #100]	@ (800118c <LD_ON+0x1d4>)
 8001126:	f007 fcbb 	bl	8008aa0 <iprintf>
		max = 0.0;
 800112a:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <LD_ON+0x1c0>)
 800112c:	f04f 0200 	mov.w	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
		min = 1000.0;
 8001132:	4b12      	ldr	r3, [pc, #72]	@ (800117c <LD_ON+0x1c4>)
 8001134:	4a16      	ldr	r2, [pc, #88]	@ (8001190 <LD_ON+0x1d8>)
 8001136:	601a      	str	r2, [r3, #0]
	}

	if(LD_cnt == 10000) {
 8001138:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <LD_ON+0x1c8>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001140:	4293      	cmp	r3, r2
 8001142:	d109      	bne.n	8001158 <LD_ON+0x1a0>
		HAL_TIM_Base_Stop_IT(&htim2);
 8001144:	4813      	ldr	r0, [pc, #76]	@ (8001194 <LD_ON+0x1dc>)
 8001146:	f004 fbbb 	bl	80058c0 <HAL_TIM_Base_Stop_IT>
		HAL_UART_Receive_IT(&huart1, &rx_ch, 1);
 800114a:	2201      	movs	r2, #1
 800114c:	4912      	ldr	r1, [pc, #72]	@ (8001198 <LD_ON+0x1e0>)
 800114e:	4813      	ldr	r0, [pc, #76]	@ (800119c <LD_ON+0x1e4>)
 8001150:	f005 fffd 	bl	800714e <HAL_UART_Receive_IT>
		Com_Init();
 8001154:	f000 fa54 	bl	8001600 <Com_Init>
	}
}
 8001158:	bf00      	nop
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bdb0      	pop	{r4, r5, r7, pc}
 8001160:	33333333 	.word	0x33333333
 8001164:	3fc33333 	.word	0x3fc33333
 8001168:	40020400 	.word	0x40020400
 800116c:	20000004 	.word	0x20000004
 8001170:	3ff00000 	.word	0x3ff00000
 8001174:	404f4000 	.word	0x404f4000
 8001178:	20000204 	.word	0x20000204
 800117c:	20000000 	.word	0x20000000
 8001180:	20000200 	.word	0x20000200
 8001184:	51eb851f 	.word	0x51eb851f
 8001188:	0800ab18 	.word	0x0800ab18
 800118c:	0800ab28 	.word	0x0800ab28
 8001190:	447a0000 	.word	0x447a0000
 8001194:	20000434 	.word	0x20000434
 8001198:	200002dc 	.word	0x200002dc
 800119c:	20000514 	.word	0x20000514

080011a0 <TDC_Init>:
uint16_t TDC_CR1;		//Configuration Register
uint16_t TDC_CR2;
float CALI2_PERIODS = 1.0;

void TDC_Init()
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	TDC_Conf1_Init();
 80011a4:	f000 f804 	bl	80011b0 <TDC_Conf1_Init>
	TDC_Conf2_Init();
 80011a8:	f000 f82a 	bl	8001200 <TDC_Conf2_Init>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <TDC_Conf1_Init>:


void TDC_Conf1_Init() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0

	uint8_t conf = 0x00;
 80011b6:	2300      	movs	r3, #0
 80011b8:	71fb      	strb	r3, [r7, #7]

	//Transmit
	TDC_Write_Data(TDC_CONF1_REG, conf);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4619      	mov	r1, r3
 80011be:	2000      	movs	r0, #0
 80011c0:	f000 f870 	bl	80012a4 <TDC_Write_Data>

	//Receive
	uint16_t conf1 = TDC_Read_8(TDC_CONF1_REG, 1);
 80011c4:	2101      	movs	r1, #1
 80011c6:	2000      	movs	r0, #0
 80011c8:	f000 f8ae 	bl	8001328 <TDC_Read_8>
 80011cc:	4603      	mov	r3, r0
 80011ce:	80bb      	strh	r3, [r7, #4]
	uint16_t conf2 = TDC_Read_8(TDC_CONF1_REG, 2);
 80011d0:	2102      	movs	r1, #2
 80011d2:	2000      	movs	r0, #0
 80011d4:	f000 f8a8 	bl	8001328 <TDC_Read_8>
 80011d8:	4603      	mov	r3, r0
 80011da:	807b      	strh	r3, [r7, #2]

	TDC_CR1 = (uint16_t)(conf1 << 8);
 80011dc:	88bb      	ldrh	r3, [r7, #4]
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <TDC_Conf1_Init+0x48>)
 80011e4:	801a      	strh	r2, [r3, #0]
	TDC_CR2 = (uint16_t)(conf2 << 8);
 80011e6:	887b      	ldrh	r3, [r7, #2]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <TDC_Conf1_Init+0x4c>)
 80011ee:	801a      	strh	r2, [r3, #0]
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000208 	.word	0x20000208
 80011fc:	2000020a 	.word	0x2000020a

08001200 <TDC_Conf2_Init>:


void TDC_Conf2_Init() {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0

	uint8_t conf = 0xF8;
 8001206:	23f8      	movs	r3, #248	@ 0xf8
 8001208:	71fb      	strb	r3, [r7, #7]

	//Transmit
	TDC_Write_Data(TDC_CONF2_REG, conf);
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	4619      	mov	r1, r3
 800120e:	2001      	movs	r0, #1
 8001210:	f000 f848 	bl	80012a4 <TDC_Write_Data>

	//Receive
	uint16_t conf1 = TDC_Read_8(TDC_CONF2_REG, 1);
 8001214:	2101      	movs	r1, #1
 8001216:	2001      	movs	r0, #1
 8001218:	f000 f886 	bl	8001328 <TDC_Read_8>
 800121c:	4603      	mov	r3, r0
 800121e:	80bb      	strh	r3, [r7, #4]
	uint16_t conf2 = TDC_Read_8(TDC_CONF2_REG, 2);
 8001220:	2102      	movs	r1, #2
 8001222:	2001      	movs	r0, #1
 8001224:	f000 f880 	bl	8001328 <TDC_Read_8>
 8001228:	4603      	mov	r3, r0
 800122a:	807b      	strh	r3, [r7, #2]

	TDC_CR1 |= (uint16_t)conf1;
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <TDC_Conf2_Init+0x8c>)
 800122e:	881a      	ldrh	r2, [r3, #0]
 8001230:	88bb      	ldrh	r3, [r7, #4]
 8001232:	4313      	orrs	r3, r2
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <TDC_Conf2_Init+0x8c>)
 8001238:	801a      	strh	r2, [r3, #0]
	TDC_CR2 |= (uint16_t)conf2;
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <TDC_Conf2_Init+0x90>)
 800123c:	881a      	ldrh	r2, [r3, #0]
 800123e:	887b      	ldrh	r3, [r7, #2]
 8001240:	4313      	orrs	r3, r2
 8001242:	b29a      	uxth	r2, r3
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <TDC_Conf2_Init+0x90>)
 8001246:	801a      	strh	r2, [r3, #0]

	if(conf & 0xC0) {
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d003      	beq.n	800125a <TDC_Conf2_Init+0x5a>
		CALI2_PERIODS = 40.0;
 8001252:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <TDC_Conf2_Init+0x94>)
 8001254:	4a10      	ldr	r2, [pc, #64]	@ (8001298 <TDC_Conf2_Init+0x98>)
 8001256:	601a      	str	r2, [r3, #0]
		CALI2_PERIODS = 10.0;
	}
	else {
		CALI2_PERIODS = 2.0;
	}
}
 8001258:	e014      	b.n	8001284 <TDC_Conf2_Init+0x84>
	else if(conf & 0x80) {
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	da03      	bge.n	800126a <TDC_Conf2_Init+0x6a>
		CALI2_PERIODS = 20.0;
 8001262:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <TDC_Conf2_Init+0x94>)
 8001264:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <TDC_Conf2_Init+0x9c>)
 8001266:	601a      	str	r2, [r3, #0]
}
 8001268:	e00c      	b.n	8001284 <TDC_Conf2_Init+0x84>
	else if(conf & 0x40) {
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001270:	2b00      	cmp	r3, #0
 8001272:	d003      	beq.n	800127c <TDC_Conf2_Init+0x7c>
		CALI2_PERIODS = 10.0;
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <TDC_Conf2_Init+0x94>)
 8001276:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <TDC_Conf2_Init+0xa0>)
 8001278:	601a      	str	r2, [r3, #0]
}
 800127a:	e003      	b.n	8001284 <TDC_Conf2_Init+0x84>
		CALI2_PERIODS = 2.0;
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <TDC_Conf2_Init+0x94>)
 800127e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000208 	.word	0x20000208
 8001290:	2000020a 	.word	0x2000020a
 8001294:	20000004 	.word	0x20000004
 8001298:	42200000 	.word	0x42200000
 800129c:	41a00000 	.word	0x41a00000
 80012a0:	41200000 	.word	0x41200000

080012a4 <TDC_Write_Data>:


void TDC_Write_Data(uint8_t addr, uint8_t data)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	460a      	mov	r2, r1
 80012ae:	71fb      	strb	r3, [r7, #7]
 80012b0:	4613      	mov	r3, r2
 80012b2:	71bb      	strb	r3, [r7, #6]
	uint16_t val = addr;
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	81fb      	strh	r3, [r7, #14]
	val |= 0x40U;
 80012b8:	89fb      	ldrh	r3, [r7, #14]
 80012ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012be:	81fb      	strh	r3, [r7, #14]
	val <<= 8;
 80012c0:	89fb      	ldrh	r3, [r7, #14]
 80012c2:	021b      	lsls	r3, r3, #8
 80012c4:	81fb      	strh	r3, [r7, #14]
	val |= data;
 80012c6:	79bb      	ldrb	r3, [r7, #6]
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	89fb      	ldrh	r3, [r7, #14]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	81fb      	strh	r3, [r7, #14]

	GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin << 16U;
 80012d0:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <TDC_Write_Data+0x7c>)
 80012d2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80012d6:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin << 16U;
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <TDC_Write_Data+0x7c>)
 80012da:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80012de:	619a      	str	r2, [r3, #24]

#if 1
    SPI2->DR = val;
 80012e0:	4a10      	ldr	r2, [pc, #64]	@ (8001324 <TDC_Write_Data+0x80>)
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	60d3      	str	r3, [r2, #12]
	while ((SPI2->SR & SPI_FLAG_TXE) == (uint16_t)RESET) { ; }
 80012e6:	bf00      	nop
 80012e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <TDC_Write_Data+0x80>)
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f9      	beq.n	80012e8 <TDC_Write_Data+0x44>
	while ((SPI2->SR & SPI_FLAG_RXNE) == (uint16_t)RESET){ ; }
 80012f4:	bf00      	nop
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <TDC_Write_Data+0x80>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f9      	beq.n	80012f6 <TDC_Write_Data+0x52>
	SPI2->DR;
 8001302:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <TDC_Write_Data+0x80>)
 8001304:	68db      	ldr	r3, [r3, #12]
    {
      txString("TDCWriteData_SPI_Error\r\n");
    }
#endif

	GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin;
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <TDC_Write_Data+0x7c>)
 8001308:	2240      	movs	r2, #64	@ 0x40
 800130a:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin;
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <TDC_Write_Data+0x7c>)
 800130e:	2280      	movs	r2, #128	@ 0x80
 8001310:	619a      	str	r2, [r3, #24]
}
 8001312:	bf00      	nop
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40020400 	.word	0x40020400
 8001324:	40003800 	.word	0x40003800

08001328 <TDC_Read_8>:

uint8_t TDC_Read_8(uint8_t addr, uint8_t TDC_num)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	460a      	mov	r2, r1
 8001332:	71fb      	strb	r3, [r7, #7]
 8001334:	4613      	mov	r3, r2
 8001336:	71bb      	strb	r3, [r7, #6]
	uint16_t val = (uint16_t)addr;
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	81fb      	strh	r3, [r7, #14]
	val |= 0x00U;
	val <<= 8;
 800133c:	89fb      	ldrh	r3, [r7, #14]
 800133e:	021b      	lsls	r3, r3, #8
 8001340:	81fb      	strh	r3, [r7, #14]
	uint16_t rx;
	uint8_t Rx;

	if (TDC_num == 0x01) {
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d104      	bne.n	8001352 <TDC_Read_8+0x2a>
		GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin << 16U; 	// CS1 Reset
 8001348:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <TDC_Read_8+0x80>)
 800134a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800134e:	619a      	str	r2, [r3, #24]
 8001350:	e006      	b.n	8001360 <TDC_Read_8+0x38>
	}
	else if (TDC_num == 0x02) {
 8001352:	79bb      	ldrb	r3, [r7, #6]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d103      	bne.n	8001360 <TDC_Read_8+0x38>
		GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin << 16U; 	// CS2 Reset
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <TDC_Read_8+0x80>)
 800135a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800135e:	619a      	str	r2, [r3, #24]
	}

	#if 1
		SPI2->DR = val;		// Transmit Register Address
 8001360:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <TDC_Read_8+0x84>)
 8001362:	89fb      	ldrh	r3, [r7, #14]
 8001364:	60d3      	str	r3, [r2, #12]
		while ((SPI2->SR & SPI_FLAG_TXE) == (uint16_t)RESET) { ; }
 8001366:	bf00      	nop
 8001368:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <TDC_Read_8+0x84>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f003 0302 	and.w	r3, r3, #2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d0f9      	beq.n	8001368 <TDC_Read_8+0x40>
		while ((SPI2->SR & SPI_FLAG_RXNE) == (uint16_t)RESET){ ; }
 8001374:	bf00      	nop
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <TDC_Read_8+0x84>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0f9      	beq.n	8001376 <TDC_Read_8+0x4e>
		rx = SPI2->DR;
 8001382:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <TDC_Read_8+0x84>)
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	81bb      	strh	r3, [r7, #12]
		{
			txString("TDCRead8_SPI_Error\r\n");
		}

	#endif
	GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin;		// CS Set
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <TDC_Read_8+0x80>)
 800138a:	2240      	movs	r2, #64	@ 0x40
 800138c:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin;
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <TDC_Read_8+0x80>)
 8001390:	2280      	movs	r2, #128	@ 0x80
 8001392:	619a      	str	r2, [r3, #24]

	Rx = (uint8_t)(rx & 0x00FF);
 8001394:	89bb      	ldrh	r3, [r7, #12]
 8001396:	72fb      	strb	r3, [r7, #11]
	return Rx;
 8001398:	7afb      	ldrb	r3, [r7, #11]

}
 800139a:	4618      	mov	r0, r3
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40020400 	.word	0x40020400
 80013ac:	40003800 	.word	0x40003800

080013b0 <TDC_Read_24>:

uint32_t TDC_Read_24(uint8_t addr, uint8_t TDC_num)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	460a      	mov	r2, r1
 80013ba:	71fb      	strb	r3, [r7, #7]
 80013bc:	4613      	mov	r3, r2
 80013be:	71bb      	strb	r3, [r7, #6]
	uint16_t val = addr;
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	82fb      	strh	r3, [r7, #22]
	val |= 0x00U;
	val <<= 8;
 80013c4:	8afb      	ldrh	r3, [r7, #22]
 80013c6:	021b      	lsls	r3, r3, #8
 80013c8:	82fb      	strh	r3, [r7, #22]
	uint16_t rx[2];
	uint32_t Rx;

	if (TDC_num == 0x01) {
 80013ca:	79bb      	ldrb	r3, [r7, #6]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d104      	bne.n	80013da <TDC_Read_24+0x2a>
		GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin << 16U; 	// CS1 Reset
 80013d0:	4b25      	ldr	r3, [pc, #148]	@ (8001468 <TDC_Read_24+0xb8>)
 80013d2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013d6:	619a      	str	r2, [r3, #24]
 80013d8:	e006      	b.n	80013e8 <TDC_Read_24+0x38>
	}
	else if (TDC_num == 0x02) {
 80013da:	79bb      	ldrb	r3, [r7, #6]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d103      	bne.n	80013e8 <TDC_Read_24+0x38>
		GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin << 16U; 	// CS2 Reset
 80013e0:	4b21      	ldr	r3, [pc, #132]	@ (8001468 <TDC_Read_24+0xb8>)
 80013e2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80013e6:	619a      	str	r2, [r3, #24]
	}

	#if 1
		SPI2->DR = val;		// Transmit Register Address
 80013e8:	4a20      	ldr	r2, [pc, #128]	@ (800146c <TDC_Read_24+0xbc>)
 80013ea:	8afb      	ldrh	r3, [r7, #22]
 80013ec:	60d3      	str	r3, [r2, #12]
		while ((SPI2->SR & SPI_FLAG_TXE) == (uint16_t)RESET) { ; }
 80013ee:	bf00      	nop
 80013f0:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <TDC_Read_24+0xbc>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d0f9      	beq.n	80013f0 <TDC_Read_24+0x40>
		while ((SPI2->SR & SPI_FLAG_RXNE) == (uint16_t)RESET){ ; }
 80013fc:	bf00      	nop
 80013fe:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <TDC_Read_24+0xbc>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f9      	beq.n	80013fe <TDC_Read_24+0x4e>
		rx[0] = SPI2->DR;
 800140a:	4b18      	ldr	r3, [pc, #96]	@ (800146c <TDC_Read_24+0xbc>)
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	b29b      	uxth	r3, r3
 8001410:	81bb      	strh	r3, [r7, #12]

		SPI2->DR = 0x0000;	// Transmit Dummy value
 8001412:	4b16      	ldr	r3, [pc, #88]	@ (800146c <TDC_Read_24+0xbc>)
 8001414:	2200      	movs	r2, #0
 8001416:	60da      	str	r2, [r3, #12]
		while ((SPI2->SR & SPI_FLAG_TXE) == (uint16_t)RESET){ ; }
 8001418:	bf00      	nop
 800141a:	4b14      	ldr	r3, [pc, #80]	@ (800146c <TDC_Read_24+0xbc>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f9      	beq.n	800141a <TDC_Read_24+0x6a>
		while ((SPI2->SR & SPI_FLAG_RXNE) == (uint16_t)RESET){ ; }
 8001426:	bf00      	nop
 8001428:	4b10      	ldr	r3, [pc, #64]	@ (800146c <TDC_Read_24+0xbc>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f9      	beq.n	8001428 <TDC_Read_24+0x78>
		rx[1] = SPI2->DR;
 8001434:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <TDC_Read_24+0xbc>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	b29b      	uxth	r3, r3
 800143a:	81fb      	strh	r3, [r7, #14]
		{
			txString("TDCRead24_SPI_Error\r\n");
		}

	#endif
	GPIOB->BSRR = SPI2_CS1_TDC_PB06_Pin;		// CS Set
 800143c:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <TDC_Read_24+0xb8>)
 800143e:	2240      	movs	r2, #64	@ 0x40
 8001440:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = SPI2_CS2_TDC_PB07_Pin;
 8001442:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <TDC_Read_24+0xb8>)
 8001444:	2280      	movs	r2, #128	@ 0x80
 8001446:	619a      	str	r2, [r3, #24]

	rx[0] &= 0x00FF;
 8001448:	89bb      	ldrh	r3, [r7, #12]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	b29b      	uxth	r3, r3
 800144e:	81bb      	strh	r3, [r7, #12]
	Rx = (rx[0] << 16) | (rx[1]);
 8001450:	89bb      	ldrh	r3, [r7, #12]
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	89fa      	ldrh	r2, [r7, #14]
 8001456:	4313      	orrs	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
	return Rx;
 800145a:	693b      	ldr	r3, [r7, #16]

}
 800145c:	4618      	mov	r0, r3
 800145e:	371c      	adds	r7, #28
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	40020400 	.word	0x40020400
 800146c:	40003800 	.word	0x40003800

08001470 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	463b      	mov	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <MX_ADC1_Init+0x98>)
 8001484:	4a21      	ldr	r2, [pc, #132]	@ (800150c <MX_ADC1_Init+0x9c>)
 8001486:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001488:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <MX_ADC1_Init+0x98>)
 800148a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800148e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001490:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <MX_ADC1_Init+0x98>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001496:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <MX_ADC1_Init+0x98>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <MX_ADC1_Init+0x98>)
 800149e:	2200      	movs	r2, #0
 80014a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014aa:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014b0:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014b2:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <MX_ADC1_Init+0xa0>)
 80014b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b6:	4b14      	ldr	r3, [pc, #80]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014be:	2201      	movs	r2, #1
 80014c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c2:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d0:	480d      	ldr	r0, [pc, #52]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014d2:	f001 fd3d 	bl	8002f50 <HAL_ADC_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014dc:	f000 fda4 	bl	8002028 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014e0:	2301      	movs	r3, #1
 80014e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e4:	2301      	movs	r3, #1
 80014e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ec:	463b      	mov	r3, r7
 80014ee:	4619      	mov	r1, r3
 80014f0:	4805      	ldr	r0, [pc, #20]	@ (8001508 <MX_ADC1_Init+0x98>)
 80014f2:	f001 fd71 	bl	8002fd8 <HAL_ADC_ConfigChannel>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80014fc:	f000 fd94 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000020c 	.word	0x2000020c
 800150c:	40012000 	.word	0x40012000
 8001510:	0f000001 	.word	0x0f000001

08001514 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a24      	ldr	r2, [pc, #144]	@ (80015c4 <HAL_ADC_MspInit+0xb0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d141      	bne.n	80015ba <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153e:	4a22      	ldr	r2, [pc, #136]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001544:	6453      	str	r3, [r2, #68]	@ 0x44
 8001546:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	4a1b      	ldr	r2, [pc, #108]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6313      	str	r3, [r2, #48]	@ 0x30
 8001562:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a14      	ldr	r2, [pc, #80]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <HAL_ADC_MspInit+0xb4>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_IN1_LDVOL_PA01_Pin;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800158e:	2303      	movs	r3, #3
 8001590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_IN1_LDVOL_PA01_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <HAL_ADC_MspInit+0xb8>)
 800159e:	f002 f8ed 	bl	800377c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_IN8_APDBIAS_PB00_Pin|ADC1_IN8_MAINVOL_PB01_Pin;
 80015a2:	2303      	movs	r3, #3
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a6:	2303      	movs	r3, #3
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	4806      	ldr	r0, [pc, #24]	@ (80015d0 <HAL_ADC_MspInit+0xbc>)
 80015b6:	f002 f8e1 	bl	800377c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3728      	adds	r7, #40	@ 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40012000 	.word	0x40012000
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000
 80015d0:	40020400 	.word	0x40020400

080015d4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015d8:	f3bf 8f4f 	dsb	sy
}
 80015dc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <__NVIC_SystemReset+0x24>)
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80015e6:	4904      	ldr	r1, [pc, #16]	@ (80015f8 <__NVIC_SystemReset+0x24>)
 80015e8:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <__NVIC_SystemReset+0x28>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80015ee:	f3bf 8f4f 	dsb	sy
}
 80015f2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <__NVIC_SystemReset+0x20>
 80015f8:	e000ed00 	.word	0xe000ed00
 80015fc:	05fa0004 	.word	0x05fa0004

08001600 <Com_Init>:
" 4) DRMT : Drive Motor\n"
" 5) RENC : Read Encoder\n"
" >> ";

void Com_Init()
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart1, (uint8_t*)start_txt, sizeof(start_txt) - 1, HAL_MAX_DELAY);
 8001604:	f04f 33ff 	mov.w	r3, #4294967295
 8001608:	2294      	movs	r2, #148	@ 0x94
 800160a:	4903      	ldr	r1, [pc, #12]	@ (8001618 <Com_Init+0x18>)
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <Com_Init+0x1c>)
 800160e:	f005 fd13 	bl	8007038 <HAL_UART_Transmit>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	0800abf0 	.word	0x0800abf0
 800161c:	20000514 	.word	0x20000514

08001620 <Com_DoCommand>:


void Com_DoCommand(const char *line)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
    if (line[0] == '\0') return;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d066      	beq.n	80016fe <Com_DoCommand+0xde>

    //STOP
    if (strstr(line, "STOP")) {
 8001630:	4935      	ldr	r1, [pc, #212]	@ (8001708 <Com_DoCommand+0xe8>)
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f007 fb8c 	bl	8008d50 <strstr>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d005      	beq.n	800164a <Com_DoCommand+0x2a>
    	htim8.Instance->CCR1 = 0;	//Stop motor
 800163e:	4b33      	ldr	r3, [pc, #204]	@ (800170c <Com_DoCommand+0xec>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2200      	movs	r2, #0
 8001644:	635a      	str	r2, [r3, #52]	@ 0x34
    	NVIC_SystemReset();
 8001646:	f7ff ffc5 	bl	80015d4 <__NVIC_SystemReset>
    	printf("stop\n");
    }

    //RTMP
    else if (strstr(line, "RTMP")) {
 800164a:	4931      	ldr	r1, [pc, #196]	@ (8001710 <Com_DoCommand+0xf0>)
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f007 fb7f 	bl	8008d50 <strstr>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d017      	beq.n	8001688 <Com_DoCommand+0x68>
    	Tmp117_Init(&hi2c2);
 8001658:	482e      	ldr	r0, [pc, #184]	@ (8001714 <Com_DoCommand+0xf4>)
 800165a:	f001 fa45 	bl	8002ae8 <Tmp117_Init>
    	while(cnt < 10) {
 800165e:	e00e      	b.n	800167e <Com_DoCommand+0x5e>
			Tmp117_Read(&hi2c2);
 8001660:	482c      	ldr	r0, [pc, #176]	@ (8001714 <Com_DoCommand+0xf4>)
 8001662:	f001 fa9b 	bl	8002b9c <Tmp117_Read>
			cnt++;
 8001666:	4b2c      	ldr	r3, [pc, #176]	@ (8001718 <Com_DoCommand+0xf8>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4b2a      	ldr	r3, [pc, #168]	@ (8001718 <Com_DoCommand+0xf8>)
 8001670:	701a      	strb	r2, [r3, #0]
			printf("%d\n", cnt);
 8001672:	4b29      	ldr	r3, [pc, #164]	@ (8001718 <Com_DoCommand+0xf8>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4828      	ldr	r0, [pc, #160]	@ (800171c <Com_DoCommand+0xfc>)
 800167a:	f007 fa11 	bl	8008aa0 <iprintf>
    	while(cnt < 10) {
 800167e:	4b26      	ldr	r3, [pc, #152]	@ (8001718 <Com_DoCommand+0xf8>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b09      	cmp	r3, #9
 8001684:	d9ec      	bls.n	8001660 <Com_DoCommand+0x40>
 8001686:	e032      	b.n	80016ee <Com_DoCommand+0xce>
    	}
    }

    //RDIS
    else if (strstr(line, "RDIS")) {
 8001688:	4925      	ldr	r1, [pc, #148]	@ (8001720 <Com_DoCommand+0x100>)
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f007 fb60 	bl	8008d50 <strstr>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d003      	beq.n	800169e <Com_DoCommand+0x7e>
    	HAL_TIM_Base_Start_IT(&htim2);
 8001696:	4823      	ldr	r0, [pc, #140]	@ (8001724 <Com_DoCommand+0x104>)
 8001698:	f004 f8a2 	bl	80057e0 <HAL_TIM_Base_Start_IT>
 800169c:	e027      	b.n	80016ee <Com_DoCommand+0xce>
    }

    //DRMT
    else if (strstr(line, "DRMT")) {
 800169e:	4922      	ldr	r1, [pc, #136]	@ (8001728 <Com_DoCommand+0x108>)
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f007 fb55 	bl	8008d50 <strstr>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d011      	beq.n	80016d0 <Com_DoCommand+0xb0>
    	printf("Drive Motor\n");
 80016ac:	481f      	ldr	r0, [pc, #124]	@ (800172c <Com_DoCommand+0x10c>)
 80016ae:	f007 fa67 	bl	8008b80 <puts>
    	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80016b2:	2100      	movs	r1, #0
 80016b4:	4815      	ldr	r0, [pc, #84]	@ (800170c <Com_DoCommand+0xec>)
 80016b6:	f004 f98b 	bl	80059d0 <HAL_TIM_PWM_Start>
    	HAL_Delay(500);
 80016ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016be:	f001 fc23 	bl	8002f08 <HAL_Delay>
    	HAL_GPIO_WritePin(GPIOC, FEEDBACK_SWITCH_PC14_Pin, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016c8:	4819      	ldr	r0, [pc, #100]	@ (8001730 <Com_DoCommand+0x110>)
 80016ca:	f002 f9eb 	bl	8003aa4 <HAL_GPIO_WritePin>
 80016ce:	e00e      	b.n	80016ee <Com_DoCommand+0xce>
    }

    //RENC
    else if (strstr(line, "RENC")) {
 80016d0:	4918      	ldr	r1, [pc, #96]	@ (8001734 <Com_DoCommand+0x114>)
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f007 fb3c 	bl	8008d50 <strstr>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <Com_DoCommand+0xc8>
    	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80016de:	2100      	movs	r1, #0
 80016e0:	4815      	ldr	r0, [pc, #84]	@ (8001738 <Com_DoCommand+0x118>)
 80016e2:	f004 fa97 	bl	8005c14 <HAL_TIM_IC_Start_IT>
 80016e6:	e002      	b.n	80016ee <Com_DoCommand+0xce>
    }

    else {
    	printf("Incorrect Command\n");
 80016e8:	4814      	ldr	r0, [pc, #80]	@ (800173c <Com_DoCommand+0x11c>)
 80016ea:	f007 fa49 	bl	8008b80 <puts>
    }

    HAL_UART_Transmit(&huart1, (uint8_t*)start_txt, sizeof(start_txt) - 1, HAL_MAX_DELAY);
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295
 80016f2:	2294      	movs	r2, #148	@ 0x94
 80016f4:	4912      	ldr	r1, [pc, #72]	@ (8001740 <Com_DoCommand+0x120>)
 80016f6:	4813      	ldr	r0, [pc, #76]	@ (8001744 <Com_DoCommand+0x124>)
 80016f8:	f005 fc9e 	bl	8007038 <HAL_UART_Transmit>
 80016fc:	e000      	b.n	8001700 <Com_DoCommand+0xe0>
    if (line[0] == '\0') return;
 80016fe:	bf00      	nop

}
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	0800ab3c 	.word	0x0800ab3c
 800170c:	200004c4 	.word	0x200004c4
 8001710:	0800ab44 	.word	0x0800ab44
 8001714:	20000288 	.word	0x20000288
 8001718:	20000260 	.word	0x20000260
 800171c:	0800ab4c 	.word	0x0800ab4c
 8001720:	0800ab50 	.word	0x0800ab50
 8001724:	20000434 	.word	0x20000434
 8001728:	0800ab58 	.word	0x0800ab58
 800172c:	0800ab60 	.word	0x0800ab60
 8001730:	40020800 	.word	0x40020800
 8001734:	0800ab6c 	.word	0x0800ab6c
 8001738:	200003ec 	.word	0x200003ec
 800173c:	0800ab74 	.word	0x0800ab74
 8001740:	0800abf0 	.word	0x0800abf0
 8001744:	20000514 	.word	0x20000514

08001748 <Com_OnRxChar>:


void Com_OnRxChar(uint8_t ch)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
    if (ch == '\r') {
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b0d      	cmp	r3, #13
 8001756:	d10f      	bne.n	8001778 <Com_OnRxChar+0x30>
        line[idx] = '\0';
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <Com_OnRxChar+0x58>)
 800175a:	881b      	ldrh	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <Com_OnRxChar+0x5c>)
 8001760:	2100      	movs	r1, #0
 8001762:	5499      	strb	r1, [r3, r2]
        Com_DoCommand((char*)line);
 8001764:	480f      	ldr	r0, [pc, #60]	@ (80017a4 <Com_OnRxChar+0x5c>)
 8001766:	f7ff ff5b 	bl	8001620 <Com_DoCommand>
        idx = 0;
 800176a:	4b0d      	ldr	r3, [pc, #52]	@ (80017a0 <Com_OnRxChar+0x58>)
 800176c:	2200      	movs	r2, #0
 800176e:	801a      	strh	r2, [r3, #0]
        line[0] = '\0';
 8001770:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <Com_OnRxChar+0x5c>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
        return;
 8001776:	e00f      	b.n	8001798 <Com_OnRxChar+0x50>
    }

    if (idx < RX_LINE_MAX - 1) {
 8001778:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <Com_OnRxChar+0x58>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	2b08      	cmp	r3, #8
 800177e:	d80b      	bhi.n	8001798 <Com_OnRxChar+0x50>
        line[idx] = ch;
 8001780:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <Com_OnRxChar+0x58>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	4619      	mov	r1, r3
 8001786:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <Com_OnRxChar+0x5c>)
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	5453      	strb	r3, [r2, r1]
        idx++;
 800178c:	4b04      	ldr	r3, [pc, #16]	@ (80017a0 <Com_OnRxChar+0x58>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b02      	ldr	r3, [pc, #8]	@ (80017a0 <Com_OnRxChar+0x58>)
 8001796:	801a      	strh	r2, [r3, #0]
    }
}
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	2000025e 	.word	0x2000025e
 80017a4:	20000254 	.word	0x20000254

080017a8 <enc_read>:
int end_enc_cnt = 0;
float rps = 15.0;
float integ = 0.0;
float prev_diff = 0.0;

void enc_read() {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0

	val = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 80017ac:	2100      	movs	r1, #0
 80017ae:	4821      	ldr	r0, [pc, #132]	@ (8001834 <enc_read+0x8c>)
 80017b0:	f004 fe6e 	bl	8006490 <HAL_TIM_ReadCapturedValue>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <enc_read+0x90>)
 80017ba:	601a      	str	r2, [r3, #0]
	if(val < prev_val) {
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <enc_read+0x90>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b1e      	ldr	r3, [pc, #120]	@ (800183c <enc_read+0x94>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	da04      	bge.n	80017d2 <enc_read+0x2a>
		enc_cnt++;
 80017c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <enc_read+0x98>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001840 <enc_read+0x98>)
 80017d0:	6013      	str	r3, [r2, #0]
	}

	if( (val - prev_val > 700) && (val - prev_val < 800) ) {
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <enc_read+0x90>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b19      	ldr	r3, [pc, #100]	@ (800183c <enc_read+0x94>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80017e0:	dd22      	ble.n	8001828 <enc_read+0x80>
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <enc_read+0x90>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4b15      	ldr	r3, [pc, #84]	@ (800183c <enc_read+0x94>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80017f0:	da1a      	bge.n	8001828 <enc_read+0x80>
		if(read_done == 1) {				// standard slit
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <enc_read+0x9c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d10b      	bne.n	8001812 <enc_read+0x6a>
			start_val = val;
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <enc_read+0x90>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a12      	ldr	r2, [pc, #72]	@ (8001848 <enc_read+0xa0>)
 8001800:	6013      	str	r3, [r2, #0]
			read_done = 0;
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <enc_read+0x9c>)
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
			start_enc_cnt = enc_cnt;
 8001808:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <enc_read+0x98>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0f      	ldr	r2, [pc, #60]	@ (800184c <enc_read+0xa4>)
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	e00a      	b.n	8001828 <enc_read+0x80>
		}
		else {								// next slit
			end_val = val;
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <enc_read+0x90>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a0e      	ldr	r2, [pc, #56]	@ (8001850 <enc_read+0xa8>)
 8001818:	6013      	str	r3, [r2, #0]
			read_done = 1;
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <enc_read+0x9c>)
 800181c:	2201      	movs	r2, #1
 800181e:	601a      	str	r2, [r3, #0]
			end_enc_cnt = enc_cnt;
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <enc_read+0x98>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <enc_read+0xac>)
 8001826:	6013      	str	r3, [r2, #0]
		}
	}

	 prev_val = val;
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <enc_read+0x90>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a03      	ldr	r2, [pc, #12]	@ (800183c <enc_read+0x94>)
 800182e:	6013      	str	r3, [r2, #0]
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200003ec 	.word	0x200003ec
 8001838:	20000268 	.word	0x20000268
 800183c:	20000264 	.word	0x20000264
 8001840:	20000278 	.word	0x20000278
 8001844:	20000008 	.word	0x20000008
 8001848:	2000026c 	.word	0x2000026c
 800184c:	2000027c 	.word	0x2000027c
 8001850:	20000270 	.word	0x20000270
 8001854:	20000280 	.word	0x20000280

08001858 <enc_calc>:

void enc_calc() {
 8001858:	b5b0      	push	{r4, r5, r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af02      	add	r7, sp, #8
	if( (start_val != 0) && (end_val != 0) ) {		// after reading  first standard slits
 800185e:	4b54      	ldr	r3, [pc, #336]	@ (80019b0 <enc_calc+0x158>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	f000 809a 	beq.w	800199c <enc_calc+0x144>
 8001868:	4b52      	ldr	r3, [pc, #328]	@ (80019b4 <enc_calc+0x15c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 8095 	beq.w	800199c <enc_calc+0x144>
		if(read_done == 1) {
 8001872:	4b51      	ldr	r3, [pc, #324]	@ (80019b8 <enc_calc+0x160>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b01      	cmp	r3, #1
 8001878:	f040 8090 	bne.w	800199c <enc_calc+0x144>
			slt_val = (end_val - start_val) + (end_enc_cnt - start_enc_cnt) * 65536;
 800187c:	4b4d      	ldr	r3, [pc, #308]	@ (80019b4 <enc_calc+0x15c>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b4b      	ldr	r3, [pc, #300]	@ (80019b0 <enc_calc+0x158>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	1ad2      	subs	r2, r2, r3
 8001886:	4b4d      	ldr	r3, [pc, #308]	@ (80019bc <enc_calc+0x164>)
 8001888:	6819      	ldr	r1, [r3, #0]
 800188a:	4b4d      	ldr	r3, [pc, #308]	@ (80019c0 <enc_calc+0x168>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	1acb      	subs	r3, r1, r3
 8001890:	041b      	lsls	r3, r3, #16
 8001892:	4413      	add	r3, r2
 8001894:	4a4b      	ldr	r2, [pc, #300]	@ (80019c4 <enc_calc+0x16c>)
 8001896:	6013      	str	r3, [r2, #0]
			start_val = end_val;
 8001898:	4b46      	ldr	r3, [pc, #280]	@ (80019b4 <enc_calc+0x15c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a44      	ldr	r2, [pc, #272]	@ (80019b0 <enc_calc+0x158>)
 800189e:	6013      	str	r3, [r2, #0]
			start_enc_cnt = end_enc_cnt;
 80018a0:	4b46      	ldr	r3, [pc, #280]	@ (80019bc <enc_calc+0x164>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a46      	ldr	r2, [pc, #280]	@ (80019c0 <enc_calc+0x168>)
 80018a6:	6013      	str	r3, [r2, #0]
			read_done = 0;
 80018a8:	4b43      	ldr	r3, [pc, #268]	@ (80019b8 <enc_calc+0x160>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
			if( (slt_val > 60000) && (slt_val < 70000) ) {	// except missing standard slit
 80018ae:	4b45      	ldr	r3, [pc, #276]	@ (80019c4 <enc_calc+0x16c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80018b6:	4293      	cmp	r3, r2
 80018b8:	dd70      	ble.n	800199c <enc_calc+0x144>
 80018ba:	4b42      	ldr	r3, [pc, #264]	@ (80019c4 <enc_calc+0x16c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a42      	ldr	r2, [pc, #264]	@ (80019c8 <enc_calc+0x170>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	dc6b      	bgt.n	800199c <enc_calc+0x144>
				rps = 1000000.0 / slt_val;
 80018c4:	4b3f      	ldr	r3, [pc, #252]	@ (80019c4 <enc_calc+0x16c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe4b 	bl	8000564 <__aeabi_i2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	a135      	add	r1, pc, #212	@ (adr r1, 80019a8 <enc_calc+0x150>)
 80018d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018d8:	f7fe ffd8 	bl	800088c <__aeabi_ddiv>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4610      	mov	r0, r2
 80018e2:	4619      	mov	r1, r3
 80018e4:	f7ff f980 	bl	8000be8 <__aeabi_d2f>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a38      	ldr	r2, [pc, #224]	@ (80019cc <enc_calc+0x174>)
 80018ec:	6013      	str	r3, [r2, #0]
				float dt = slt_val / 1000000.0;
 80018ee:	4b35      	ldr	r3, [pc, #212]	@ (80019c4 <enc_calc+0x16c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fe36 	bl	8000564 <__aeabi_i2d>
 80018f8:	a32b      	add	r3, pc, #172	@ (adr r3, 80019a8 <enc_calc+0x150>)
 80018fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fe:	f7fe ffc5 	bl	800088c <__aeabi_ddiv>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff f96d 	bl	8000be8 <__aeabi_d2f>
 800190e:	4603      	mov	r3, r0
 8001910:	607b      	str	r3, [r7, #4]
				if (rps < 15) {
 8001912:	4b2e      	ldr	r3, [pc, #184]	@ (80019cc <enc_calc+0x174>)
 8001914:	edd3 7a00 	vldr	s15, [r3]
 8001918:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800191c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001924:	d51c      	bpl.n	8001960 <enc_calc+0x108>
					printf("rps  = %.3f   \t diff = %.3f\n\n", rps, 15.0 - rps);
 8001926:	4b29      	ldr	r3, [pc, #164]	@ (80019cc <enc_calc+0x174>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fe2c 	bl	8000588 <__aeabi_f2d>
 8001930:	4604      	mov	r4, r0
 8001932:	460d      	mov	r5, r1
 8001934:	4b25      	ldr	r3, [pc, #148]	@ (80019cc <enc_calc+0x174>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fe25 	bl	8000588 <__aeabi_f2d>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	4922      	ldr	r1, [pc, #136]	@ (80019d0 <enc_calc+0x178>)
 8001948:	f7fe fcbe 	bl	80002c8 <__aeabi_dsub>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	e9cd 2300 	strd	r2, r3, [sp]
 8001954:	4622      	mov	r2, r4
 8001956:	462b      	mov	r3, r5
 8001958:	481e      	ldr	r0, [pc, #120]	@ (80019d4 <enc_calc+0x17c>)
 800195a:	f007 f8a1 	bl	8008aa0 <iprintf>
 800195e:	e019      	b.n	8001994 <enc_calc+0x13c>
				}
				else {
					printf("rps  = %.3f   \t diff = %.3f\n\n", rps, rps - 15.0);
 8001960:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <enc_calc+0x174>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fe0f 	bl	8000588 <__aeabi_f2d>
 800196a:	4604      	mov	r4, r0
 800196c:	460d      	mov	r5, r1
 800196e:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <enc_calc+0x174>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fe08 	bl	8000588 <__aeabi_f2d>
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	4b14      	ldr	r3, [pc, #80]	@ (80019d0 <enc_calc+0x178>)
 800197e:	f7fe fca3 	bl	80002c8 <__aeabi_dsub>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	e9cd 2300 	strd	r2, r3, [sp]
 800198a:	4622      	mov	r2, r4
 800198c:	462b      	mov	r3, r5
 800198e:	4811      	ldr	r0, [pc, #68]	@ (80019d4 <enc_calc+0x17c>)
 8001990:	f007 f886 	bl	8008aa0 <iprintf>
				}
				enc_speed(dt);
 8001994:	ed97 0a01 	vldr	s0, [r7, #4]
 8001998:	f000 f81e 	bl	80019d8 <enc_speed>
			}
		}
	}
}
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bdb0      	pop	{r4, r5, r7, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	00000000 	.word	0x00000000
 80019ac:	412e8480 	.word	0x412e8480
 80019b0:	2000026c 	.word	0x2000026c
 80019b4:	20000270 	.word	0x20000270
 80019b8:	20000008 	.word	0x20000008
 80019bc:	20000280 	.word	0x20000280
 80019c0:	2000027c 	.word	0x2000027c
 80019c4:	20000274 	.word	0x20000274
 80019c8:	0001116f 	.word	0x0001116f
 80019cc:	2000000c 	.word	0x2000000c
 80019d0:	402e0000 	.word	0x402e0000
 80019d4:	0800ab88 	.word	0x0800ab88

080019d8 <enc_speed>:

void enc_speed(float DT) {
 80019d8:	b480      	push	{r7}
 80019da:	b08b      	sub	sp, #44	@ 0x2c
 80019dc:	af00      	add	r7, sp, #0
 80019de:	ed87 0a01 	vstr	s0, [r7, #4]

	float prev_diff = 0.0;
 80019e2:	f04f 0300 	mov.w	r3, #0
 80019e6:	627b      	str	r3, [r7, #36]	@ 0x24

    float pulse = 2460.0;
 80019e8:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <enc_speed+0xdc>)
 80019ea:	623b      	str	r3, [r7, #32]
    float diff = 15.0 - rps;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <enc_speed+0xe0>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80019f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fa:	edc7 7a07 	vstr	s15, [r7, #28]
    float deriv = (diff - prev_diff) / DT;
 80019fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a02:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a06:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a0a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a12:	edc7 7a06 	vstr	s15, [r7, #24]
    integ += diff * DT;
 8001a16:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a22:	4b26      	ldr	r3, [pc, #152]	@ (8001abc <enc_speed+0xe4>)
 8001a24:	edd3 7a00 	vldr	s15, [r3]
 8001a28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2c:	4b23      	ldr	r3, [pc, #140]	@ (8001abc <enc_speed+0xe4>)
 8001a2e:	edc3 7a00 	vstr	s15, [r3]
    prev_diff = diff;
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24

    float Kp = 300.0;
 8001a36:	4b22      	ldr	r3, [pc, #136]	@ (8001ac0 <enc_speed+0xe8>)
 8001a38:	617b      	str	r3, [r7, #20]
	float Ki  = 800.0;
 8001a3a:	4b22      	ldr	r3, [pc, #136]	@ (8001ac4 <enc_speed+0xec>)
 8001a3c:	613b      	str	r3, [r7, #16]
	float Kd = 500.0;
 8001a3e:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <enc_speed+0xf0>)
 8001a40:	60fb      	str	r3, [r7, #12]

    float ctrl_sig = (Kp * diff) + (Ki * integ) + (Kd * deriv);
 8001a42:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a46:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <enc_speed+0xe4>)
 8001a50:	edd3 6a00 	vldr	s13, [r3]
 8001a54:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a60:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a64:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a70:	edc7 7a02 	vstr	s15, [r7, #8]

//    if(ctrl_sig > 2500.0 * DT) {
//    	ctrl_sig = 2500.0 * DT;
//    }

	htim8.Instance->CCR1 = pulse + ctrl_sig * DT;
 8001a74:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a78:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a80:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a88:	4b10      	ldr	r3, [pc, #64]	@ (8001acc <enc_speed+0xf4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a90:	ee17 2a90 	vmov	r2, s15
 8001a94:	635a      	str	r2, [r3, #52]	@ 0x34
	pulse = htim8.Instance->CCR1;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <enc_speed+0xf4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa4:	edc7 7a08 	vstr	s15, [r7, #32]

}
 8001aa8:	bf00      	nop
 8001aaa:	372c      	adds	r7, #44	@ 0x2c
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	4519c000 	.word	0x4519c000
 8001ab8:	2000000c 	.word	0x2000000c
 8001abc:	20000284 	.word	0x20000284
 8001ac0:	43960000 	.word	0x43960000
 8001ac4:	44480000 	.word	0x44480000
 8001ac8:	43fa0000 	.word	0x43fa0000
 8001acc:	200004c4 	.word	0x200004c4

08001ad0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	@ 0x28
 8001ad4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	4b78      	ldr	r3, [pc, #480]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a77      	ldr	r2, [pc, #476]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001af0:	f043 0304 	orr.w	r3, r3, #4
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b75      	ldr	r3, [pc, #468]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0304 	and.w	r3, r3, #4
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b71      	ldr	r3, [pc, #452]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a70      	ldr	r2, [pc, #448]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b6e      	ldr	r3, [pc, #440]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b6a      	ldr	r3, [pc, #424]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a69      	ldr	r2, [pc, #420]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b67      	ldr	r3, [pc, #412]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	4b63      	ldr	r3, [pc, #396]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a62      	ldr	r2, [pc, #392]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b44:	f043 0302 	orr.w	r3, r3, #2
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b60      	ldr	r3, [pc, #384]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	603b      	str	r3, [r7, #0]
 8001b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b60:	f043 0308 	orr.w	r3, r3, #8
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b59      	ldr	r3, [pc, #356]	@ (8001ccc <MX_GPIO_Init+0x1fc>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	603b      	str	r3, [r7, #0]
 8001b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DETECT1_PULSE_PC13_Pin|FEEDBACK_SWITCH_PC14_Pin|DETECT_PULSE_PC15_Pin|SPI3_CS_BIASCTRL_PC00_Pin
 8001b72:	2200      	movs	r2, #0
 8001b74:	f24e 3181 	movw	r1, #58241	@ 0xe381
 8001b78:	4855      	ldr	r0, [pc, #340]	@ (8001cd0 <MX_GPIO_Init+0x200>)
 8001b7a:	f001 ff93 	bl	8003aa4 <HAL_GPIO_WritePin>
                          |GUIDE_LD_PC07_Pin|ERR_PULSE_Pin|IND_RED_LED_PC09_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_TRIG_PB02_Pin|ENET_SCSn_Pin|ENET_RSTn_Pin|ENET_INTn_Pin
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f24d 3124 	movw	r1, #54052	@ 0xd324
 8001b84:	4853      	ldr	r0, [pc, #332]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001b86:	f001 ff8d 	bl	8003aa4 <HAL_GPIO_WritePin>
                          |IND_BLU_LED_PB05_Pin|REF_SIG_PB08_Pin|IND_GRN_LED_PB09_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS1_TDC_PB06_Pin|SPI2_CS2_TDC_PB07_Pin, GPIO_PIN_SET);
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	21c0      	movs	r1, #192	@ 0xc0
 8001b8e:	4851      	ldr	r0, [pc, #324]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001b90:	f001 ff88 	bl	8003aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DETECT1_PULSE_PC13_Pin FEEDBACK_SWITCH_PC14_Pin DETECT_PULSE_PC15_Pin GUIDE_LD_PC07_Pin
                           ERR_PULSE_Pin IND_RED_LED_PC09_Pin */
  GPIO_InitStruct.Pin = DETECT1_PULSE_PC13_Pin|FEEDBACK_SWITCH_PC14_Pin|DETECT_PULSE_PC15_Pin|GUIDE_LD_PC07_Pin
 8001b94:	f24e 3380 	movw	r3, #58240	@ 0xe380
 8001b98:	617b      	str	r3, [r7, #20]
                          |ERR_PULSE_Pin|IND_RED_LED_PC09_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	4619      	mov	r1, r3
 8001bac:	4848      	ldr	r0, [pc, #288]	@ (8001cd0 <MX_GPIO_Init+0x200>)
 8001bae:	f001 fde5 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_BIASCTRL_PC00_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_BIASCTRL_PC00_Pin;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_BIASCTRL_PC00_GPIO_Port, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4841      	ldr	r0, [pc, #260]	@ (8001cd0 <MX_GPIO_Init+0x200>)
 8001bca:	f001 fdd7 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001bce:	2311      	movs	r3, #17
 8001bd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	4619      	mov	r1, r3
 8001be0:	483d      	ldr	r0, [pc, #244]	@ (8001cd8 <MX_GPIO_Init+0x208>)
 8001be2:	f001 fdcb 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_VER_0_Pin R4_VER_1_Pin R4_VER_2_Pin R4_VER_3_Pin */
  GPIO_InitStruct.Pin = R4_VER_0_Pin|R4_VER_1_Pin|R4_VER_2_Pin|R4_VER_3_Pin;
 8001be6:	f641 030c 	movw	r3, #6156	@ 0x180c
 8001bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4837      	ldr	r0, [pc, #220]	@ (8001cd8 <MX_GPIO_Init+0x208>)
 8001bfc:	f001 fdbe 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : TDC_INTB1_PC4_Pin TDC_INTB2_PC5_Pin */
  GPIO_InitStruct.Pin = TDC_INTB1_PC4_Pin|TDC_INTB2_PC5_Pin;
 8001c00:	2330      	movs	r3, #48	@ 0x30
 8001c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	4619      	mov	r1, r3
 8001c12:	482f      	ldr	r0, [pc, #188]	@ (8001cd0 <MX_GPIO_Init+0x200>)
 8001c14:	f001 fdb2 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_TRIG_PB02_Pin */
  GPIO_InitStruct.Pin = LD_TRIG_PB02_Pin;
 8001c18:	2304      	movs	r3, #4
 8001c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c20:	2302      	movs	r3, #2
 8001c22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_TRIG_PB02_GPIO_Port, &GPIO_InitStruct);
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4829      	ldr	r0, [pc, #164]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001c30:	f001 fda4 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : ENET_SCSn_Pin ENET_RSTn_Pin ENET_INTn_Pin */
  GPIO_InitStruct.Pin = ENET_SCSn_Pin|ENET_RSTn_Pin|ENET_INTn_Pin;
 8001c34:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c42:	2302      	movs	r3, #2
 8001c44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c46:	f107 0314 	add.w	r3, r7, #20
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4821      	ldr	r0, [pc, #132]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001c4e:	f001 fd95 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c52:	2304      	movs	r3, #4
 8001c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c56:	2303      	movs	r3, #3
 8001c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	481d      	ldr	r0, [pc, #116]	@ (8001cdc <MX_GPIO_Init+0x20c>)
 8001c66:	f001 fd89 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : IND_BLU_LED_PB05_Pin IND_GRN_LED_PB09_Pin */
  GPIO_InitStruct.Pin = IND_BLU_LED_PB05_Pin|IND_GRN_LED_PB09_Pin;
 8001c6a:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8001c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c70:	2301      	movs	r3, #1
 8001c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	4619      	mov	r1, r3
 8001c82:	4814      	ldr	r0, [pc, #80]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001c84:	f001 fd7a 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS1_TDC_PB06_Pin SPI2_CS2_TDC_PB07_Pin */
  GPIO_InitStruct.Pin = SPI2_CS1_TDC_PB06_Pin|SPI2_CS2_TDC_PB07_Pin;
 8001c88:	23c0      	movs	r3, #192	@ 0xc0
 8001c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c90:	2301      	movs	r3, #1
 8001c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001ca0:	f001 fd6c 	bl	800377c <HAL_GPIO_Init>

  /*Configure GPIO pin : REF_SIG_PB08_Pin */
  GPIO_InitStruct.Pin = REF_SIG_PB08_Pin;
 8001ca4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(REF_SIG_PB08_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	@ (8001cd4 <MX_GPIO_Init+0x204>)
 8001cbe:	f001 fd5d 	bl	800377c <HAL_GPIO_Init>

}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	@ 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40020800 	.word	0x40020800
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	40020c00 	.word	0x40020c00

08001ce0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001ce6:	4a13      	ldr	r2, [pc, #76]	@ (8001d34 <MX_I2C2_Init+0x54>)
 8001ce8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001cec:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <MX_I2C2_Init+0x58>)
 8001cee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001cfe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d02:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d04:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d0a:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001d12:	2240      	movs	r2, #64	@ 0x40
 8001d14:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d16:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	@ (8001d30 <MX_I2C2_Init+0x50>)
 8001d1e:	f001 fedb 	bl	8003ad8 <HAL_I2C_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001d28:	f000 f97e 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000288 	.word	0x20000288
 8001d34:	40005800 	.word	0x40005800
 8001d38:	00061a80 	.word	0x00061a80

08001d3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a29      	ldr	r2, [pc, #164]	@ (8001e00 <HAL_I2C_MspInit+0xc4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d14b      	bne.n	8001df6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b28      	ldr	r3, [pc, #160]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a27      	ldr	r2, [pc, #156]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b25      	ldr	r3, [pc, #148]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b21      	ldr	r3, [pc, #132]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a20      	ldr	r2, [pc, #128]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_TEMP_PB10_Pin;
 8001d96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d9c:	2312      	movs	r3, #18
 8001d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001da8:	2304      	movs	r3, #4
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C2_SCL_TEMP_PB10_GPIO_Port, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	4815      	ldr	r0, [pc, #84]	@ (8001e08 <HAL_I2C_MspInit+0xcc>)
 8001db4:	f001 fce2 	bl	800377c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C2_SDA_TEMP_PC12_Pin;
 8001db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dbe:	2312      	movs	r3, #18
 8001dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C2_SDA_TEMP_PC12_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	480d      	ldr	r0, [pc, #52]	@ (8001e0c <HAL_I2C_MspInit+0xd0>)
 8001dd6:	f001 fcd1 	bl	800377c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	4a08      	ldr	r2, [pc, #32]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001de4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HAL_I2C_MspInit+0xc8>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001df6:	bf00      	nop
 8001df8:	3728      	adds	r7, #40	@ 0x28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40005800 	.word	0x40005800
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020400 	.word	0x40020400
 8001e0c:	40020800 	.word	0x40020800

08001e10 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch){
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 	uint8_t c = (uint8_t)ch;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	73fb      	strb	r3, [r7, #15]
 	HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 8001e1e:	f107 010f 	add.w	r1, r7, #15
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	2201      	movs	r2, #1
 8001e28:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <__io_putchar+0x28>)
 8001e2a:	f005 f905 	bl	8007038 <HAL_UART_Transmit>
     return ch;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 }
 8001e30:	4618      	mov	r0, r3
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20000514 	.word	0x20000514

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e40:	f000 fff0 	bl	8002e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e44:	f000 f838 	bl	8001eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e48:	f7ff fe42 	bl	8001ad0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001e4c:	f000 f8f2 	bl	8002034 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001e50:	f000 ff44 	bl	8002cdc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001e54:	f7ff fb0c 	bl	8001470 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001e58:	f000 fbc4 	bl	80025e4 <MX_TIM1_Init>
  MX_SPI2_Init();
 8001e5c:	f000 f920 	bl	80020a0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001e60:	f000 f956 	bl	8002110 <MX_SPI3_Init>
  MX_I2C2_Init();
 8001e64:	f7ff ff3c 	bl	8001ce0 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001e68:	f000 fc30 	bl	80026cc <MX_TIM2_Init>
  MX_TIM8_Init();
 8001e6c:	f000 fcc8 	bl	8002800 <MX_TIM8_Init>
  MX_TIM3_Init();
 8001e70:	f000 fc78 	bl	8002764 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB,IND_GRN_LED_PB09_Pin,GPIO_PIN_SET);
 8001e74:	2201      	movs	r2, #1
 8001e76:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e7a:	480b      	ldr	r0, [pc, #44]	@ (8001ea8 <main+0x6c>)
 8001e7c:	f001 fe12 	bl	8003aa4 <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart1, &rx_ch, 1);		// use for UART (TeraTerm)
 8001e80:	2201      	movs	r2, #1
 8001e82:	490a      	ldr	r1, [pc, #40]	@ (8001eac <main+0x70>)
 8001e84:	480a      	ldr	r0, [pc, #40]	@ (8001eb0 <main+0x74>)
 8001e86:	f005 f962 	bl	800714e <HAL_UART_Receive_IT>
  Com_Init();
 8001e8a:	f7ff fbb9 	bl	8001600 <Com_Init>
  __HAL_SPI_ENABLE(&hspi2);
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <main+0x78>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <main+0x78>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e9c:	601a      	str	r2, [r3, #0]
  TDC_Init();
 8001e9e:	f7ff f97f 	bl	80011a0 <TDC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		  enc_calc();
 8001ea2:	f7ff fcd9 	bl	8001858 <enc_calc>
 8001ea6:	e7fc      	b.n	8001ea2 <main+0x66>
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	200002dc 	.word	0x200002dc
 8001eb0:	20000514 	.word	0x20000514
 8001eb4:	20000338 	.word	0x20000338

08001eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b094      	sub	sp, #80	@ 0x50
 8001ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	2234      	movs	r2, #52	@ 0x34
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f006 ff3a 	bl	8008d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ecc:	f107 0308 	add.w	r3, r7, #8
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001edc:	2300      	movs	r3, #0
 8001ede:	607b      	str	r3, [r7, #4]
 8001ee0:	4b2c      	ldr	r3, [pc, #176]	@ (8001f94 <SystemClock_Config+0xdc>)
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee4:	4a2b      	ldr	r2, [pc, #172]	@ (8001f94 <SystemClock_Config+0xdc>)
 8001ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eec:	4b29      	ldr	r3, [pc, #164]	@ (8001f94 <SystemClock_Config+0xdc>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ef8:	2300      	movs	r3, #0
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	4b26      	ldr	r3, [pc, #152]	@ (8001f98 <SystemClock_Config+0xe0>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a25      	ldr	r2, [pc, #148]	@ (8001f98 <SystemClock_Config+0xe0>)
 8001f02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	4b23      	ldr	r3, [pc, #140]	@ (8001f98 <SystemClock_Config+0xe0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f10:	603b      	str	r3, [r7, #0]
 8001f12:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f14:	2301      	movs	r3, #1
 8001f16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f1c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f22:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f26:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001f28:	230c      	movs	r3, #12
 8001f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001f2c:	23b4      	movs	r3, #180	@ 0xb4
 8001f2e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f30:	2302      	movs	r3, #2
 8001f32:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f34:	2302      	movs	r3, #2
 8001f36:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	4618      	mov	r0, r3
 8001f42:	f003 f8d7 	bl	80050f4 <HAL_RCC_OscConfig>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001f4c:	f000 f86c 	bl	8002028 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f50:	f002 fdbc 	bl	8004acc <HAL_PWREx_EnableOverDrive>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001f5a:	f000 f865 	bl	8002028 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f5e:	230f      	movs	r3, #15
 8001f60:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f62:	2302      	movs	r3, #2
 8001f64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f6a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f74:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f76:	f107 0308 	add.w	r3, r7, #8
 8001f7a:	2105      	movs	r1, #5
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f002 fdf5 	bl	8004b6c <HAL_RCC_ClockConfig>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001f88:	f000 f84e 	bl	8002028 <Error_Handler>
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	3750      	adds	r7, #80	@ 0x50
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40007000 	.word	0x40007000

08001f9c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


// Turn on LD by using TIM2 //
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]

	if (htim->Instance == htim2.Instance) {
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b04      	ldr	r3, [pc, #16]	@ (8001fbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d101      	bne.n	8001fb4 <HAL_TIM_PeriodElapsedCallback+0x18>
		LD_ON();
 8001fb0:	f7ff f802 	bl	8000fb8 <LD_ON>
	}
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000434 	.word	0x20000434

08001fc0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a06      	ldr	r2, [pc, #24]	@ (8001fe8 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d105      	bne.n	8001fde <HAL_TIM_IC_CaptureCallback+0x1e>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	7f1b      	ldrb	r3, [r3, #28]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_TIM_IC_CaptureCallback+0x1e>
		enc_read();
 8001fda:	f7ff fbe5 	bl	80017a8 <enc_read>
	}
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40010000 	.word	0x40010000

08001fec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

	 if (huart->Instance == USART1) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a08      	ldr	r2, [pc, #32]	@ (800201c <HAL_UART_RxCpltCallback+0x30>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d109      	bne.n	8002012 <HAL_UART_RxCpltCallback+0x26>
		 Com_OnRxChar(rx_ch);
 8001ffe:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <HAL_UART_RxCpltCallback+0x34>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fba0 	bl	8001748 <Com_OnRxChar>
		 HAL_UART_Receive_IT(&huart1, &rx_ch, 1);
 8002008:	2201      	movs	r2, #1
 800200a:	4905      	ldr	r1, [pc, #20]	@ (8002020 <HAL_UART_RxCpltCallback+0x34>)
 800200c:	4805      	ldr	r0, [pc, #20]	@ (8002024 <HAL_UART_RxCpltCallback+0x38>)
 800200e:	f005 f89e 	bl	800714e <HAL_UART_Receive_IT>
	}
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40011000 	.word	0x40011000
 8002020:	200002dc 	.word	0x200002dc
 8002024:	20000514 	.word	0x20000514

08002028 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800202c:	b672      	cpsid	i
}
 800202e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <Error_Handler+0x8>

08002034 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002038:	4b17      	ldr	r3, [pc, #92]	@ (8002098 <MX_SPI1_Init+0x64>)
 800203a:	4a18      	ldr	r2, [pc, #96]	@ (800209c <MX_SPI1_Init+0x68>)
 800203c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800203e:	4b16      	ldr	r3, [pc, #88]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002040:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002044:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002046:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800204c:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <MX_SPI1_Init+0x64>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002052:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002058:	4b0f      	ldr	r3, [pc, #60]	@ (8002098 <MX_SPI1_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800205e:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002060:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002064:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002066:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002068:	2200      	movs	r2, #0
 800206a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800206c:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <MX_SPI1_Init+0x64>)
 800206e:	2200      	movs	r2, #0
 8002070:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002072:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002078:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <MX_SPI1_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002080:	220a      	movs	r2, #10
 8002082:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002084:	4804      	ldr	r0, [pc, #16]	@ (8002098 <MX_SPI1_Init+0x64>)
 8002086:	f003 fad3 	bl	8005630 <HAL_SPI_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002090:	f7ff ffca 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200002e0 	.word	0x200002e0
 800209c:	40013000 	.word	0x40013000

080020a0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80020a4:	4b18      	ldr	r3, [pc, #96]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020a6:	4a19      	ldr	r2, [pc, #100]	@ (800210c <MX_SPI2_Init+0x6c>)
 80020a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80020aa:	4b17      	ldr	r3, [pc, #92]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80020b2:	4b15      	ldr	r3, [pc, #84]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80020b8:	4b13      	ldr	r3, [pc, #76]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020be:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020c0:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80020cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020da:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020dc:	2200      	movs	r2, #0
 80020de:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020e0:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020e6:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020ee:	220a      	movs	r2, #10
 80020f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020f2:	4805      	ldr	r0, [pc, #20]	@ (8002108 <MX_SPI2_Init+0x68>)
 80020f4:	f003 fa9c 	bl	8005630 <HAL_SPI_Init>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80020fe:	f7ff ff93 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20000338 	.word	0x20000338
 800210c:	40003800 	.word	0x40003800

08002110 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002114:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002116:	4a19      	ldr	r2, [pc, #100]	@ (800217c <MX_SPI3_Init+0x6c>)
 8002118:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800211a:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <MX_SPI3_Init+0x68>)
 800211c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002120:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8002128:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <MX_SPI3_Init+0x68>)
 800212a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800212e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002132:	2200      	movs	r2, #0
 8002134:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002136:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002138:	2200      	movs	r2, #0
 800213a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <MX_SPI3_Init+0x68>)
 800213e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002142:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002144:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800214a:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <MX_SPI3_Init+0x68>)
 800214c:	2200      	movs	r2, #0
 800214e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002152:	2200      	movs	r2, #0
 8002154:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002156:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002158:	2200      	movs	r2, #0
 800215a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <MX_SPI3_Init+0x68>)
 800215e:	220a      	movs	r2, #10
 8002160:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002162:	4805      	ldr	r0, [pc, #20]	@ (8002178 <MX_SPI3_Init+0x68>)
 8002164:	f003 fa64 	bl	8005630 <HAL_SPI_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800216e:	f7ff ff5b 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000390 	.word	0x20000390
 800217c:	40003c00 	.word	0x40003c00

08002180 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	@ 0x38
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a63      	ldr	r2, [pc, #396]	@ (800232c <HAL_SPI_MspInit+0x1ac>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d12c      	bne.n	80021fc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	623b      	str	r3, [r7, #32]
 80021a6:	4b62      	ldr	r3, [pc, #392]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021aa:	4a61      	ldr	r2, [pc, #388]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021ba:	623b      	str	r3, [r7, #32]
 80021bc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
 80021c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	4a5a      	ldr	r2, [pc, #360]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ce:	4b58      	ldr	r3, [pc, #352]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	61fb      	str	r3, [r7, #28]
 80021d8:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_ETHERNET_PA05_Pin|SPI1_MISO_ETHERNET_PA06_Pin|SPI1_MOSI_ETHERNET_PA07_Pin;
 80021da:	23e0      	movs	r3, #224	@ 0xe0
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021ea:	2305      	movs	r3, #5
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f2:	4619      	mov	r1, r3
 80021f4:	484f      	ldr	r0, [pc, #316]	@ (8002334 <HAL_SPI_MspInit+0x1b4>)
 80021f6:	f001 fac1 	bl	800377c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80021fa:	e092      	b.n	8002322 <HAL_SPI_MspInit+0x1a2>
  else if(spiHandle->Instance==SPI2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a4d      	ldr	r2, [pc, #308]	@ (8002338 <HAL_SPI_MspInit+0x1b8>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d14b      	bne.n	800229e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
 800220a:	4b49      	ldr	r3, [pc, #292]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	4a48      	ldr	r2, [pc, #288]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002214:	6413      	str	r3, [r2, #64]	@ 0x40
 8002216:	4b46      	ldr	r3, [pc, #280]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	4b42      	ldr	r3, [pc, #264]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a41      	ldr	r2, [pc, #260]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 800222c:	f043 0304 	orr.w	r3, r3, #4
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b3f      	ldr	r3, [pc, #252]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	4b3b      	ldr	r3, [pc, #236]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a3a      	ldr	r2, [pc, #232]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b38      	ldr	r3, [pc, #224]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SPI2_MISO_TDC_PC02_Pin|SPI2_MOSI_TDC_PC03_Pin;
 800225a:	230c      	movs	r3, #12
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800226a:	2305      	movs	r3, #5
 800226c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800226e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002272:	4619      	mov	r1, r3
 8002274:	4831      	ldr	r0, [pc, #196]	@ (800233c <HAL_SPI_MspInit+0x1bc>)
 8002276:	f001 fa81 	bl	800377c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_SCLK_TDC_PB13_Pin;
 800227a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800228c:	2305      	movs	r3, #5
 800228e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI2_SCLK_TDC_PB13_GPIO_Port, &GPIO_InitStruct);
 8002290:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002294:	4619      	mov	r1, r3
 8002296:	482a      	ldr	r0, [pc, #168]	@ (8002340 <HAL_SPI_MspInit+0x1c0>)
 8002298:	f001 fa70 	bl	800377c <HAL_GPIO_Init>
}
 800229c:	e041      	b.n	8002322 <HAL_SPI_MspInit+0x1a2>
  else if(spiHandle->Instance==SPI3)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a28      	ldr	r2, [pc, #160]	@ (8002344 <HAL_SPI_MspInit+0x1c4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d13c      	bne.n	8002322 <HAL_SPI_MspInit+0x1a2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c4:	2300      	movs	r3, #0
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	4b19      	ldr	r3, [pc, #100]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022cc:	4a18      	ldr	r2, [pc, #96]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022ce:	f043 0304 	orr.w	r3, r3, #4
 80022d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d4:	4b16      	ldr	r3, [pc, #88]	@ (8002330 <HAL_SPI_MspInit+0x1b0>)
 80022d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI3_MOSI_BIASCTRL_PC01_Pin;
 80022e0:	2302      	movs	r3, #2
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ec:	2303      	movs	r3, #3
 80022ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 80022f0:	2305      	movs	r3, #5
 80022f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI3_MOSI_BIASCTRL_PC01_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f8:	4619      	mov	r1, r3
 80022fa:	4810      	ldr	r0, [pc, #64]	@ (800233c <HAL_SPI_MspInit+0x1bc>)
 80022fc:	f001 fa3e 	bl	800377c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_BIASCTRL_PC10_Pin|GPIO_PIN_11;
 8002300:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230e:	2303      	movs	r3, #3
 8002310:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002312:	2306      	movs	r3, #6
 8002314:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002316:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231a:	4619      	mov	r1, r3
 800231c:	4807      	ldr	r0, [pc, #28]	@ (800233c <HAL_SPI_MspInit+0x1bc>)
 800231e:	f001 fa2d 	bl	800377c <HAL_GPIO_Init>
}
 8002322:	bf00      	nop
 8002324:	3738      	adds	r7, #56	@ 0x38
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40013000 	.word	0x40013000
 8002330:	40023800 	.word	0x40023800
 8002334:	40020000 	.word	0x40020000
 8002338:	40003800 	.word	0x40003800
 800233c:	40020800 	.word	0x40020800
 8002340:	40020400 	.word	0x40020400
 8002344:	40003c00 	.word	0x40003c00

08002348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <HAL_MspInit+0x4c>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002356:	4a0f      	ldr	r2, [pc, #60]	@ (8002394 <HAL_MspInit+0x4c>)
 8002358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800235c:	6453      	str	r3, [r2, #68]	@ 0x44
 800235e:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <HAL_MspInit+0x4c>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <HAL_MspInit+0x4c>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	4a08      	ldr	r2, [pc, #32]	@ (8002394 <HAL_MspInit+0x4c>)
 8002374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002378:	6413      	str	r3, [r2, #64]	@ 0x40
 800237a:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <HAL_MspInit+0x4c>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40023800 	.word	0x40023800

08002398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <NMI_Handler+0x4>

080023a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <HardFault_Handler+0x4>

080023a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <MemManage_Handler+0x4>

080023b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <BusFault_Handler+0x4>

080023b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <UsageFault_Handler+0x4>

080023c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ee:	f000 fd6b 	bl	8002ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023fc:	4802      	ldr	r0, [pc, #8]	@ (8002408 <TIM1_CC_IRQHandler+0x10>)
 80023fe:	f003 fd31 	bl	8005e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200003ec 	.word	0x200003ec

0800240c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002410:	4802      	ldr	r0, [pc, #8]	@ (800241c <TIM2_IRQHandler+0x10>)
 8002412:	f003 fd27 	bl	8005e64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000434 	.word	0x20000434

08002420 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <USART1_IRQHandler+0x10>)
 8002426:	f004 feb7 	bl	8007198 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000514 	.word	0x20000514

08002434 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return 1;
 8002438:	2301      	movs	r3, #1
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_kill>:

int _kill(int pid, int sig)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800244e:	f006 fcdf 	bl	8008e10 <__errno>
 8002452:	4603      	mov	r3, r0
 8002454:	2216      	movs	r2, #22
 8002456:	601a      	str	r2, [r3, #0]
  return -1;
 8002458:	f04f 33ff 	mov.w	r3, #4294967295
}
 800245c:	4618      	mov	r0, r3
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <_exit>:

void _exit (int status)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800246c:	f04f 31ff 	mov.w	r1, #4294967295
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7ff ffe7 	bl	8002444 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002476:	bf00      	nop
 8002478:	e7fd      	b.n	8002476 <_exit+0x12>

0800247a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b086      	sub	sp, #24
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002486:	2300      	movs	r3, #0
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	e00a      	b.n	80024a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800248c:	f3af 8000 	nop.w
 8002490:	4601      	mov	r1, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	60ba      	str	r2, [r7, #8]
 8002498:	b2ca      	uxtb	r2, r1
 800249a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	3301      	adds	r3, #1
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	dbf0      	blt.n	800248c <_read+0x12>
  }

  return len;
 80024aa:	687b      	ldr	r3, [r7, #4]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c0:	2300      	movs	r3, #0
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	e009      	b.n	80024da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	60ba      	str	r2, [r7, #8]
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff fc9e 	bl	8001e10 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	3301      	adds	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	429a      	cmp	r2, r3
 80024e0:	dbf1      	blt.n	80024c6 <_write+0x12>
  }
  return len;
 80024e2:	687b      	ldr	r3, [r7, #4]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_close>:

int _close(int file)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002514:	605a      	str	r2, [r3, #4]
  return 0;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_isatty>:

int _isatty(int file)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800252c:	2301      	movs	r3, #1
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800253a:	b480      	push	{r7}
 800253c:	b085      	sub	sp, #20
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800255c:	4a14      	ldr	r2, [pc, #80]	@ (80025b0 <_sbrk+0x5c>)
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <_sbrk+0x60>)
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002568:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <_sbrk+0x64>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d102      	bne.n	8002576 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002570:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <_sbrk+0x64>)
 8002572:	4a12      	ldr	r2, [pc, #72]	@ (80025bc <_sbrk+0x68>)
 8002574:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <_sbrk+0x64>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	429a      	cmp	r2, r3
 8002582:	d207      	bcs.n	8002594 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002584:	f006 fc44 	bl	8008e10 <__errno>
 8002588:	4603      	mov	r3, r0
 800258a:	220c      	movs	r2, #12
 800258c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	e009      	b.n	80025a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002594:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <_sbrk+0x64>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800259a:	4b07      	ldr	r3, [pc, #28]	@ (80025b8 <_sbrk+0x64>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4413      	add	r3, r2
 80025a2:	4a05      	ldr	r2, [pc, #20]	@ (80025b8 <_sbrk+0x64>)
 80025a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025a6:	68fb      	ldr	r3, [r7, #12]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20020000 	.word	0x20020000
 80025b4:	00004000 	.word	0x00004000
 80025b8:	200003e8 	.word	0x200003e8
 80025bc:	200006b0 	.word	0x200006b0

080025c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c4:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <SystemInit+0x20>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <SystemInit+0x20>)
 80025cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ea:	f107 0318 	add.w	r3, r7, #24
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	605a      	str	r2, [r3, #4]
 80025f4:	609a      	str	r2, [r3, #8]
 80025f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f8:	f107 0310 	add.w	r3, r7, #16
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002602:	463b      	mov	r3, r7
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800260e:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002610:	4a2d      	ldr	r2, [pc, #180]	@ (80026c8 <MX_TIM1_Init+0xe4>)
 8002612:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8002614:	4b2b      	ldr	r3, [pc, #172]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002616:	22b3      	movs	r2, #179	@ 0xb3
 8002618:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800261a:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002620:	4b28      	ldr	r3, [pc, #160]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002622:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002626:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002628:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800262e:	4b25      	ldr	r3, [pc, #148]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002630:	2200      	movs	r2, #0
 8002632:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002634:	4b23      	ldr	r3, [pc, #140]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002636:	2200      	movs	r2, #0
 8002638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800263a:	4822      	ldr	r0, [pc, #136]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 800263c:	f003 f881 	bl	8005742 <HAL_TIM_Base_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8002646:	f7ff fcef 	bl	8002028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800264a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800264e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002650:	f107 0318 	add.w	r3, r7, #24
 8002654:	4619      	mov	r1, r3
 8002656:	481b      	ldr	r0, [pc, #108]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002658:	f003 fe52 	bl	8006300 <HAL_TIM_ConfigClockSource>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002662:	f7ff fce1 	bl	8002028 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002666:	4817      	ldr	r0, [pc, #92]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002668:	f003 fa7a 	bl	8005b60 <HAL_TIM_IC_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002672:	f7ff fcd9 	bl	8002028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800267e:	f107 0310 	add.w	r3, r7, #16
 8002682:	4619      	mov	r1, r3
 8002684:	480f      	ldr	r0, [pc, #60]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 8002686:	f004 fba5 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002690:	f7ff fcca 	bl	8002028 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002694:	2300      	movs	r3, #0
 8002696:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002698:	2301      	movs	r3, #1
 800269a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800269c:	2300      	movs	r3, #0
 800269e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80026a4:	463b      	mov	r3, r7
 80026a6:	2200      	movs	r2, #0
 80026a8:	4619      	mov	r1, r3
 80026aa:	4806      	ldr	r0, [pc, #24]	@ (80026c4 <MX_TIM1_Init+0xe0>)
 80026ac:	f003 fcca 	bl	8006044 <HAL_TIM_IC_ConfigChannel>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80026b6:	f7ff fcb7 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026ba:	bf00      	nop
 80026bc:	3728      	adds	r7, #40	@ 0x28
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200003ec 	.word	0x200003ec
 80026c8:	40010000 	.word	0x40010000

080026cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026d2:	f107 0308 	add.w	r3, r7, #8
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	605a      	str	r2, [r3, #4]
 80026dc:	609a      	str	r2, [r3, #8]
 80026de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e0:	463b      	mov	r3, r7
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002760 <MX_TIM2_Init+0x94>)
 80026ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002760 <MX_TIM2_Init+0x94>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002760 <MX_TIM2_Init+0x94>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20699;
 80026fc:	4b18      	ldr	r3, [pc, #96]	@ (8002760 <MX_TIM2_Init+0x94>)
 80026fe:	f245 02db 	movw	r2, #20699	@ 0x50db
 8002702:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b16      	ldr	r3, [pc, #88]	@ (8002760 <MX_TIM2_Init+0x94>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <MX_TIM2_Init+0x94>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002710:	4813      	ldr	r0, [pc, #76]	@ (8002760 <MX_TIM2_Init+0x94>)
 8002712:	f003 f816 	bl	8005742 <HAL_TIM_Base_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800271c:	f7ff fc84 	bl	8002028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002724:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002726:	f107 0308 	add.w	r3, r7, #8
 800272a:	4619      	mov	r1, r3
 800272c:	480c      	ldr	r0, [pc, #48]	@ (8002760 <MX_TIM2_Init+0x94>)
 800272e:	f003 fde7 	bl	8006300 <HAL_TIM_ConfigClockSource>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002738:	f7ff fc76 	bl	8002028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002740:	2300      	movs	r3, #0
 8002742:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002744:	463b      	mov	r3, r7
 8002746:	4619      	mov	r1, r3
 8002748:	4805      	ldr	r0, [pc, #20]	@ (8002760 <MX_TIM2_Init+0x94>)
 800274a:	f004 fb43 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002754:	f7ff fc68 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002758:	bf00      	nop
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000434 	.word	0x20000434

08002764 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800276a:	f107 0308 	add.w	r3, r7, #8
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]
 8002774:	609a      	str	r2, [r3, #8]
 8002776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002778:	463b      	mov	r3, r7
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002780:	4b1d      	ldr	r3, [pc, #116]	@ (80027f8 <MX_TIM3_Init+0x94>)
 8002782:	4a1e      	ldr	r2, [pc, #120]	@ (80027fc <MX_TIM3_Init+0x98>)
 8002784:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002786:	4b1c      	ldr	r3, [pc, #112]	@ (80027f8 <MX_TIM3_Init+0x94>)
 8002788:	2200      	movs	r2, #0
 800278a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800278c:	4b1a      	ldr	r3, [pc, #104]	@ (80027f8 <MX_TIM3_Init+0x94>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002792:	4b19      	ldr	r3, [pc, #100]	@ (80027f8 <MX_TIM3_Init+0x94>)
 8002794:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002798:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279a:	4b17      	ldr	r3, [pc, #92]	@ (80027f8 <MX_TIM3_Init+0x94>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a0:	4b15      	ldr	r3, [pc, #84]	@ (80027f8 <MX_TIM3_Init+0x94>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027a6:	4814      	ldr	r0, [pc, #80]	@ (80027f8 <MX_TIM3_Init+0x94>)
 80027a8:	f002 ffcb 	bl	8005742 <HAL_TIM_Base_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80027b2:	f7ff fc39 	bl	8002028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027bc:	f107 0308 	add.w	r3, r7, #8
 80027c0:	4619      	mov	r1, r3
 80027c2:	480d      	ldr	r0, [pc, #52]	@ (80027f8 <MX_TIM3_Init+0x94>)
 80027c4:	f003 fd9c 	bl	8006300 <HAL_TIM_ConfigClockSource>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80027ce:	f7ff fc2b 	bl	8002028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027da:	463b      	mov	r3, r7
 80027dc:	4619      	mov	r1, r3
 80027de:	4806      	ldr	r0, [pc, #24]	@ (80027f8 <MX_TIM3_Init+0x94>)
 80027e0:	f004 faf8 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80027ea:	f7ff fc1d 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027ee:	bf00      	nop
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	2000047c 	.word	0x2000047c
 80027fc:	40000400 	.word	0x40000400

08002800 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b096      	sub	sp, #88	@ 0x58
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002806:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
 8002810:	609a      	str	r2, [r3, #8]
 8002812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002814:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800281e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	605a      	str	r2, [r3, #4]
 8002828:	609a      	str	r2, [r3, #8]
 800282a:	60da      	str	r2, [r3, #12]
 800282c:	611a      	str	r2, [r3, #16]
 800282e:	615a      	str	r2, [r3, #20]
 8002830:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	2220      	movs	r2, #32
 8002836:	2100      	movs	r1, #0
 8002838:	4618      	mov	r0, r3
 800283a:	f006 fa81 	bl	8008d40 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800283e:	4b3f      	ldr	r3, [pc, #252]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002840:	4a3f      	ldr	r2, [pc, #252]	@ (8002940 <MX_TIM8_Init+0x140>)
 8002842:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002844:	4b3d      	ldr	r3, [pc, #244]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002846:	2200      	movs	r2, #0
 8002848:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800284a:	4b3c      	ldr	r3, [pc, #240]	@ (800293c <MX_TIM8_Init+0x13c>)
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000-1;
 8002850:	4b3a      	ldr	r3, [pc, #232]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002852:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002856:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002858:	4b38      	ldr	r3, [pc, #224]	@ (800293c <MX_TIM8_Init+0x13c>)
 800285a:	2200      	movs	r2, #0
 800285c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800285e:	4b37      	ldr	r3, [pc, #220]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002860:	2200      	movs	r2, #0
 8002862:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002864:	4b35      	ldr	r3, [pc, #212]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002866:	2200      	movs	r2, #0
 8002868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800286a:	4834      	ldr	r0, [pc, #208]	@ (800293c <MX_TIM8_Init+0x13c>)
 800286c:	f002 ff69 	bl	8005742 <HAL_TIM_Base_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002876:	f7ff fbd7 	bl	8002028 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800287a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800287e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002880:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002884:	4619      	mov	r1, r3
 8002886:	482d      	ldr	r0, [pc, #180]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002888:	f003 fd3a 	bl	8006300 <HAL_TIM_ConfigClockSource>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002892:	f7ff fbc9 	bl	8002028 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002896:	4829      	ldr	r0, [pc, #164]	@ (800293c <MX_TIM8_Init+0x13c>)
 8002898:	f003 f841 	bl	800591e <HAL_TIM_PWM_Init>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80028a2:	f7ff fbc1 	bl	8002028 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028a6:	2300      	movs	r3, #0
 80028a8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028aa:	2300      	movs	r3, #0
 80028ac:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80028ae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028b2:	4619      	mov	r1, r3
 80028b4:	4821      	ldr	r0, [pc, #132]	@ (800293c <MX_TIM8_Init+0x13c>)
 80028b6:	f004 fa8d 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80028c0:	f7ff fbb2 	bl	8002028 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028c4:	2360      	movs	r3, #96	@ 0x60
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 2455;
 80028c8:	f640 1397 	movw	r3, #2455	@ 0x997
 80028cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028ce:	2300      	movs	r3, #0
 80028d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028d2:	2300      	movs	r3, #0
 80028d4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028da:	2300      	movs	r3, #0
 80028dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028de:	2300      	movs	r3, #0
 80028e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028e6:	2200      	movs	r2, #0
 80028e8:	4619      	mov	r1, r3
 80028ea:	4814      	ldr	r0, [pc, #80]	@ (800293c <MX_TIM8_Init+0x13c>)
 80028ec:	f003 fc46 	bl	800617c <HAL_TIM_PWM_ConfigChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80028f6:	f7ff fb97 	bl	8002028 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028fa:	2300      	movs	r3, #0
 80028fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800290e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002912:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002918:	1d3b      	adds	r3, r7, #4
 800291a:	4619      	mov	r1, r3
 800291c:	4807      	ldr	r0, [pc, #28]	@ (800293c <MX_TIM8_Init+0x13c>)
 800291e:	f004 fad5 	bl	8006ecc <HAL_TIMEx_ConfigBreakDeadTime>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 8002928:	f7ff fb7e 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800292c:	4803      	ldr	r0, [pc, #12]	@ (800293c <MX_TIM8_Init+0x13c>)
 800292e:	f000 f8a1 	bl	8002a74 <HAL_TIM_MspPostInit>

}
 8002932:	bf00      	nop
 8002934:	3758      	adds	r7, #88	@ 0x58
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	200004c4 	.word	0x200004c4
 8002940:	40010400 	.word	0x40010400

08002944 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08c      	sub	sp, #48	@ 0x30
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	f107 031c 	add.w	r3, r7, #28
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a3f      	ldr	r2, [pc, #252]	@ (8002a60 <HAL_TIM_Base_MspInit+0x11c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d135      	bne.n	80029d2 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
 800296a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296e:	4a3d      	ldr	r2, [pc, #244]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6453      	str	r3, [r2, #68]	@ 0x44
 8002976:	4b3b      	ldr	r3, [pc, #236]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	4b37      	ldr	r3, [pc, #220]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	4a36      	ldr	r2, [pc, #216]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6313      	str	r3, [r2, #48]	@ 0x30
 8002992:	4b34      	ldr	r3, [pc, #208]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_ENC_INPUT_PA08_Pin;
 800299e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a4:	2302      	movs	r3, #2
 80029a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ac:	2303      	movs	r3, #3
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029b0:	2301      	movs	r3, #1
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM1_CH1_ENC_INPUT_PA08_GPIO_Port, &GPIO_InitStruct);
 80029b4:	f107 031c 	add.w	r3, r7, #28
 80029b8:	4619      	mov	r1, r3
 80029ba:	482b      	ldr	r0, [pc, #172]	@ (8002a68 <HAL_TIM_Base_MspInit+0x124>)
 80029bc:	f000 fede 	bl	800377c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 4, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2104      	movs	r1, #4
 80029c4:	201b      	movs	r0, #27
 80029c6:	f000 fe10 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80029ca:	201b      	movs	r0, #27
 80029cc:	f000 fe29 	bl	8003622 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80029d0:	e042      	b.n	8002a58 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM2)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029da:	d116      	bne.n	8002a0a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	4b20      	ldr	r3, [pc, #128]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80029f8:	2200      	movs	r2, #0
 80029fa:	2102      	movs	r1, #2
 80029fc:	201c      	movs	r0, #28
 80029fe:	f000 fdf4 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a02:	201c      	movs	r0, #28
 8002a04:	f000 fe0d 	bl	8003622 <HAL_NVIC_EnableIRQ>
}
 8002a08:	e026      	b.n	8002a58 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM3)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a17      	ldr	r2, [pc, #92]	@ (8002a6c <HAL_TIM_Base_MspInit+0x128>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d10e      	bne.n	8002a32 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	4b12      	ldr	r3, [pc, #72]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	4a11      	ldr	r2, [pc, #68]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a1e:	f043 0302 	orr.w	r3, r3, #2
 8002a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a24:	4b0f      	ldr	r3, [pc, #60]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
}
 8002a30:	e012      	b.n	8002a58 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM8)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a0e      	ldr	r2, [pc, #56]	@ (8002a70 <HAL_TIM_Base_MspInit+0x12c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d10d      	bne.n	8002a58 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a44:	4a07      	ldr	r2, [pc, #28]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a46:	f043 0302 	orr.w	r3, r3, #2
 8002a4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a4c:	4b05      	ldr	r3, [pc, #20]	@ (8002a64 <HAL_TIM_Base_MspInit+0x120>)
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
}
 8002a58:	bf00      	nop
 8002a5a:	3730      	adds	r7, #48	@ 0x30
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40010000 	.word	0x40010000
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40020000 	.word	0x40020000
 8002a6c:	40000400 	.word	0x40000400
 8002a70:	40010400 	.word	0x40010400

08002a74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 030c 	add.w	r3, r7, #12
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a12      	ldr	r2, [pc, #72]	@ (8002adc <HAL_TIM_MspPostInit+0x68>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d11d      	bne.n	8002ad2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ae0 <HAL_TIM_MspPostInit+0x6c>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	4a10      	ldr	r2, [pc, #64]	@ (8002ae0 <HAL_TIM_MspPostInit+0x6c>)
 8002aa0:	f043 0304 	orr.w	r3, r3, #4
 8002aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae0 <HAL_TIM_MspPostInit+0x6c>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	60bb      	str	r3, [r7, #8]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ab2:	2340      	movs	r3, #64	@ 0x40
 8002ab4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac6:	f107 030c 	add.w	r3, r7, #12
 8002aca:	4619      	mov	r1, r3
 8002acc:	4805      	ldr	r0, [pc, #20]	@ (8002ae4 <HAL_TIM_MspPostInit+0x70>)
 8002ace:	f000 fe55 	bl	800377c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002ad2:	bf00      	nop
 8002ad4:	3720      	adds	r7, #32
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40010400 	.word	0x40010400
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020800 	.word	0x40020800

08002ae8 <Tmp117_Init>:

uint16_t CR;		// value of Configuration Register
uint16_t TR;		// value of Temperature Register
float temp = 0.0;

void Tmp117_Init(I2C_HandleTypeDef *hi2c){
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	6078      	str	r0, [r7, #4]

	uint8_t conf[3];

	uint8_t MOD = 0x0;		// Set conversion mode					(00)
 8002af0:	2300      	movs	r3, #0
 8002af2:	75fb      	strb	r3, [r7, #23]
	uint8_t CONV1 = 0x2;		// Conversion cycle bit 1`	`		(10)
 8002af4:	2302      	movs	r3, #2
 8002af6:	75bb      	strb	r3, [r7, #22]
	uint8_t CONV2 = 0x0;		// Conversion cycle bit 2	`		(0)
 8002af8:	2300      	movs	r3, #0
 8002afa:	757b      	strb	r3, [r7, #21]
	uint8_t AVG = 0x1;		// Conversion averaging mode		(01)
 8002afc:	2301      	movs	r3, #1
 8002afe:	753b      	strb	r3, [r7, #20]
	uint8_t TnA = 0x1;		// Therm/Alert mode						(1)
 8002b00:	2301      	movs	r3, #1
 8002b02:	74fb      	strb	r3, [r7, #19]
	uint8_t POL = 0x0;		// ALERT Pin polarity						(0)
 8002b04:	2300      	movs	r3, #0
 8002b06:	74bb      	strb	r3, [r7, #18]
	uint8_t DRA = 0x0;		// ALERT Pin select bit					(0)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	747b      	strb	r3, [r7, #17]
	uint8_t SR = 0x0;		// Software Reset bit						(0)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	743b      	strb	r3, [r7, #16]

	conf[0] = TMP117_CONF_REG;
 8002b10:	2301      	movs	r3, #1
 8002b12:	733b      	strb	r3, [r7, #12]
	conf[1] = (uint16_t)( (MOD << 2) | (CONV1) );
 8002b14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	b25a      	sxtb	r2, r3
 8002b1c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	b25b      	sxtb	r3, r3
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	737b      	strb	r3, [r7, #13]
	conf[2] = (uint16_t)( (CONV2 << 7) | (AVG << 5) | (TnA << 4) | (POL << 3) | (DRA << 2) | (SR << 1) );
 8002b28:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002b2c:	01db      	lsls	r3, r3, #7
 8002b2e:	b25a      	sxtb	r2, r3
 8002b30:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002b34:	015b      	lsls	r3, r3, #5
 8002b36:	b25b      	sxtb	r3, r3
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	b25a      	sxtb	r2, r3
 8002b3c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	b25b      	sxtb	r3, r3
 8002b44:	4313      	orrs	r3, r2
 8002b46:	b25a      	sxtb	r2, r3
 8002b48:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002b4c:	00db      	lsls	r3, r3, #3
 8002b4e:	b25b      	sxtb	r3, r3
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b25a      	sxtb	r2, r3
 8002b54:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	b25b      	sxtb	r3, r3
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	b25a      	sxtb	r2, r3
 8002b60:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	b25b      	sxtb	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	73bb      	strb	r3, [r7, #14]

	HAL_Delay(50);
 8002b70:	2032      	movs	r0, #50	@ 0x32
 8002b72:	f000 f9c9 	bl	8002f08 <HAL_Delay>
	printf("delayed\n");
 8002b76:	4808      	ldr	r0, [pc, #32]	@ (8002b98 <Tmp117_Init+0xb0>)
 8002b78:	f006 f802 	bl	8008b80 <puts>
	HAL_I2C_Master_Transmit(hi2c,TMP117_ADDR, conf, 3, HAL_MAX_DELAY);
 8002b7c:	f107 020c 	add.w	r2, r7, #12
 8002b80:	f04f 33ff 	mov.w	r3, #4294967295
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	2303      	movs	r3, #3
 8002b88:	2190      	movs	r1, #144	@ 0x90
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f001 f8e8 	bl	8003d60 <HAL_I2C_Master_Transmit>

}
 8002b90:	bf00      	nop
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	0800aba8 	.word	0x0800aba8

08002b9c <Tmp117_Read>:


void Tmp117_Read(I2C_HandleTypeDef *hi2c) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	6078      	str	r0, [r7, #4]

    uint8_t reg = TMP117_TEMP_REG;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	73fb      	strb	r3, [r7, #15]
    uint8_t rx_buf[2];

	if(isDataReady(hi2c)) {
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f865 	bl	8002c78 <isDataReady>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d03e      	beq.n	8002c32 <Tmp117_Read+0x96>
		HAL_I2C_Master_Transmit(hi2c, TMP117_ADDR, &reg, 1, HAL_MAX_DELAY);
 8002bb4:	f107 020f 	add.w	r2, r7, #15
 8002bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	2190      	movs	r1, #144	@ 0x90
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f001 f8cc 	bl	8003d60 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(hi2c, TMP117_ADDR, rx_buf, 2, HAL_MAX_DELAY);
 8002bc8:	f107 020c 	add.w	r2, r7, #12
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	2190      	movs	r1, #144	@ 0x90
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f001 f9c0 	bl	8003f5c <HAL_I2C_Master_Receive>

		printf("Conf Bit = %04x \n", CR);
 8002bdc:	4b17      	ldr	r3, [pc, #92]	@ (8002c3c <Tmp117_Read+0xa0>)
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	4619      	mov	r1, r3
 8002be2:	4817      	ldr	r0, [pc, #92]	@ (8002c40 <Tmp117_Read+0xa4>)
 8002be4:	f005 ff5c 	bl	8008aa0 <iprintf>

		TR = (uint16_t)((rx_buf[0] << 8) | rx_buf[1]);
 8002be8:	7b3b      	ldrb	r3, [r7, #12]
 8002bea:	b21b      	sxth	r3, r3
 8002bec:	021b      	lsls	r3, r3, #8
 8002bee:	b21a      	sxth	r2, r3
 8002bf0:	7b7b      	ldrb	r3, [r7, #13]
 8002bf2:	b21b      	sxth	r3, r3
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	b21b      	sxth	r3, r3
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	4b12      	ldr	r3, [pc, #72]	@ (8002c44 <Tmp117_Read+0xa8>)
 8002bfc:	801a      	strh	r2, [r3, #0]
		temp =  TR * 0.0078125f;		//convert 16Bit to decimal Temperature
 8002bfe:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <Tmp117_Read+0xa8>)
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	ee07 3a90 	vmov	s15, r3
 8002c06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c0a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002c48 <Tmp117_Read+0xac>
 8002c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c12:	4b0e      	ldr	r3, [pc, #56]	@ (8002c4c <Tmp117_Read+0xb0>)
 8002c14:	edc3 7a00 	vstr	s15, [r3]

		printf("Temperature = %.2f C\r\n", temp);
 8002c18:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <Tmp117_Read+0xb0>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fcb3 	bl	8000588 <__aeabi_f2d>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	480a      	ldr	r0, [pc, #40]	@ (8002c50 <Tmp117_Read+0xb4>)
 8002c28:	f005 ff3a 	bl	8008aa0 <iprintf>
		Tmp117_Read_Bit(hi2c);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f811 	bl	8002c54 <Tmp117_Read_Bit>

	}

}
 8002c32:	bf00      	nop
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	2000050c 	.word	0x2000050c
 8002c40:	0800abb0 	.word	0x0800abb0
 8002c44:	2000050e 	.word	0x2000050e
 8002c48:	3c000000 	.word	0x3c000000
 8002c4c:	20000510 	.word	0x20000510
 8002c50:	0800abc4 	.word	0x0800abc4

08002c54 <Tmp117_Read_Bit>:


void Tmp117_Read_Bit(I2C_HandleTypeDef *hi2c)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	printf("Temp Bit = %04x \n\n", TR);
 8002c5c:	4b04      	ldr	r3, [pc, #16]	@ (8002c70 <Tmp117_Read_Bit+0x1c>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	4619      	mov	r1, r3
 8002c62:	4804      	ldr	r0, [pc, #16]	@ (8002c74 <Tmp117_Read_Bit+0x20>)
 8002c64:	f005 ff1c 	bl	8008aa0 <iprintf>
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	2000050e 	.word	0x2000050e
 8002c74:	0800abdc 	.word	0x0800abdc

08002c78 <isDataReady>:

uint16_t isDataReady(I2C_HandleTypeDef *hi2c) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	6078      	str	r0, [r7, #4]

	uint8_t rx_buf[2];
	uint8_t conf = 0x01;	// Configuration Register Address
 8002c80:	2301      	movs	r3, #1
 8002c82:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(hi2c,TMP117_ADDR, &conf, 1, HAL_MAX_DELAY);			//Register Pointer
 8002c84:	f107 020b 	add.w	r2, r7, #11
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	2301      	movs	r3, #1
 8002c90:	2190      	movs	r1, #144	@ 0x90
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f001 f864 	bl	8003d60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, TMP117_ADDR, rx_buf, 2, HAL_MAX_DELAY);
 8002c98:	f107 020c 	add.w	r2, r7, #12
 8002c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	2190      	movs	r1, #144	@ 0x90
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f001 f958 	bl	8003f5c <HAL_I2C_Master_Receive>

	CR = (uint16_t)((rx_buf[0] << 8) | rx_buf[1]);
 8002cac:	7b3b      	ldrb	r3, [r7, #12]
 8002cae:	b21b      	sxth	r3, r3
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	b21a      	sxth	r2, r3
 8002cb4:	7b7b      	ldrb	r3, [r7, #13]
 8002cb6:	b21b      	sxth	r3, r3
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b21b      	sxth	r3, r3
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <isDataReady+0x60>)
 8002cc0:	801a      	strh	r2, [r3, #0]
	uint16_t bool = CR & 0x2000;				// Is Data_Ready Register set
 8002cc2:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <isDataReady+0x60>)
 8002cc4:	881b      	ldrh	r3, [r3, #0]
 8002cc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cca:	81fb      	strh	r3, [r7, #14]
	return bool;
 8002ccc:	89fb      	ldrh	r3, [r7, #14]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	2000050c 	.word	0x2000050c

08002cdc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ce0:	4b11      	ldr	r3, [pc, #68]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002ce2:	4a12      	ldr	r2, [pc, #72]	@ (8002d2c <MX_USART1_UART_Init+0x50>)
 8002ce4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ce6:	4b10      	ldr	r3, [pc, #64]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002ce8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cee:	4b0e      	ldr	r3, [pc, #56]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d00:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002d02:	220c      	movs	r2, #12
 8002d04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d06:	4b08      	ldr	r3, [pc, #32]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d0c:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d12:	4805      	ldr	r0, [pc, #20]	@ (8002d28 <MX_USART1_UART_Init+0x4c>)
 8002d14:	f004 f940 	bl	8006f98 <HAL_UART_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d1e:	f7ff f983 	bl	8002028 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000514 	.word	0x20000514
 8002d2c:	40011000 	.word	0x40011000

08002d30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	@ 0x28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc4 <HAL_UART_MspInit+0x94>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d134      	bne.n	8002dbc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d5c:	f043 0310 	orr.w	r3, r3, #16
 8002d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d62:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	4b15      	ldr	r3, [pc, #84]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	4a14      	ldr	r2, [pc, #80]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7e:	4b12      	ldr	r3, [pc, #72]	@ (8002dc8 <HAL_UART_MspInit+0x98>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = MAIN_UART1_TX_PA09_Pin|MAIN_UART1_RX_PA10_Pin;
 8002d8a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d90:	2302      	movs	r3, #2
 8002d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d9c:	2307      	movs	r3, #7
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	4619      	mov	r1, r3
 8002da6:	4809      	ldr	r0, [pc, #36]	@ (8002dcc <HAL_UART_MspInit+0x9c>)
 8002da8:	f000 fce8 	bl	800377c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002dac:	2200      	movs	r2, #0
 8002dae:	2101      	movs	r1, #1
 8002db0:	2025      	movs	r0, #37	@ 0x25
 8002db2:	f000 fc1a 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002db6:	2025      	movs	r0, #37	@ 0x25
 8002db8:	f000 fc33 	bl	8003622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002dbc:	bf00      	nop
 8002dbe:	3728      	adds	r7, #40	@ 0x28
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40011000 	.word	0x40011000
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40020000 	.word	0x40020000

08002dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002dd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002dd4:	f7ff fbf4 	bl	80025c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dd8:	480c      	ldr	r0, [pc, #48]	@ (8002e0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dda:	490d      	ldr	r1, [pc, #52]	@ (8002e10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002de0:	e002      	b.n	8002de8 <LoopCopyDataInit>

08002de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002de6:	3304      	adds	r3, #4

08002de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dec:	d3f9      	bcc.n	8002de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dee:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002df0:	4c0a      	ldr	r4, [pc, #40]	@ (8002e1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002df4:	e001      	b.n	8002dfa <LoopFillZerobss>

08002df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002df8:	3204      	adds	r2, #4

08002dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dfc:	d3fb      	bcc.n	8002df6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002dfe:	f006 f80d 	bl	8008e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e02:	f7ff f81b 	bl	8001e3c <main>
  bx  lr    
 8002e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e10:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002e14:	0800b024 	.word	0x0800b024
  ldr r2, =_sbss
 8002e18:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002e1c:	200006ac 	.word	0x200006ac

08002e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e20:	e7fe      	b.n	8002e20 <ADC_IRQHandler>
	...

08002e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e28:	4b0e      	ldr	r3, [pc, #56]	@ (8002e64 <HAL_Init+0x40>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <HAL_Init+0x40>)
 8002e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e34:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <HAL_Init+0x40>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a0a      	ldr	r2, [pc, #40]	@ (8002e64 <HAL_Init+0x40>)
 8002e3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e40:	4b08      	ldr	r3, [pc, #32]	@ (8002e64 <HAL_Init+0x40>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a07      	ldr	r2, [pc, #28]	@ (8002e64 <HAL_Init+0x40>)
 8002e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e4c:	2003      	movs	r0, #3
 8002e4e:	f000 fbc1 	bl	80035d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e52:	2000      	movs	r0, #0
 8002e54:	f000 f808 	bl	8002e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e58:	f7ff fa76 	bl	8002348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40023c00 	.word	0x40023c00

08002e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e70:	4b12      	ldr	r3, [pc, #72]	@ (8002ebc <HAL_InitTick+0x54>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4b12      	ldr	r3, [pc, #72]	@ (8002ec0 <HAL_InitTick+0x58>)
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 fbd9 	bl	800363e <HAL_SYSTICK_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e00e      	b.n	8002eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b0f      	cmp	r3, #15
 8002e9a:	d80a      	bhi.n	8002eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea4:	f000 fba1 	bl	80035ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ea8:	4a06      	ldr	r2, [pc, #24]	@ (8002ec4 <HAL_InitTick+0x5c>)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e000      	b.n	8002eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	20000010 	.word	0x20000010
 8002ec0:	20000018 	.word	0x20000018
 8002ec4:	20000014 	.word	0x20000014

08002ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ecc:	4b06      	ldr	r3, [pc, #24]	@ (8002ee8 <HAL_IncTick+0x20>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <HAL_IncTick+0x24>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	4a04      	ldr	r2, [pc, #16]	@ (8002eec <HAL_IncTick+0x24>)
 8002eda:	6013      	str	r3, [r2, #0]
}
 8002edc:	bf00      	nop
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000018 	.word	0x20000018
 8002eec:	2000055c 	.word	0x2000055c

08002ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ef4:	4b03      	ldr	r3, [pc, #12]	@ (8002f04 <HAL_GetTick+0x14>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	2000055c 	.word	0x2000055c

08002f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f10:	f7ff ffee 	bl	8002ef0 <HAL_GetTick>
 8002f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f20:	d005      	beq.n	8002f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f22:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <HAL_Delay+0x44>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f2e:	bf00      	nop
 8002f30:	f7ff ffde 	bl	8002ef0 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d8f7      	bhi.n	8002f30 <HAL_Delay+0x28>
  {
  }
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000018 	.word	0x20000018

08002f50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e033      	b.n	8002fce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7fe fad0 	bl	8001514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	f003 0310 	and.w	r3, r3, #16
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f96:	f023 0302 	bic.w	r3, r3, #2
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f94a 	bl	800323c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fbe:	e001      	b.n	8002fc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d101      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x1c>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e113      	b.n	800321c <HAL_ADC_ConfigChannel+0x244>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b09      	cmp	r3, #9
 8003002:	d925      	bls.n	8003050 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68d9      	ldr	r1, [r3, #12]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	b29b      	uxth	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	3b1e      	subs	r3, #30
 800301a:	2207      	movs	r2, #7
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43da      	mvns	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	400a      	ands	r2, r1
 8003028:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68d9      	ldr	r1, [r3, #12]
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	b29b      	uxth	r3, r3
 800303a:	4618      	mov	r0, r3
 800303c:	4603      	mov	r3, r0
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4403      	add	r3, r0
 8003042:	3b1e      	subs	r3, #30
 8003044:	409a      	lsls	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	60da      	str	r2, [r3, #12]
 800304e:	e022      	b.n	8003096 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6919      	ldr	r1, [r3, #16]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	b29b      	uxth	r3, r3
 800305c:	461a      	mov	r2, r3
 800305e:	4613      	mov	r3, r2
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	4413      	add	r3, r2
 8003064:	2207      	movs	r2, #7
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	43da      	mvns	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	400a      	ands	r2, r1
 8003072:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6919      	ldr	r1, [r3, #16]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	b29b      	uxth	r3, r3
 8003084:	4618      	mov	r0, r3
 8003086:	4603      	mov	r3, r0
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	4403      	add	r3, r0
 800308c:	409a      	lsls	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b06      	cmp	r3, #6
 800309c:	d824      	bhi.n	80030e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	3b05      	subs	r3, #5
 80030b0:	221f      	movs	r2, #31
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	43da      	mvns	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	400a      	ands	r2, r1
 80030be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	4618      	mov	r0, r3
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	3b05      	subs	r3, #5
 80030da:	fa00 f203 	lsl.w	r2, r0, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80030e6:	e04c      	b.n	8003182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	d824      	bhi.n	800313a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	3b23      	subs	r3, #35	@ 0x23
 8003102:	221f      	movs	r2, #31
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43da      	mvns	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	400a      	ands	r2, r1
 8003110:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	b29b      	uxth	r3, r3
 800311e:	4618      	mov	r0, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	3b23      	subs	r3, #35	@ 0x23
 800312c:	fa00 f203 	lsl.w	r2, r0, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	631a      	str	r2, [r3, #48]	@ 0x30
 8003138:	e023      	b.n	8003182 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	4613      	mov	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	3b41      	subs	r3, #65	@ 0x41
 800314c:	221f      	movs	r2, #31
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43da      	mvns	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	400a      	ands	r2, r1
 800315a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	b29b      	uxth	r3, r3
 8003168:	4618      	mov	r0, r3
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4413      	add	r3, r2
 8003174:	3b41      	subs	r3, #65	@ 0x41
 8003176:	fa00 f203 	lsl.w	r2, r0, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003182:	4b29      	ldr	r3, [pc, #164]	@ (8003228 <HAL_ADC_ConfigChannel+0x250>)
 8003184:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a28      	ldr	r2, [pc, #160]	@ (800322c <HAL_ADC_ConfigChannel+0x254>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d10f      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x1d8>
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b12      	cmp	r3, #18
 8003196:	d10b      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a1d      	ldr	r2, [pc, #116]	@ (800322c <HAL_ADC_ConfigChannel+0x254>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d12b      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x23a>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a1c      	ldr	r2, [pc, #112]	@ (8003230 <HAL_ADC_ConfigChannel+0x258>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d003      	beq.n	80031cc <HAL_ADC_ConfigChannel+0x1f4>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b11      	cmp	r3, #17
 80031ca:	d122      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a11      	ldr	r2, [pc, #68]	@ (8003230 <HAL_ADC_ConfigChannel+0x258>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d111      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031ee:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <HAL_ADC_ConfigChannel+0x25c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a11      	ldr	r2, [pc, #68]	@ (8003238 <HAL_ADC_ConfigChannel+0x260>)
 80031f4:	fba2 2303 	umull	r2, r3, r2, r3
 80031f8:	0c9a      	lsrs	r2, r3, #18
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003204:	e002      	b.n	800320c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	3b01      	subs	r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f9      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40012300 	.word	0x40012300
 800322c:	40012000 	.word	0x40012000
 8003230:	10000012 	.word	0x10000012
 8003234:	20000010 	.word	0x20000010
 8003238:	431bde83 	.word	0x431bde83

0800323c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003244:	4b79      	ldr	r3, [pc, #484]	@ (800342c <ADC_Init+0x1f0>)
 8003246:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	431a      	orrs	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003270:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	021a      	lsls	r2, r3, #8
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003294:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6859      	ldr	r1, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6899      	ldr	r1, [r3, #8]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68da      	ldr	r2, [r3, #12]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ce:	4a58      	ldr	r2, [pc, #352]	@ (8003430 <ADC_Init+0x1f4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d022      	beq.n	800331a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689a      	ldr	r2, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6899      	ldr	r1, [r3, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003304:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6899      	ldr	r1, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	e00f      	b.n	800333a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003328:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003338:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0202 	bic.w	r2, r2, #2
 8003348:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6899      	ldr	r1, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7e1b      	ldrb	r3, [r3, #24]
 8003354:	005a      	lsls	r2, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d01b      	beq.n	80033a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003376:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003386:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6859      	ldr	r1, [r3, #4]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	3b01      	subs	r3, #1
 8003394:	035a      	lsls	r2, r3, #13
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	e007      	b.n	80033b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80033be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	051a      	lsls	r2, r3, #20
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80033e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6899      	ldr	r1, [r3, #8]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80033f2:	025a      	lsls	r2, r3, #9
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689a      	ldr	r2, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800340a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6899      	ldr	r1, [r3, #8]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	029a      	lsls	r2, r3, #10
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	609a      	str	r2, [r3, #8]
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	40012300 	.word	0x40012300
 8003430:	0f000001 	.word	0x0f000001

08003434 <__NVIC_SetPriorityGrouping>:
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003444:	4b0c      	ldr	r3, [pc, #48]	@ (8003478 <__NVIC_SetPriorityGrouping+0x44>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003450:	4013      	ands	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800345c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003466:	4a04      	ldr	r2, [pc, #16]	@ (8003478 <__NVIC_SetPriorityGrouping+0x44>)
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	60d3      	str	r3, [r2, #12]
}
 800346c:	bf00      	nop
 800346e:	3714      	adds	r7, #20
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <__NVIC_GetPriorityGrouping>:
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003480:	4b04      	ldr	r3, [pc, #16]	@ (8003494 <__NVIC_GetPriorityGrouping+0x18>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	0a1b      	lsrs	r3, r3, #8
 8003486:	f003 0307 	and.w	r3, r3, #7
}
 800348a:	4618      	mov	r0, r3
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <__NVIC_EnableIRQ>:
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	db0b      	blt.n	80034c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	f003 021f 	and.w	r2, r3, #31
 80034b0:	4907      	ldr	r1, [pc, #28]	@ (80034d0 <__NVIC_EnableIRQ+0x38>)
 80034b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b6:	095b      	lsrs	r3, r3, #5
 80034b8:	2001      	movs	r0, #1
 80034ba:	fa00 f202 	lsl.w	r2, r0, r2
 80034be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	e000e100 	.word	0xe000e100

080034d4 <__NVIC_SetPriority>:
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	db0a      	blt.n	80034fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	490c      	ldr	r1, [pc, #48]	@ (8003520 <__NVIC_SetPriority+0x4c>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	0112      	lsls	r2, r2, #4
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	440b      	add	r3, r1
 80034f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80034fc:	e00a      	b.n	8003514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	4908      	ldr	r1, [pc, #32]	@ (8003524 <__NVIC_SetPriority+0x50>)
 8003504:	79fb      	ldrb	r3, [r7, #7]
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	3b04      	subs	r3, #4
 800350c:	0112      	lsls	r2, r2, #4
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	440b      	add	r3, r1
 8003512:	761a      	strb	r2, [r3, #24]
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <NVIC_EncodePriority>:
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	@ 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f1c3 0307 	rsb	r3, r3, #7
 8003542:	2b04      	cmp	r3, #4
 8003544:	bf28      	it	cs
 8003546:	2304      	movcs	r3, #4
 8003548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3304      	adds	r3, #4
 800354e:	2b06      	cmp	r3, #6
 8003550:	d902      	bls.n	8003558 <NVIC_EncodePriority+0x30>
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3b03      	subs	r3, #3
 8003556:	e000      	b.n	800355a <NVIC_EncodePriority+0x32>
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	f04f 32ff 	mov.w	r2, #4294967295
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	401a      	ands	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003570:	f04f 31ff 	mov.w	r1, #4294967295
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	43d9      	mvns	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	4313      	orrs	r3, r2
}
 8003582:	4618      	mov	r0, r3
 8003584:	3724      	adds	r7, #36	@ 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3b01      	subs	r3, #1
 800359c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035a0:	d301      	bcc.n	80035a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00f      	b.n	80035c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035a6:	4a0a      	ldr	r2, [pc, #40]	@ (80035d0 <SysTick_Config+0x40>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ae:	210f      	movs	r1, #15
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	f7ff ff8e 	bl	80034d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <SysTick_Config+0x40>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035be:	4b04      	ldr	r3, [pc, #16]	@ (80035d0 <SysTick_Config+0x40>)
 80035c0:	2207      	movs	r2, #7
 80035c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	e000e010 	.word	0xe000e010

080035d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff29 	bl	8003434 <__NVIC_SetPriorityGrouping>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b086      	sub	sp, #24
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035fc:	f7ff ff3e 	bl	800347c <__NVIC_GetPriorityGrouping>
 8003600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f7ff ff8e 	bl	8003528 <NVIC_EncodePriority>
 800360c:	4602      	mov	r2, r0
 800360e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ff5d 	bl	80034d4 <__NVIC_SetPriority>
}
 800361a:	bf00      	nop
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800362c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff31 	bl	8003498 <__NVIC_EnableIRQ>
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b082      	sub	sp, #8
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff ffa2 	bl	8003590 <SysTick_Config>
 800364c:	4603      	mov	r3, r0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b084      	sub	sp, #16
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003662:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003664:	f7ff fc44 	bl	8002ef0 <HAL_GetTick>
 8003668:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d008      	beq.n	8003688 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2280      	movs	r2, #128	@ 0x80
 800367a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e052      	b.n	800372e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0216 	bic.w	r2, r2, #22
 8003696:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d103      	bne.n	80036b8 <HAL_DMA_Abort+0x62>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0208 	bic.w	r2, r2, #8
 80036c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d8:	e013      	b.n	8003702 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036da:	f7ff fc09 	bl	8002ef0 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d90c      	bls.n	8003702 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2203      	movs	r2, #3
 80036f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e015      	b.n	800372e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e4      	bne.n	80036da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003714:	223f      	movs	r2, #63	@ 0x3f
 8003716:	409a      	lsls	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d004      	beq.n	8003754 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2280      	movs	r2, #128	@ 0x80
 800374e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e00c      	b.n	800376e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2205      	movs	r2, #5
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0201 	bic.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
	...

0800377c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800377c:	b480      	push	{r7}
 800377e:	b089      	sub	sp, #36	@ 0x24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800378e:	2300      	movs	r3, #0
 8003790:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003792:	2300      	movs	r3, #0
 8003794:	61fb      	str	r3, [r7, #28]
 8003796:	e165      	b.n	8003a64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003798:	2201      	movs	r2, #1
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	4013      	ands	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	f040 8154 	bne.w	8003a5e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 0303 	and.w	r3, r3, #3
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d005      	beq.n	80037ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d130      	bne.n	8003830 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	2203      	movs	r2, #3
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	43db      	mvns	r3, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4013      	ands	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003804:	2201      	movs	r2, #1
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	43db      	mvns	r3, r3
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4013      	ands	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	091b      	lsrs	r3, r3, #4
 800381a:	f003 0201 	and.w	r2, r3, #1
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	4313      	orrs	r3, r2
 8003828:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 0303 	and.w	r3, r3, #3
 8003838:	2b03      	cmp	r3, #3
 800383a:	d017      	beq.n	800386c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	2203      	movs	r2, #3
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4313      	orrs	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d123      	bne.n	80038c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	08da      	lsrs	r2, r3, #3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003884:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	220f      	movs	r2, #15
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43db      	mvns	r3, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	691a      	ldr	r2, [r3, #16]
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	08da      	lsrs	r2, r3, #3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3208      	adds	r2, #8
 80038ba:	69b9      	ldr	r1, [r7, #24]
 80038bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	2203      	movs	r2, #3
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 0203 	and.w	r2, r3, #3
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80ae 	beq.w	8003a5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
 8003906:	4b5d      	ldr	r3, [pc, #372]	@ (8003a7c <HAL_GPIO_Init+0x300>)
 8003908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390a:	4a5c      	ldr	r2, [pc, #368]	@ (8003a7c <HAL_GPIO_Init+0x300>)
 800390c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003910:	6453      	str	r3, [r2, #68]	@ 0x44
 8003912:	4b5a      	ldr	r3, [pc, #360]	@ (8003a7c <HAL_GPIO_Init+0x300>)
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800391e:	4a58      	ldr	r2, [pc, #352]	@ (8003a80 <HAL_GPIO_Init+0x304>)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	3302      	adds	r3, #2
 8003926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	220f      	movs	r2, #15
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4013      	ands	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a4f      	ldr	r2, [pc, #316]	@ (8003a84 <HAL_GPIO_Init+0x308>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d025      	beq.n	8003996 <HAL_GPIO_Init+0x21a>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a4e      	ldr	r2, [pc, #312]	@ (8003a88 <HAL_GPIO_Init+0x30c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01f      	beq.n	8003992 <HAL_GPIO_Init+0x216>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a4d      	ldr	r2, [pc, #308]	@ (8003a8c <HAL_GPIO_Init+0x310>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d019      	beq.n	800398e <HAL_GPIO_Init+0x212>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a90 <HAL_GPIO_Init+0x314>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <HAL_GPIO_Init+0x20e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a4b      	ldr	r2, [pc, #300]	@ (8003a94 <HAL_GPIO_Init+0x318>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00d      	beq.n	8003986 <HAL_GPIO_Init+0x20a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a98 <HAL_GPIO_Init+0x31c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x206>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a49      	ldr	r2, [pc, #292]	@ (8003a9c <HAL_GPIO_Init+0x320>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d101      	bne.n	800397e <HAL_GPIO_Init+0x202>
 800397a:	2306      	movs	r3, #6
 800397c:	e00c      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 800397e:	2307      	movs	r3, #7
 8003980:	e00a      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 8003982:	2305      	movs	r3, #5
 8003984:	e008      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 8003986:	2304      	movs	r3, #4
 8003988:	e006      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 800398a:	2303      	movs	r3, #3
 800398c:	e004      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 800398e:	2302      	movs	r3, #2
 8003990:	e002      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 8003992:	2301      	movs	r3, #1
 8003994:	e000      	b.n	8003998 <HAL_GPIO_Init+0x21c>
 8003996:	2300      	movs	r3, #0
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	f002 0203 	and.w	r2, r2, #3
 800399e:	0092      	lsls	r2, r2, #2
 80039a0:	4093      	lsls	r3, r2
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a8:	4935      	ldr	r1, [pc, #212]	@ (8003a80 <HAL_GPIO_Init+0x304>)
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	089b      	lsrs	r3, r3, #2
 80039ae:	3302      	adds	r3, #2
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039b6:	4b3a      	ldr	r3, [pc, #232]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	43db      	mvns	r3, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80039d2:	69ba      	ldr	r2, [r7, #24]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039da:	4a31      	ldr	r2, [pc, #196]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039e0:	4b2f      	ldr	r3, [pc, #188]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a04:	4a26      	ldr	r2, [pc, #152]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a0a:	4b25      	ldr	r3, [pc, #148]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4013      	ands	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a34:	4b1a      	ldr	r3, [pc, #104]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a58:	4a11      	ldr	r2, [pc, #68]	@ (8003aa0 <HAL_GPIO_Init+0x324>)
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3301      	adds	r3, #1
 8003a62:	61fb      	str	r3, [r7, #28]
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	2b0f      	cmp	r3, #15
 8003a68:	f67f ae96 	bls.w	8003798 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a6c:	bf00      	nop
 8003a6e:	bf00      	nop
 8003a70:	3724      	adds	r7, #36	@ 0x24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40013800 	.word	0x40013800
 8003a84:	40020000 	.word	0x40020000
 8003a88:	40020400 	.word	0x40020400
 8003a8c:	40020800 	.word	0x40020800
 8003a90:	40020c00 	.word	0x40020c00
 8003a94:	40021000 	.word	0x40021000
 8003a98:	40021400 	.word	0x40021400
 8003a9c:	40021800 	.word	0x40021800
 8003aa0:	40013c00 	.word	0x40013c00

08003aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	807b      	strh	r3, [r7, #2]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ab4:	787b      	ldrb	r3, [r7, #1]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aba:	887a      	ldrh	r2, [r7, #2]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ac0:	e003      	b.n	8003aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ac2:	887b      	ldrh	r3, [r7, #2]
 8003ac4:	041a      	lsls	r2, r3, #16
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	619a      	str	r2, [r3, #24]
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
	...

08003ad8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e12b      	b.n	8003d42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7fe f91c 	bl	8001d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2224      	movs	r2, #36	@ 0x24
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0201 	bic.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b3c:	f001 f908 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8003b40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	4a81      	ldr	r2, [pc, #516]	@ (8003d4c <HAL_I2C_Init+0x274>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d807      	bhi.n	8003b5c <HAL_I2C_Init+0x84>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4a80      	ldr	r2, [pc, #512]	@ (8003d50 <HAL_I2C_Init+0x278>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	bf94      	ite	ls
 8003b54:	2301      	movls	r3, #1
 8003b56:	2300      	movhi	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	e006      	b.n	8003b6a <HAL_I2C_Init+0x92>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d54 <HAL_I2C_Init+0x27c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	bf94      	ite	ls
 8003b64:	2301      	movls	r3, #1
 8003b66:	2300      	movhi	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e0e7      	b.n	8003d42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	4a78      	ldr	r2, [pc, #480]	@ (8003d58 <HAL_I2C_Init+0x280>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	0c9b      	lsrs	r3, r3, #18
 8003b7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	4a6a      	ldr	r2, [pc, #424]	@ (8003d4c <HAL_I2C_Init+0x274>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d802      	bhi.n	8003bac <HAL_I2C_Init+0xd4>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	e009      	b.n	8003bc0 <HAL_I2C_Init+0xe8>
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	4a69      	ldr	r2, [pc, #420]	@ (8003d5c <HAL_I2C_Init+0x284>)
 8003bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	495c      	ldr	r1, [pc, #368]	@ (8003d4c <HAL_I2C_Init+0x274>)
 8003bdc:	428b      	cmp	r3, r1
 8003bde:	d819      	bhi.n	8003c14 <HAL_I2C_Init+0x13c>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	1e59      	subs	r1, r3, #1
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bee:	1c59      	adds	r1, r3, #1
 8003bf0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003bf4:	400b      	ands	r3, r1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <HAL_I2C_Init+0x138>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	1e59      	subs	r1, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c08:	3301      	adds	r3, #1
 8003c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c0e:	e051      	b.n	8003cb4 <HAL_I2C_Init+0x1dc>
 8003c10:	2304      	movs	r3, #4
 8003c12:	e04f      	b.n	8003cb4 <HAL_I2C_Init+0x1dc>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d111      	bne.n	8003c40 <HAL_I2C_Init+0x168>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	1e58      	subs	r0, r3, #1
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6859      	ldr	r1, [r3, #4]
 8003c24:	460b      	mov	r3, r1
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	440b      	add	r3, r1
 8003c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c2e:	3301      	adds	r3, #1
 8003c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	bf0c      	ite	eq
 8003c38:	2301      	moveq	r3, #1
 8003c3a:	2300      	movne	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	e012      	b.n	8003c66 <HAL_I2C_Init+0x18e>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1e58      	subs	r0, r3, #1
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6859      	ldr	r1, [r3, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	0099      	lsls	r1, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c56:	3301      	adds	r3, #1
 8003c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf0c      	ite	eq
 8003c60:	2301      	moveq	r3, #1
 8003c62:	2300      	movne	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <HAL_I2C_Init+0x196>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e022      	b.n	8003cb4 <HAL_I2C_Init+0x1dc>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10e      	bne.n	8003c94 <HAL_I2C_Init+0x1bc>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	1e58      	subs	r0, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6859      	ldr	r1, [r3, #4]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	440b      	add	r3, r1
 8003c84:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c88:	3301      	adds	r3, #1
 8003c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c92:	e00f      	b.n	8003cb4 <HAL_I2C_Init+0x1dc>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	1e58      	subs	r0, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6859      	ldr	r1, [r3, #4]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	0099      	lsls	r1, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003caa:	3301      	adds	r3, #1
 8003cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	6809      	ldr	r1, [r1, #0]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ce2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6911      	ldr	r1, [r2, #16]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	68d2      	ldr	r2, [r2, #12]
 8003cee:	4311      	orrs	r1, r2
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	6812      	ldr	r2, [r2, #0]
 8003cf4:	430b      	orrs	r3, r1
 8003cf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695a      	ldr	r2, [r3, #20]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2220      	movs	r2, #32
 8003d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	000186a0 	.word	0x000186a0
 8003d50:	001e847f 	.word	0x001e847f
 8003d54:	003d08ff 	.word	0x003d08ff
 8003d58:	431bde83 	.word	0x431bde83
 8003d5c:	10624dd3 	.word	0x10624dd3

08003d60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af02      	add	r7, sp, #8
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	607a      	str	r2, [r7, #4]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	817b      	strh	r3, [r7, #10]
 8003d70:	4613      	mov	r3, r2
 8003d72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d74:	f7ff f8bc 	bl	8002ef0 <HAL_GetTick>
 8003d78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	f040 80e0 	bne.w	8003f48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	2319      	movs	r3, #25
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4970      	ldr	r1, [pc, #448]	@ (8003f54 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fc64 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e0d3      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_I2C_Master_Transmit+0x50>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e0cc      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d007      	beq.n	8003dd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f042 0201 	orr.w	r2, r2, #1
 8003dd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003de4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2221      	movs	r2, #33	@ 0x21
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2210      	movs	r2, #16
 8003df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	893a      	ldrh	r2, [r7, #8]
 8003e06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4a50      	ldr	r2, [pc, #320]	@ (8003f58 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e18:	8979      	ldrh	r1, [r7, #10]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	6a3a      	ldr	r2, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 face 	bl	80043c0 <I2C_MasterRequestWrite>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e08d      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e2e:	2300      	movs	r3, #0
 8003e30:	613b      	str	r3, [r7, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e44:	e066      	b.n	8003f14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	6a39      	ldr	r1, [r7, #32]
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fd22 	bl	8004894 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00d      	beq.n	8003e72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d107      	bne.n	8003e6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e06b      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	781a      	ldrb	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d11b      	bne.n	8003ee8 <HAL_I2C_Master_Transmit+0x188>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d017      	beq.n	8003ee8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	781a      	ldrb	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	1c5a      	adds	r2, r3, #1
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	6a39      	ldr	r1, [r7, #32]
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 fd19 	bl	8004924 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00d      	beq.n	8003f14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d107      	bne.n	8003f10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e01a      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d194      	bne.n	8003e46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	e000      	b.n	8003f4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f48:	2302      	movs	r3, #2
  }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	00100002 	.word	0x00100002
 8003f58:	ffff0000 	.word	0xffff0000

08003f5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08c      	sub	sp, #48	@ 0x30
 8003f60:	af02      	add	r7, sp, #8
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	607a      	str	r2, [r7, #4]
 8003f66:	461a      	mov	r2, r3
 8003f68:	460b      	mov	r3, r1
 8003f6a:	817b      	strh	r3, [r7, #10]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f70:	f7fe ffbe 	bl	8002ef0 <HAL_GetTick>
 8003f74:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	f040 8217 	bne.w	80043b2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	2319      	movs	r3, #25
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	497c      	ldr	r1, [pc, #496]	@ (8004180 <HAL_I2C_Master_Receive+0x224>)
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fb66 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	e20a      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d101      	bne.n	8003fac <HAL_I2C_Master_Receive+0x50>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	e203      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d007      	beq.n	8003fd2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f042 0201 	orr.w	r2, r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fe0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2222      	movs	r2, #34	@ 0x22
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2210      	movs	r2, #16
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	893a      	ldrh	r2, [r7, #8]
 8004002:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4a5c      	ldr	r2, [pc, #368]	@ (8004184 <HAL_I2C_Master_Receive+0x228>)
 8004012:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004014:	8979      	ldrh	r1, [r7, #10]
 8004016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004018:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 fa52 	bl	80044c4 <I2C_MasterRequestRead>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e1c4      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402e:	2b00      	cmp	r3, #0
 8004030:	d113      	bne.n	800405a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004032:	2300      	movs	r3, #0
 8004034:	623b      	str	r3, [r7, #32]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	623b      	str	r3, [r7, #32]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	623b      	str	r3, [r7, #32]
 8004046:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	e198      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405e:	2b01      	cmp	r3, #1
 8004060:	d11b      	bne.n	800409a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004070:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004072:	2300      	movs	r3, #0
 8004074:	61fb      	str	r3, [r7, #28]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	61fb      	str	r3, [r7, #28]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	61fb      	str	r3, [r7, #28]
 8004086:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	e178      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d11b      	bne.n	80040da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c2:	2300      	movs	r3, #0
 80040c4:	61bb      	str	r3, [r7, #24]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	61bb      	str	r3, [r7, #24]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	61bb      	str	r3, [r7, #24]
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	e158      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ea:	2300      	movs	r3, #0
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	617b      	str	r3, [r7, #20]
 80040fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004100:	e144      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004106:	2b03      	cmp	r3, #3
 8004108:	f200 80f1 	bhi.w	80042ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004110:	2b01      	cmp	r3, #1
 8004112:	d123      	bne.n	800415c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 fc4b 	bl	80049b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e145      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413a:	1c5a      	adds	r2, r3, #1
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800415a:	e117      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004160:	2b02      	cmp	r3, #2
 8004162:	d14e      	bne.n	8004202 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416a:	2200      	movs	r2, #0
 800416c:	4906      	ldr	r1, [pc, #24]	@ (8004188 <HAL_I2C_Master_Receive+0x22c>)
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fa76 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d008      	beq.n	800418c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e11a      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
 800417e:	bf00      	nop
 8004180:	00100002 	.word	0x00100002
 8004184:	ffff0000 	.word	0xffff0000
 8004188:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800419a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	b2d2      	uxtb	r2, r2
 80041da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	3b01      	subs	r3, #1
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004200:	e0c4      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004208:	2200      	movs	r2, #0
 800420a:	496c      	ldr	r1, [pc, #432]	@ (80043bc <HAL_I2C_Master_Receive+0x460>)
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 fa27 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0cb      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800422a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	2200      	movs	r2, #0
 8004266:	4955      	ldr	r1, [pc, #340]	@ (80043bc <HAL_I2C_Master_Receive+0x460>)
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 f9f9 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e09d      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004286:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	691a      	ldr	r2, [r3, #16]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042ec:	e04e      	b.n	800438c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fb5e 	bl	80049b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e058      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691a      	ldr	r2, [r3, #16]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f003 0304 	and.w	r3, r3, #4
 800433e:	2b04      	cmp	r3, #4
 8004340:	d124      	bne.n	800438c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	2b03      	cmp	r3, #3
 8004348:	d107      	bne.n	800435a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004358:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004390:	2b00      	cmp	r3, #0
 8004392:	f47f aeb6 	bne.w	8004102 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e000      	b.n	80043b4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
  }
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3728      	adds	r7, #40	@ 0x28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	00010004 	.word	0x00010004

080043c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	460b      	mov	r3, r1
 80043ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d006      	beq.n	80043ea <I2C_MasterRequestWrite+0x2a>
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d003      	beq.n	80043ea <I2C_MasterRequestWrite+0x2a>
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043e8:	d108      	bne.n	80043fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043f8:	601a      	str	r2, [r3, #0]
 80043fa:	e00b      	b.n	8004414 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	2b12      	cmp	r3, #18
 8004402:	d107      	bne.n	8004414 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004412:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f91d 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00d      	beq.n	8004448 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800443a:	d103      	bne.n	8004444 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004442:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e035      	b.n	80044b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004450:	d108      	bne.n	8004464 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004452:	897b      	ldrh	r3, [r7, #10]
 8004454:	b2db      	uxtb	r3, r3
 8004456:	461a      	mov	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004460:	611a      	str	r2, [r3, #16]
 8004462:	e01b      	b.n	800449c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004464:	897b      	ldrh	r3, [r7, #10]
 8004466:	11db      	asrs	r3, r3, #7
 8004468:	b2db      	uxtb	r3, r3
 800446a:	f003 0306 	and.w	r3, r3, #6
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f063 030f 	orn	r3, r3, #15
 8004474:	b2da      	uxtb	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	490e      	ldr	r1, [pc, #56]	@ (80044bc <I2C_MasterRequestWrite+0xfc>)
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 f966 	bl	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e010      	b.n	80044b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004492:	897b      	ldrh	r3, [r7, #10]
 8004494:	b2da      	uxtb	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4907      	ldr	r1, [pc, #28]	@ (80044c0 <I2C_MasterRequestWrite+0x100>)
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f956 	bl	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	00010008 	.word	0x00010008
 80044c0:	00010002 	.word	0x00010002

080044c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af02      	add	r7, sp, #8
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	607a      	str	r2, [r7, #4]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	460b      	mov	r3, r1
 80044d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d006      	beq.n	80044fe <I2C_MasterRequestRead+0x3a>
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d003      	beq.n	80044fe <I2C_MasterRequestRead+0x3a>
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044fc:	d108      	bne.n	8004510 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	e00b      	b.n	8004528 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004514:	2b11      	cmp	r3, #17
 8004516:	d107      	bne.n	8004528 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004526:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 f893 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00d      	beq.n	800455c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800454e:	d103      	bne.n	8004558 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004556:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e079      	b.n	8004650 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004564:	d108      	bne.n	8004578 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004566:	897b      	ldrh	r3, [r7, #10]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	b2da      	uxtb	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	611a      	str	r2, [r3, #16]
 8004576:	e05f      	b.n	8004638 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004578:	897b      	ldrh	r3, [r7, #10]
 800457a:	11db      	asrs	r3, r3, #7
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f003 0306 	and.w	r3, r3, #6
 8004582:	b2db      	uxtb	r3, r3
 8004584:	f063 030f 	orn	r3, r3, #15
 8004588:	b2da      	uxtb	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	4930      	ldr	r1, [pc, #192]	@ (8004658 <I2C_MasterRequestRead+0x194>)
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f8dc 	bl	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e054      	b.n	8004650 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045a6:	897b      	ldrh	r3, [r7, #10]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	4929      	ldr	r1, [pc, #164]	@ (800465c <I2C_MasterRequestRead+0x198>)
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 f8cc 	bl	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e044      	b.n	8004650 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c6:	2300      	movs	r3, #0
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	613b      	str	r3, [r7, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 f831 	bl	8004660 <I2C_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00d      	beq.n	8004620 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004612:	d103      	bne.n	800461c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800461a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e017      	b.n	8004650 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004620:	897b      	ldrh	r3, [r7, #10]
 8004622:	11db      	asrs	r3, r3, #7
 8004624:	b2db      	uxtb	r3, r3
 8004626:	f003 0306 	and.w	r3, r3, #6
 800462a:	b2db      	uxtb	r3, r3
 800462c:	f063 030e 	orn	r3, r3, #14
 8004630:	b2da      	uxtb	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	4907      	ldr	r1, [pc, #28]	@ (800465c <I2C_MasterRequestRead+0x198>)
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 f888 	bl	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e000      	b.n	8004650 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3718      	adds	r7, #24
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	00010008 	.word	0x00010008
 800465c:	00010002 	.word	0x00010002

08004660 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	603b      	str	r3, [r7, #0]
 800466c:	4613      	mov	r3, r2
 800466e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004670:	e048      	b.n	8004704 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004678:	d044      	beq.n	8004704 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800467a:	f7fe fc39 	bl	8002ef0 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d302      	bcc.n	8004690 <I2C_WaitOnFlagUntilTimeout+0x30>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d139      	bne.n	8004704 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	0c1b      	lsrs	r3, r3, #16
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b01      	cmp	r3, #1
 8004698:	d10d      	bne.n	80046b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	43da      	mvns	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	4013      	ands	r3, r2
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	bf0c      	ite	eq
 80046ac:	2301      	moveq	r3, #1
 80046ae:	2300      	movne	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	e00c      	b.n	80046d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	43da      	mvns	r2, r3
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	4013      	ands	r3, r2
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	bf0c      	ite	eq
 80046c8:	2301      	moveq	r3, #1
 80046ca:	2300      	movne	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	461a      	mov	r2, r3
 80046d0:	79fb      	ldrb	r3, [r7, #7]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d116      	bne.n	8004704 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2220      	movs	r2, #32
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e023      	b.n	800474c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	0c1b      	lsrs	r3, r3, #16
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b01      	cmp	r3, #1
 800470c:	d10d      	bne.n	800472a <I2C_WaitOnFlagUntilTimeout+0xca>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	43da      	mvns	r2, r3
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	4013      	ands	r3, r2
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	bf0c      	ite	eq
 8004720:	2301      	moveq	r3, #1
 8004722:	2300      	movne	r3, #0
 8004724:	b2db      	uxtb	r3, r3
 8004726:	461a      	mov	r2, r3
 8004728:	e00c      	b.n	8004744 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	43da      	mvns	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4013      	ands	r3, r2
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf0c      	ite	eq
 800473c:	2301      	moveq	r3, #1
 800473e:	2300      	movne	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	461a      	mov	r2, r3
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	429a      	cmp	r2, r3
 8004748:	d093      	beq.n	8004672 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004762:	e071      	b.n	8004848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800476e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004772:	d123      	bne.n	80047bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004782:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800478c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2220      	movs	r2, #32
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a8:	f043 0204 	orr.w	r2, r3, #4
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e067      	b.n	800488c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c2:	d041      	beq.n	8004848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c4:	f7fe fb94 	bl	8002ef0 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d302      	bcc.n	80047da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d136      	bne.n	8004848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	0c1b      	lsrs	r3, r3, #16
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d10c      	bne.n	80047fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	43da      	mvns	r2, r3
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	4013      	ands	r3, r2
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	bf14      	ite	ne
 80047f6:	2301      	movne	r3, #1
 80047f8:	2300      	moveq	r3, #0
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	e00b      	b.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	43da      	mvns	r2, r3
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	4013      	ands	r3, r2
 800480a:	b29b      	uxth	r3, r3
 800480c:	2b00      	cmp	r3, #0
 800480e:	bf14      	ite	ne
 8004810:	2301      	movne	r3, #1
 8004812:	2300      	moveq	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d016      	beq.n	8004848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e021      	b.n	800488c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	0c1b      	lsrs	r3, r3, #16
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b01      	cmp	r3, #1
 8004850:	d10c      	bne.n	800486c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	43da      	mvns	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4013      	ands	r3, r2
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf14      	ite	ne
 8004864:	2301      	movne	r3, #1
 8004866:	2300      	moveq	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	e00b      	b.n	8004884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	43da      	mvns	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf14      	ite	ne
 800487e:	2301      	movne	r3, #1
 8004880:	2300      	moveq	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	f47f af6d 	bne.w	8004764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048a0:	e034      	b.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 f8e3 	bl	8004a6e <I2C_IsAcknowledgeFailed>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e034      	b.n	800491c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d028      	beq.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ba:	f7fe fb19 	bl	8002ef0 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d302      	bcc.n	80048d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d11d      	bne.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048da:	2b80      	cmp	r3, #128	@ 0x80
 80048dc:	d016      	beq.n	800490c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	f043 0220 	orr.w	r2, r3, #32
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e007      	b.n	800491c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004916:	2b80      	cmp	r3, #128	@ 0x80
 8004918:	d1c3      	bne.n	80048a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004930:	e034      	b.n	800499c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 f89b 	bl	8004a6e <I2C_IsAcknowledgeFailed>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e034      	b.n	80049ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004948:	d028      	beq.n	800499c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800494a:	f7fe fad1 	bl	8002ef0 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	429a      	cmp	r2, r3
 8004958:	d302      	bcc.n	8004960 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d11d      	bne.n	800499c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	f003 0304 	and.w	r3, r3, #4
 800496a:	2b04      	cmp	r3, #4
 800496c:	d016      	beq.n	800499c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2220      	movs	r2, #32
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e007      	b.n	80049ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d1c3      	bne.n	8004932 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049c0:	e049      	b.n	8004a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f003 0310 	and.w	r3, r3, #16
 80049cc:	2b10      	cmp	r3, #16
 80049ce:	d119      	bne.n	8004a04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0210 	mvn.w	r2, #16
 80049d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e030      	b.n	8004a66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a04:	f7fe fa74 	bl	8002ef0 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d302      	bcc.n	8004a1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d11d      	bne.n	8004a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a24:	2b40      	cmp	r3, #64	@ 0x40
 8004a26:	d016      	beq.n	8004a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	f043 0220 	orr.w	r2, r3, #32
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e007      	b.n	8004a66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b40      	cmp	r3, #64	@ 0x40
 8004a62:	d1ae      	bne.n	80049c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a84:	d11b      	bne.n	8004abe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a8e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	f043 0204 	orr.w	r2, r3, #4
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e000      	b.n	8004ac0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	603b      	str	r3, [r7, #0]
 8004ada:	4b20      	ldr	r3, [pc, #128]	@ (8004b5c <HAL_PWREx_EnableOverDrive+0x90>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	4a1f      	ldr	r2, [pc, #124]	@ (8004b5c <HAL_PWREx_EnableOverDrive+0x90>)
 8004ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b5c <HAL_PWREx_EnableOverDrive+0x90>)
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aee:	603b      	str	r3, [r7, #0]
 8004af0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004af2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b60 <HAL_PWREx_EnableOverDrive+0x94>)
 8004af4:	2201      	movs	r2, #1
 8004af6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004af8:	f7fe f9fa 	bl	8002ef0 <HAL_GetTick>
 8004afc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004afe:	e009      	b.n	8004b14 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b00:	f7fe f9f6 	bl	8002ef0 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b0e:	d901      	bls.n	8004b14 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e01f      	b.n	8004b54 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b14:	4b13      	ldr	r3, [pc, #76]	@ (8004b64 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b20:	d1ee      	bne.n	8004b00 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004b22:	4b11      	ldr	r3, [pc, #68]	@ (8004b68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b28:	f7fe f9e2 	bl	8002ef0 <HAL_GetTick>
 8004b2c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b2e:	e009      	b.n	8004b44 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b30:	f7fe f9de 	bl	8002ef0 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b3e:	d901      	bls.n	8004b44 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e007      	b.n	8004b54 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b44:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b50:	d1ee      	bne.n	8004b30 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3708      	adds	r7, #8
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	420e0040 	.word	0x420e0040
 8004b64:	40007000 	.word	0x40007000
 8004b68:	420e0044 	.word	0x420e0044

08004b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0cc      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b80:	4b68      	ldr	r3, [pc, #416]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d90c      	bls.n	8004ba8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8e:	4b65      	ldr	r3, [pc, #404]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b96:	4b63      	ldr	r3, [pc, #396]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	683a      	ldr	r2, [r7, #0]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d001      	beq.n	8004ba8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e0b8      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d020      	beq.n	8004bf6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0304 	and.w	r3, r3, #4
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d005      	beq.n	8004bcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bc0:	4b59      	ldr	r3, [pc, #356]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	4a58      	ldr	r2, [pc, #352]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004bca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bd8:	4b53      	ldr	r3, [pc, #332]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	4a52      	ldr	r2, [pc, #328]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004be2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004be4:	4b50      	ldr	r3, [pc, #320]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	494d      	ldr	r1, [pc, #308]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d044      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d107      	bne.n	8004c1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c0a:	4b47      	ldr	r3, [pc, #284]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d119      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e07f      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d003      	beq.n	8004c2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	d107      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d109      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e06f      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e067      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c4a:	4b37      	ldr	r3, [pc, #220]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f023 0203 	bic.w	r2, r3, #3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	4934      	ldr	r1, [pc, #208]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c5c:	f7fe f948 	bl	8002ef0 <HAL_GetTick>
 8004c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c62:	e00a      	b.n	8004c7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c64:	f7fe f944 	bl	8002ef0 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e04f      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7a:	4b2b      	ldr	r3, [pc, #172]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 020c 	and.w	r2, r3, #12
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d1eb      	bne.n	8004c64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c8c:	4b25      	ldr	r3, [pc, #148]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 030f 	and.w	r3, r3, #15
 8004c94:	683a      	ldr	r2, [r7, #0]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d20c      	bcs.n	8004cb4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9a:	4b22      	ldr	r3, [pc, #136]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca2:	4b20      	ldr	r3, [pc, #128]	@ (8004d24 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d001      	beq.n	8004cb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e032      	b.n	8004d1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0304 	and.w	r3, r3, #4
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cc0:	4b19      	ldr	r3, [pc, #100]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4916      	ldr	r1, [pc, #88]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d009      	beq.n	8004cf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cde:	4b12      	ldr	r3, [pc, #72]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	490e      	ldr	r1, [pc, #56]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cf2:	f000 f855 	bl	8004da0 <HAL_RCC_GetSysClockFreq>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d28 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	091b      	lsrs	r3, r3, #4
 8004cfe:	f003 030f 	and.w	r3, r3, #15
 8004d02:	490a      	ldr	r1, [pc, #40]	@ (8004d2c <HAL_RCC_ClockConfig+0x1c0>)
 8004d04:	5ccb      	ldrb	r3, [r1, r3]
 8004d06:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0a:	4a09      	ldr	r2, [pc, #36]	@ (8004d30 <HAL_RCC_ClockConfig+0x1c4>)
 8004d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d0e:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <HAL_RCC_ClockConfig+0x1c8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fe f8a8 	bl	8002e68 <HAL_InitTick>

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40023c00 	.word	0x40023c00
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	0800ac88 	.word	0x0800ac88
 8004d30:	20000010 	.word	0x20000010
 8004d34:	20000014 	.word	0x20000014

08004d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d3c:	4b03      	ldr	r3, [pc, #12]	@ (8004d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000010 	.word	0x20000010

08004d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d54:	f7ff fff0 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	4b05      	ldr	r3, [pc, #20]	@ (8004d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	0a9b      	lsrs	r3, r3, #10
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	4903      	ldr	r1, [pc, #12]	@ (8004d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d66:	5ccb      	ldrb	r3, [r1, r3]
 8004d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40023800 	.word	0x40023800
 8004d74:	0800ac98 	.word	0x0800ac98

08004d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d7c:	f7ff ffdc 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d80:	4602      	mov	r2, r0
 8004d82:	4b05      	ldr	r3, [pc, #20]	@ (8004d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	0b5b      	lsrs	r3, r3, #13
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	4903      	ldr	r1, [pc, #12]	@ (8004d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d8e:	5ccb      	ldrb	r3, [r1, r3]
 8004d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	0800ac98 	.word	0x0800ac98

08004da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004da4:	b0a6      	sub	sp, #152	@ 0x98
 8004da6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dc6:	4bc8      	ldr	r3, [pc, #800]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 030c 	and.w	r3, r3, #12
 8004dce:	2b0c      	cmp	r3, #12
 8004dd0:	f200 817e 	bhi.w	80050d0 <HAL_RCC_GetSysClockFreq+0x330>
 8004dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <HAL_RCC_GetSysClockFreq+0x3c>)
 8004dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dda:	bf00      	nop
 8004ddc:	08004e11 	.word	0x08004e11
 8004de0:	080050d1 	.word	0x080050d1
 8004de4:	080050d1 	.word	0x080050d1
 8004de8:	080050d1 	.word	0x080050d1
 8004dec:	08004e19 	.word	0x08004e19
 8004df0:	080050d1 	.word	0x080050d1
 8004df4:	080050d1 	.word	0x080050d1
 8004df8:	080050d1 	.word	0x080050d1
 8004dfc:	08004e21 	.word	0x08004e21
 8004e00:	080050d1 	.word	0x080050d1
 8004e04:	080050d1 	.word	0x080050d1
 8004e08:	080050d1 	.word	0x080050d1
 8004e0c:	08004f8b 	.word	0x08004f8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e10:	4bb6      	ldr	r3, [pc, #728]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x34c>)
 8004e12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004e16:	e15f      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e18:	4bb5      	ldr	r3, [pc, #724]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x350>)
 8004e1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004e1e:	e15b      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e20:	4bb1      	ldr	r3, [pc, #708]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e2c:	4bae      	ldr	r3, [pc, #696]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d031      	beq.n	8004e9c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e38:	4bab      	ldr	r3, [pc, #684]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	099b      	lsrs	r3, r3, #6
 8004e3e:	2200      	movs	r2, #0
 8004e40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e50:	4ba7      	ldr	r3, [pc, #668]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x350>)
 8004e52:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004e56:	462a      	mov	r2, r5
 8004e58:	fb03 f202 	mul.w	r2, r3, r2
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	4621      	mov	r1, r4
 8004e60:	fb01 f303 	mul.w	r3, r1, r3
 8004e64:	4413      	add	r3, r2
 8004e66:	4aa2      	ldr	r2, [pc, #648]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x350>)
 8004e68:	4621      	mov	r1, r4
 8004e6a:	fba1 1202 	umull	r1, r2, r1, r2
 8004e6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e70:	460a      	mov	r2, r1
 8004e72:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004e74:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004e76:	4413      	add	r3, r2
 8004e78:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e7e:	2200      	movs	r2, #0
 8004e80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e82:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004e84:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e88:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8004e8c:	f7fb fefc 	bl	8000c88 <__aeabi_uldivmod>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4613      	mov	r3, r2
 8004e96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e9a:	e064      	b.n	8004f66 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e9c:	4b92      	ldr	r3, [pc, #584]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	099b      	lsrs	r3, r3, #6
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ea6:	657a      	str	r2, [r7, #84]	@ 0x54
 8004ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eb4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004eb8:	4622      	mov	r2, r4
 8004eba:	462b      	mov	r3, r5
 8004ebc:	f04f 0000 	mov.w	r0, #0
 8004ec0:	f04f 0100 	mov.w	r1, #0
 8004ec4:	0159      	lsls	r1, r3, #5
 8004ec6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eca:	0150      	lsls	r0, r2, #5
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4621      	mov	r1, r4
 8004ed2:	1a51      	subs	r1, r2, r1
 8004ed4:	6139      	str	r1, [r7, #16]
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	eb63 0301 	sbc.w	r3, r3, r1
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	f04f 0200 	mov.w	r2, #0
 8004ee2:	f04f 0300 	mov.w	r3, #0
 8004ee6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004eea:	4659      	mov	r1, fp
 8004eec:	018b      	lsls	r3, r1, #6
 8004eee:	4651      	mov	r1, sl
 8004ef0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ef4:	4651      	mov	r1, sl
 8004ef6:	018a      	lsls	r2, r1, #6
 8004ef8:	4651      	mov	r1, sl
 8004efa:	ebb2 0801 	subs.w	r8, r2, r1
 8004efe:	4659      	mov	r1, fp
 8004f00:	eb63 0901 	sbc.w	r9, r3, r1
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f18:	4690      	mov	r8, r2
 8004f1a:	4699      	mov	r9, r3
 8004f1c:	4623      	mov	r3, r4
 8004f1e:	eb18 0303 	adds.w	r3, r8, r3
 8004f22:	60bb      	str	r3, [r7, #8]
 8004f24:	462b      	mov	r3, r5
 8004f26:	eb49 0303 	adc.w	r3, r9, r3
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	f04f 0200 	mov.w	r2, #0
 8004f30:	f04f 0300 	mov.w	r3, #0
 8004f34:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f38:	4629      	mov	r1, r5
 8004f3a:	028b      	lsls	r3, r1, #10
 8004f3c:	4621      	mov	r1, r4
 8004f3e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f42:	4621      	mov	r1, r4
 8004f44:	028a      	lsls	r2, r1, #10
 8004f46:	4610      	mov	r0, r2
 8004f48:	4619      	mov	r1, r3
 8004f4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f4e:	2200      	movs	r2, #0
 8004f50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f52:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f54:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f58:	f7fb fe96 	bl	8000c88 <__aeabi_uldivmod>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4613      	mov	r3, r2
 8004f62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f66:	4b60      	ldr	r3, [pc, #384]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	0c1b      	lsrs	r3, r3, #16
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	3301      	adds	r3, #1
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8004f78:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004f88:	e0a6      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f8a:	4b57      	ldr	r3, [pc, #348]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f96:	4b54      	ldr	r3, [pc, #336]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d02a      	beq.n	8004ff8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fa2:	4b51      	ldr	r3, [pc, #324]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	2200      	movs	r2, #0
 8004faa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	4b4e      	ldr	r3, [pc, #312]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x350>)
 8004fb8:	fb03 f201 	mul.w	r2, r3, r1
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	fb00 f303 	mul.w	r3, r0, r3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	4a4a      	ldr	r2, [pc, #296]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x350>)
 8004fc6:	fba0 1202 	umull	r1, r2, r0, r2
 8004fca:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fcc:	460a      	mov	r2, r1
 8004fce:	673a      	str	r2, [r7, #112]	@ 0x70
 8004fd0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004fd2:	4413      	add	r3, r2
 8004fd4:	677b      	str	r3, [r7, #116]	@ 0x74
 8004fd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fda:	2200      	movs	r2, #0
 8004fdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fde:	637a      	str	r2, [r7, #52]	@ 0x34
 8004fe0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004fe4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004fe8:	f7fb fe4e 	bl	8000c88 <__aeabi_uldivmod>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004ff6:	e05b      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ff8:	4b3b      	ldr	r3, [pc, #236]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	099b      	lsrs	r3, r3, #6
 8004ffe:	2200      	movs	r2, #0
 8005000:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005002:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800500a:	623b      	str	r3, [r7, #32]
 800500c:	2300      	movs	r3, #0
 800500e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005010:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005014:	4642      	mov	r2, r8
 8005016:	464b      	mov	r3, r9
 8005018:	f04f 0000 	mov.w	r0, #0
 800501c:	f04f 0100 	mov.w	r1, #0
 8005020:	0159      	lsls	r1, r3, #5
 8005022:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005026:	0150      	lsls	r0, r2, #5
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	4641      	mov	r1, r8
 800502e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005032:	4649      	mov	r1, r9
 8005034:	eb63 0b01 	sbc.w	fp, r3, r1
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005044:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005048:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800504c:	ebb2 040a 	subs.w	r4, r2, sl
 8005050:	eb63 050b 	sbc.w	r5, r3, fp
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	00eb      	lsls	r3, r5, #3
 800505e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005062:	00e2      	lsls	r2, r4, #3
 8005064:	4614      	mov	r4, r2
 8005066:	461d      	mov	r5, r3
 8005068:	4643      	mov	r3, r8
 800506a:	18e3      	adds	r3, r4, r3
 800506c:	603b      	str	r3, [r7, #0]
 800506e:	464b      	mov	r3, r9
 8005070:	eb45 0303 	adc.w	r3, r5, r3
 8005074:	607b      	str	r3, [r7, #4]
 8005076:	f04f 0200 	mov.w	r2, #0
 800507a:	f04f 0300 	mov.w	r3, #0
 800507e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005082:	4629      	mov	r1, r5
 8005084:	028b      	lsls	r3, r1, #10
 8005086:	4621      	mov	r1, r4
 8005088:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800508c:	4621      	mov	r1, r4
 800508e:	028a      	lsls	r2, r1, #10
 8005090:	4610      	mov	r0, r2
 8005092:	4619      	mov	r1, r3
 8005094:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005098:	2200      	movs	r2, #0
 800509a:	61bb      	str	r3, [r7, #24]
 800509c:	61fa      	str	r2, [r7, #28]
 800509e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050a2:	f7fb fdf1 	bl	8000c88 <__aeabi_uldivmod>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	4613      	mov	r3, r2
 80050ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80050b0:	4b0d      	ldr	r3, [pc, #52]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x348>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	0f1b      	lsrs	r3, r3, #28
 80050b6:	f003 0307 	and.w	r3, r3, #7
 80050ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80050be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050ce:	e003      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050d0:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x34c>)
 80050d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050d6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3798      	adds	r7, #152	@ 0x98
 80050e0:	46bd      	mov	sp, r7
 80050e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050e6:	bf00      	nop
 80050e8:	40023800 	.word	0x40023800
 80050ec:	00f42400 	.word	0x00f42400
 80050f0:	016e3600 	.word	0x016e3600

080050f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b086      	sub	sp, #24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e28d      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 8083 	beq.w	800521a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005114:	4b94      	ldr	r3, [pc, #592]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 030c 	and.w	r3, r3, #12
 800511c:	2b04      	cmp	r3, #4
 800511e:	d019      	beq.n	8005154 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005120:	4b91      	ldr	r3, [pc, #580]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 030c 	and.w	r3, r3, #12
        || \
 8005128:	2b08      	cmp	r3, #8
 800512a:	d106      	bne.n	800513a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800512c:	4b8e      	ldr	r3, [pc, #568]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005134:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005138:	d00c      	beq.n	8005154 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800513a:	4b8b      	ldr	r3, [pc, #556]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005142:	2b0c      	cmp	r3, #12
 8005144:	d112      	bne.n	800516c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005146:	4b88      	ldr	r3, [pc, #544]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800514e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005152:	d10b      	bne.n	800516c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005154:	4b84      	ldr	r3, [pc, #528]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d05b      	beq.n	8005218 <HAL_RCC_OscConfig+0x124>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d157      	bne.n	8005218 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e25a      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005174:	d106      	bne.n	8005184 <HAL_RCC_OscConfig+0x90>
 8005176:	4b7c      	ldr	r3, [pc, #496]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a7b      	ldr	r2, [pc, #492]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800517c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	e01d      	b.n	80051c0 <HAL_RCC_OscConfig+0xcc>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800518c:	d10c      	bne.n	80051a8 <HAL_RCC_OscConfig+0xb4>
 800518e:	4b76      	ldr	r3, [pc, #472]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a75      	ldr	r2, [pc, #468]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	4b73      	ldr	r3, [pc, #460]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a72      	ldr	r2, [pc, #456]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	e00b      	b.n	80051c0 <HAL_RCC_OscConfig+0xcc>
 80051a8:	4b6f      	ldr	r3, [pc, #444]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a6e      	ldr	r2, [pc, #440]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	4b6c      	ldr	r3, [pc, #432]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a6b      	ldr	r2, [pc, #428]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d013      	beq.n	80051f0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c8:	f7fd fe92 	bl	8002ef0 <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051d0:	f7fd fe8e 	bl	8002ef0 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b64      	cmp	r3, #100	@ 0x64
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e21f      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051e2:	4b61      	ldr	r3, [pc, #388]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0f0      	beq.n	80051d0 <HAL_RCC_OscConfig+0xdc>
 80051ee:	e014      	b.n	800521a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f0:	f7fd fe7e 	bl	8002ef0 <HAL_GetTick>
 80051f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051f6:	e008      	b.n	800520a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051f8:	f7fd fe7a 	bl	8002ef0 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b64      	cmp	r3, #100	@ 0x64
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e20b      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800520a:	4b57      	ldr	r3, [pc, #348]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f0      	bne.n	80051f8 <HAL_RCC_OscConfig+0x104>
 8005216:	e000      	b.n	800521a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005218:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d06f      	beq.n	8005306 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005226:	4b50      	ldr	r3, [pc, #320]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	2b00      	cmp	r3, #0
 8005230:	d017      	beq.n	8005262 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005232:	4b4d      	ldr	r3, [pc, #308]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 030c 	and.w	r3, r3, #12
        || \
 800523a:	2b08      	cmp	r3, #8
 800523c:	d105      	bne.n	800524a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800523e:	4b4a      	ldr	r3, [pc, #296]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00b      	beq.n	8005262 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800524a:	4b47      	ldr	r3, [pc, #284]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005252:	2b0c      	cmp	r3, #12
 8005254:	d11c      	bne.n	8005290 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005256:	4b44      	ldr	r3, [pc, #272]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d116      	bne.n	8005290 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005262:	4b41      	ldr	r3, [pc, #260]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <HAL_RCC_OscConfig+0x186>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d001      	beq.n	800527a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e1d3      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800527a:	4b3b      	ldr	r3, [pc, #236]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4937      	ldr	r1, [pc, #220]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800528e:	e03a      	b.n	8005306 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d020      	beq.n	80052da <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005298:	4b34      	ldr	r3, [pc, #208]	@ (800536c <HAL_RCC_OscConfig+0x278>)
 800529a:	2201      	movs	r2, #1
 800529c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800529e:	f7fd fe27 	bl	8002ef0 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052a6:	f7fd fe23 	bl	8002ef0 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e1b4      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052c4:	4b28      	ldr	r3, [pc, #160]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4925      	ldr	r1, [pc, #148]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]
 80052d8:	e015      	b.n	8005306 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052da:	4b24      	ldr	r3, [pc, #144]	@ (800536c <HAL_RCC_OscConfig+0x278>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fd fe06 	bl	8002ef0 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052e8:	f7fd fe02 	bl	8002ef0 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e193      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f0      	bne.n	80052e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d036      	beq.n	8005380 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d016      	beq.n	8005348 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800531a:	4b15      	ldr	r3, [pc, #84]	@ (8005370 <HAL_RCC_OscConfig+0x27c>)
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005320:	f7fd fde6 	bl	8002ef0 <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005328:	f7fd fde2 	bl	8002ef0 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e173      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800533a:	4b0b      	ldr	r3, [pc, #44]	@ (8005368 <HAL_RCC_OscConfig+0x274>)
 800533c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0f0      	beq.n	8005328 <HAL_RCC_OscConfig+0x234>
 8005346:	e01b      	b.n	8005380 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005348:	4b09      	ldr	r3, [pc, #36]	@ (8005370 <HAL_RCC_OscConfig+0x27c>)
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800534e:	f7fd fdcf 	bl	8002ef0 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005354:	e00e      	b.n	8005374 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005356:	f7fd fdcb 	bl	8002ef0 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b02      	cmp	r3, #2
 8005362:	d907      	bls.n	8005374 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e15c      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
 8005368:	40023800 	.word	0x40023800
 800536c:	42470000 	.word	0x42470000
 8005370:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005374:	4b8a      	ldr	r3, [pc, #552]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1ea      	bne.n	8005356 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0304 	and.w	r3, r3, #4
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 8097 	beq.w	80054bc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800538e:	2300      	movs	r3, #0
 8005390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005392:	4b83      	ldr	r3, [pc, #524]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10f      	bne.n	80053be <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	60bb      	str	r3, [r7, #8]
 80053a2:	4b7f      	ldr	r3, [pc, #508]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	4a7e      	ldr	r2, [pc, #504]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80053a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80053ae:	4b7c      	ldr	r3, [pc, #496]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80053b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053b6:	60bb      	str	r3, [r7, #8]
 80053b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ba:	2301      	movs	r3, #1
 80053bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053be:	4b79      	ldr	r3, [pc, #484]	@ (80055a4 <HAL_RCC_OscConfig+0x4b0>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d118      	bne.n	80053fc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053ca:	4b76      	ldr	r3, [pc, #472]	@ (80055a4 <HAL_RCC_OscConfig+0x4b0>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a75      	ldr	r2, [pc, #468]	@ (80055a4 <HAL_RCC_OscConfig+0x4b0>)
 80053d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053d6:	f7fd fd8b 	bl	8002ef0 <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053de:	f7fd fd87 	bl	8002ef0 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e118      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f0:	4b6c      	ldr	r3, [pc, #432]	@ (80055a4 <HAL_RCC_OscConfig+0x4b0>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0f0      	beq.n	80053de <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d106      	bne.n	8005412 <HAL_RCC_OscConfig+0x31e>
 8005404:	4b66      	ldr	r3, [pc, #408]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005408:	4a65      	ldr	r2, [pc, #404]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 800540a:	f043 0301 	orr.w	r3, r3, #1
 800540e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005410:	e01c      	b.n	800544c <HAL_RCC_OscConfig+0x358>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	2b05      	cmp	r3, #5
 8005418:	d10c      	bne.n	8005434 <HAL_RCC_OscConfig+0x340>
 800541a:	4b61      	ldr	r3, [pc, #388]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541e:	4a60      	ldr	r2, [pc, #384]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005420:	f043 0304 	orr.w	r3, r3, #4
 8005424:	6713      	str	r3, [r2, #112]	@ 0x70
 8005426:	4b5e      	ldr	r3, [pc, #376]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800542a:	4a5d      	ldr	r2, [pc, #372]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	6713      	str	r3, [r2, #112]	@ 0x70
 8005432:	e00b      	b.n	800544c <HAL_RCC_OscConfig+0x358>
 8005434:	4b5a      	ldr	r3, [pc, #360]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005438:	4a59      	ldr	r2, [pc, #356]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 800543a:	f023 0301 	bic.w	r3, r3, #1
 800543e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005440:	4b57      	ldr	r3, [pc, #348]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005444:	4a56      	ldr	r2, [pc, #344]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005446:	f023 0304 	bic.w	r3, r3, #4
 800544a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d015      	beq.n	8005480 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005454:	f7fd fd4c 	bl	8002ef0 <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800545a:	e00a      	b.n	8005472 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800545c:	f7fd fd48 	bl	8002ef0 <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800546a:	4293      	cmp	r3, r2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e0d7      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005472:	4b4b      	ldr	r3, [pc, #300]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0ee      	beq.n	800545c <HAL_RCC_OscConfig+0x368>
 800547e:	e014      	b.n	80054aa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005480:	f7fd fd36 	bl	8002ef0 <HAL_GetTick>
 8005484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005486:	e00a      	b.n	800549e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005488:	f7fd fd32 	bl	8002ef0 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e0c1      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800549e:	4b40      	ldr	r3, [pc, #256]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80054a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1ee      	bne.n	8005488 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054aa:	7dfb      	ldrb	r3, [r7, #23]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d105      	bne.n	80054bc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b0:	4b3b      	ldr	r3, [pc, #236]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80054b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b4:	4a3a      	ldr	r2, [pc, #232]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80054b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 80ad 	beq.w	8005620 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054c6:	4b36      	ldr	r3, [pc, #216]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 030c 	and.w	r3, r3, #12
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d060      	beq.n	8005594 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d145      	bne.n	8005566 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054da:	4b33      	ldr	r3, [pc, #204]	@ (80055a8 <HAL_RCC_OscConfig+0x4b4>)
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e0:	f7fd fd06 	bl	8002ef0 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054e8:	f7fd fd02 	bl	8002ef0 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e093      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054fa:	4b29      	ldr	r3, [pc, #164]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1f0      	bne.n	80054e8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69da      	ldr	r2, [r3, #28]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005514:	019b      	lsls	r3, r3, #6
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551c:	085b      	lsrs	r3, r3, #1
 800551e:	3b01      	subs	r3, #1
 8005520:	041b      	lsls	r3, r3, #16
 8005522:	431a      	orrs	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005528:	061b      	lsls	r3, r3, #24
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005530:	071b      	lsls	r3, r3, #28
 8005532:	491b      	ldr	r1, [pc, #108]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005534:	4313      	orrs	r3, r2
 8005536:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005538:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <HAL_RCC_OscConfig+0x4b4>)
 800553a:	2201      	movs	r2, #1
 800553c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800553e:	f7fd fcd7 	bl	8002ef0 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005546:	f7fd fcd3 	bl	8002ef0 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e064      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005558:	4b11      	ldr	r3, [pc, #68]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x452>
 8005564:	e05c      	b.n	8005620 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005566:	4b10      	ldr	r3, [pc, #64]	@ (80055a8 <HAL_RCC_OscConfig+0x4b4>)
 8005568:	2200      	movs	r2, #0
 800556a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556c:	f7fd fcc0 	bl	8002ef0 <HAL_GetTick>
 8005570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005572:	e008      	b.n	8005586 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005574:	f7fd fcbc 	bl	8002ef0 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e04d      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005586:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <HAL_RCC_OscConfig+0x4ac>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1f0      	bne.n	8005574 <HAL_RCC_OscConfig+0x480>
 8005592:	e045      	b.n	8005620 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d107      	bne.n	80055ac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e040      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
 80055a0:	40023800 	.word	0x40023800
 80055a4:	40007000 	.word	0x40007000
 80055a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ac:	4b1f      	ldr	r3, [pc, #124]	@ (800562c <HAL_RCC_OscConfig+0x538>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d030      	beq.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d129      	bne.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d122      	bne.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80055dc:	4013      	ands	r3, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d119      	bne.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	085b      	lsrs	r3, r3, #1
 80055f4:	3b01      	subs	r3, #1
 80055f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d10f      	bne.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005606:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005608:	429a      	cmp	r2, r3
 800560a:	d107      	bne.n	800561c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005616:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005618:	429a      	cmp	r2, r3
 800561a:	d001      	beq.n	8005620 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e000      	b.n	8005622 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40023800 	.word	0x40023800

08005630 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e07b      	b.n	800573a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005646:	2b00      	cmp	r3, #0
 8005648:	d108      	bne.n	800565c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005652:	d009      	beq.n	8005668 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	61da      	str	r2, [r3, #28]
 800565a:	e005      	b.n	8005668 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d106      	bne.n	8005688 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7fc fd7c 	bl	8002180 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800569e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056b0:	431a      	orrs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	431a      	orrs	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d8:	431a      	orrs	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ec:	ea42 0103 	orr.w	r1, r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	0c1b      	lsrs	r3, r3, #16
 8005706:	f003 0104 	and.w	r1, r3, #4
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570e:	f003 0210 	and.w	r2, r3, #16
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69da      	ldr	r2, [r3, #28]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005728:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b082      	sub	sp, #8
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e041      	b.n	80057d8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	d106      	bne.n	800576e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fd f8eb 	bl	8002944 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2202      	movs	r2, #2
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	3304      	adds	r3, #4
 800577e:	4619      	mov	r1, r3
 8005780:	4610      	mov	r0, r2
 8005782:	f000 fee7 	bl	8006554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d001      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e04e      	b.n	8005896 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0201 	orr.w	r2, r2, #1
 800580e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a23      	ldr	r2, [pc, #140]	@ (80058a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d022      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005822:	d01d      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d018      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1e      	ldr	r2, [pc, #120]	@ (80058ac <HAL_TIM_Base_Start_IT+0xcc>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d013      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1c      	ldr	r2, [pc, #112]	@ (80058b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d00e      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1b      	ldr	r2, [pc, #108]	@ (80058b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d009      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a19      	ldr	r2, [pc, #100]	@ (80058b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x80>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a18      	ldr	r2, [pc, #96]	@ (80058bc <HAL_TIM_Base_Start_IT+0xdc>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d111      	bne.n	8005884 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b06      	cmp	r3, #6
 8005870:	d010      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f042 0201 	orr.w	r2, r2, #1
 8005880:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005882:	e007      	b.n	8005894 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40000400 	.word	0x40000400
 80058ac:	40000800 	.word	0x40000800
 80058b0:	40000c00 	.word	0x40000c00
 80058b4:	40010400 	.word	0x40010400
 80058b8:	40014000 	.word	0x40014000
 80058bc:	40001800 	.word	0x40001800

080058c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 0201 	bic.w	r2, r2, #1
 80058d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6a1a      	ldr	r2, [r3, #32]
 80058de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80058e2:	4013      	ands	r3, r2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10f      	bne.n	8005908 <HAL_TIM_Base_Stop_IT+0x48>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6a1a      	ldr	r2, [r3, #32]
 80058ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80058f2:	4013      	ands	r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d107      	bne.n	8005908 <HAL_TIM_Base_Stop_IT+0x48>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0201 	bic.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b082      	sub	sp, #8
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e041      	b.n	80059b4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b00      	cmp	r3, #0
 800593a:	d106      	bne.n	800594a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f839 	bl	80059bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2202      	movs	r2, #2
 800594e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3304      	adds	r3, #4
 800595a:	4619      	mov	r1, r3
 800595c:	4610      	mov	r0, r2
 800595e:	f000 fdf9 	bl	8006554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2201      	movs	r2, #1
 800597e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d109      	bne.n	80059f4 <HAL_TIM_PWM_Start+0x24>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	bf14      	ite	ne
 80059ec:	2301      	movne	r3, #1
 80059ee:	2300      	moveq	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	e022      	b.n	8005a3a <HAL_TIM_PWM_Start+0x6a>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	d109      	bne.n	8005a0e <HAL_TIM_PWM_Start+0x3e>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	bf14      	ite	ne
 8005a06:	2301      	movne	r3, #1
 8005a08:	2300      	moveq	r3, #0
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	e015      	b.n	8005a3a <HAL_TIM_PWM_Start+0x6a>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d109      	bne.n	8005a28 <HAL_TIM_PWM_Start+0x58>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	bf14      	ite	ne
 8005a20:	2301      	movne	r3, #1
 8005a22:	2300      	moveq	r3, #0
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	e008      	b.n	8005a3a <HAL_TIM_PWM_Start+0x6a>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	bf14      	ite	ne
 8005a34:	2301      	movne	r3, #1
 8005a36:	2300      	moveq	r3, #0
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e07c      	b.n	8005b3c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_PWM_Start+0x82>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a50:	e013      	b.n	8005a7a <HAL_TIM_PWM_Start+0xaa>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b04      	cmp	r3, #4
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_PWM_Start+0x92>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a60:	e00b      	b.n	8005a7a <HAL_TIM_PWM_Start+0xaa>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d104      	bne.n	8005a72 <HAL_TIM_PWM_Start+0xa2>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a70:	e003      	b.n	8005a7a <HAL_TIM_PWM_Start+0xaa>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	6839      	ldr	r1, [r7, #0]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f001 f980 	bl	8006d88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b44 <HAL_TIM_PWM_Start+0x174>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d004      	beq.n	8005a9c <HAL_TIM_PWM_Start+0xcc>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a2c      	ldr	r2, [pc, #176]	@ (8005b48 <HAL_TIM_PWM_Start+0x178>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d101      	bne.n	8005aa0 <HAL_TIM_PWM_Start+0xd0>
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e000      	b.n	8005aa2 <HAL_TIM_PWM_Start+0xd2>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d007      	beq.n	8005ab6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a22      	ldr	r2, [pc, #136]	@ (8005b44 <HAL_TIM_PWM_Start+0x174>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d022      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac8:	d01d      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1f      	ldr	r2, [pc, #124]	@ (8005b4c <HAL_TIM_PWM_Start+0x17c>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d018      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b50 <HAL_TIM_PWM_Start+0x180>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d013      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8005b54 <HAL_TIM_PWM_Start+0x184>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d00e      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a16      	ldr	r2, [pc, #88]	@ (8005b48 <HAL_TIM_PWM_Start+0x178>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d009      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a18      	ldr	r2, [pc, #96]	@ (8005b58 <HAL_TIM_PWM_Start+0x188>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d004      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x136>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a16      	ldr	r2, [pc, #88]	@ (8005b5c <HAL_TIM_PWM_Start+0x18c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d111      	bne.n	8005b2a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b06      	cmp	r3, #6
 8005b16:	d010      	beq.n	8005b3a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0201 	orr.w	r2, r2, #1
 8005b26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b28:	e007      	b.n	8005b3a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0201 	orr.w	r2, r2, #1
 8005b38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40010000 	.word	0x40010000
 8005b48:	40010400 	.word	0x40010400
 8005b4c:	40000400 	.word	0x40000400
 8005b50:	40000800 	.word	0x40000800
 8005b54:	40000c00 	.word	0x40000c00
 8005b58:	40014000 	.word	0x40014000
 8005b5c:	40001800 	.word	0x40001800

08005b60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e041      	b.n	8005bf6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d106      	bne.n	8005b8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f839 	bl	8005bfe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	f000 fcd8 	bl	8006554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
	...

08005c14 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d104      	bne.n	8005c32 <HAL_TIM_IC_Start_IT+0x1e>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	e013      	b.n	8005c5a <HAL_TIM_IC_Start_IT+0x46>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d104      	bne.n	8005c42 <HAL_TIM_IC_Start_IT+0x2e>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	e00b      	b.n	8005c5a <HAL_TIM_IC_Start_IT+0x46>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d104      	bne.n	8005c52 <HAL_TIM_IC_Start_IT+0x3e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	e003      	b.n	8005c5a <HAL_TIM_IC_Start_IT+0x46>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d104      	bne.n	8005c6c <HAL_TIM_IC_Start_IT+0x58>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	e013      	b.n	8005c94 <HAL_TIM_IC_Start_IT+0x80>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d104      	bne.n	8005c7c <HAL_TIM_IC_Start_IT+0x68>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	e00b      	b.n	8005c94 <HAL_TIM_IC_Start_IT+0x80>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	2b08      	cmp	r3, #8
 8005c80:	d104      	bne.n	8005c8c <HAL_TIM_IC_Start_IT+0x78>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	e003      	b.n	8005c94 <HAL_TIM_IC_Start_IT+0x80>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c96:	7bbb      	ldrb	r3, [r7, #14]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d102      	bne.n	8005ca2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c9c:	7b7b      	ldrb	r3, [r7, #13]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d001      	beq.n	8005ca6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e0cc      	b.n	8005e40 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d104      	bne.n	8005cb6 <HAL_TIM_IC_Start_IT+0xa2>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb4:	e013      	b.n	8005cde <HAL_TIM_IC_Start_IT+0xca>
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d104      	bne.n	8005cc6 <HAL_TIM_IC_Start_IT+0xb2>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cc4:	e00b      	b.n	8005cde <HAL_TIM_IC_Start_IT+0xca>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d104      	bne.n	8005cd6 <HAL_TIM_IC_Start_IT+0xc2>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cd4:	e003      	b.n	8005cde <HAL_TIM_IC_Start_IT+0xca>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2202      	movs	r2, #2
 8005cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d104      	bne.n	8005cee <HAL_TIM_IC_Start_IT+0xda>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2202      	movs	r2, #2
 8005ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cec:	e013      	b.n	8005d16 <HAL_TIM_IC_Start_IT+0x102>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	2b04      	cmp	r3, #4
 8005cf2:	d104      	bne.n	8005cfe <HAL_TIM_IC_Start_IT+0xea>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cfc:	e00b      	b.n	8005d16 <HAL_TIM_IC_Start_IT+0x102>
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	2b08      	cmp	r3, #8
 8005d02:	d104      	bne.n	8005d0e <HAL_TIM_IC_Start_IT+0xfa>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2202      	movs	r2, #2
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d0c:	e003      	b.n	8005d16 <HAL_TIM_IC_Start_IT+0x102>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2202      	movs	r2, #2
 8005d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	d841      	bhi.n	8005da0 <HAL_TIM_IC_Start_IT+0x18c>
 8005d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d24 <HAL_TIM_IC_Start_IT+0x110>)
 8005d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d22:	bf00      	nop
 8005d24:	08005d59 	.word	0x08005d59
 8005d28:	08005da1 	.word	0x08005da1
 8005d2c:	08005da1 	.word	0x08005da1
 8005d30:	08005da1 	.word	0x08005da1
 8005d34:	08005d6b 	.word	0x08005d6b
 8005d38:	08005da1 	.word	0x08005da1
 8005d3c:	08005da1 	.word	0x08005da1
 8005d40:	08005da1 	.word	0x08005da1
 8005d44:	08005d7d 	.word	0x08005d7d
 8005d48:	08005da1 	.word	0x08005da1
 8005d4c:	08005da1 	.word	0x08005da1
 8005d50:	08005da1 	.word	0x08005da1
 8005d54:	08005d8f 	.word	0x08005d8f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 0202 	orr.w	r2, r2, #2
 8005d66:	60da      	str	r2, [r3, #12]
      break;
 8005d68:	e01d      	b.n	8005da6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68da      	ldr	r2, [r3, #12]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f042 0204 	orr.w	r2, r2, #4
 8005d78:	60da      	str	r2, [r3, #12]
      break;
 8005d7a:	e014      	b.n	8005da6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0208 	orr.w	r2, r2, #8
 8005d8a:	60da      	str	r2, [r3, #12]
      break;
 8005d8c:	e00b      	b.n	8005da6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68da      	ldr	r2, [r3, #12]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f042 0210 	orr.w	r2, r2, #16
 8005d9c:	60da      	str	r2, [r3, #12]
      break;
 8005d9e:	e002      	b.n	8005da6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	73fb      	strb	r3, [r7, #15]
      break;
 8005da4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d148      	bne.n	8005e3e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2201      	movs	r2, #1
 8005db2:	6839      	ldr	r1, [r7, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 ffe7 	bl	8006d88 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a22      	ldr	r2, [pc, #136]	@ (8005e48 <HAL_TIM_IC_Start_IT+0x234>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d022      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dcc:	d01d      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e4c <HAL_TIM_IC_Start_IT+0x238>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d018      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8005e50 <HAL_TIM_IC_Start_IT+0x23c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d013      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e54 <HAL_TIM_IC_Start_IT+0x240>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00e      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a19      	ldr	r2, [pc, #100]	@ (8005e58 <HAL_TIM_IC_Start_IT+0x244>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d009      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a18      	ldr	r2, [pc, #96]	@ (8005e5c <HAL_TIM_IC_Start_IT+0x248>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_TIM_IC_Start_IT+0x1f6>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a16      	ldr	r2, [pc, #88]	@ (8005e60 <HAL_TIM_IC_Start_IT+0x24c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d111      	bne.n	8005e2e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	2b06      	cmp	r3, #6
 8005e1a:	d010      	beq.n	8005e3e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 0201 	orr.w	r2, r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e2c:	e007      	b.n	8005e3e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f042 0201 	orr.w	r2, r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40000400 	.word	0x40000400
 8005e50:	40000800 	.word	0x40000800
 8005e54:	40000c00 	.word	0x40000c00
 8005e58:	40010400 	.word	0x40010400
 8005e5c:	40014000 	.word	0x40014000
 8005e60:	40001800 	.word	0x40001800

08005e64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d020      	beq.n	8005ec8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f003 0302 	and.w	r3, r3, #2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d01b      	beq.n	8005ec8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f06f 0202 	mvn.w	r2, #2
 8005e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fc f886 	bl	8001fc0 <HAL_TIM_IC_CaptureCallback>
 8005eb4:	e005      	b.n	8005ec2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fb2e 	bl	8006518 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f000 fb35 	bl	800652c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d020      	beq.n	8005f14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f003 0304 	and.w	r3, r3, #4
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d01b      	beq.n	8005f14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0204 	mvn.w	r2, #4
 8005ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2202      	movs	r2, #2
 8005eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fc f860 	bl	8001fc0 <HAL_TIM_IC_CaptureCallback>
 8005f00:	e005      	b.n	8005f0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 fb08 	bl	8006518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 fb0f 	bl	800652c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f003 0308 	and.w	r3, r3, #8
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d020      	beq.n	8005f60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d01b      	beq.n	8005f60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f06f 0208 	mvn.w	r2, #8
 8005f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2204      	movs	r2, #4
 8005f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7fc f83a 	bl	8001fc0 <HAL_TIM_IC_CaptureCallback>
 8005f4c:	e005      	b.n	8005f5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 fae2 	bl	8006518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 fae9 	bl	800652c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	f003 0310 	and.w	r3, r3, #16
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d020      	beq.n	8005fac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f003 0310 	and.w	r3, r3, #16
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d01b      	beq.n	8005fac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f06f 0210 	mvn.w	r2, #16
 8005f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2208      	movs	r2, #8
 8005f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	69db      	ldr	r3, [r3, #28]
 8005f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7fc f814 	bl	8001fc0 <HAL_TIM_IC_CaptureCallback>
 8005f98:	e005      	b.n	8005fa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fabc 	bl	8006518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 fac3 	bl	800652c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00c      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0301 	and.w	r3, r3, #1
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d007      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f06f 0201 	mvn.w	r2, #1
 8005fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fb ffe6 	bl	8001f9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00c      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d007      	beq.n	8005ff4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 ffc8 	bl	8006f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00c      	beq.n	8006018 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa94 	bl	8006540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	f003 0320 	and.w	r3, r3, #32
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00c      	beq.n	800603c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f003 0320 	and.w	r3, r3, #32
 8006028:	2b00      	cmp	r3, #0
 800602a:	d007      	beq.n	800603c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0220 	mvn.w	r2, #32
 8006034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 ff9a 	bl	8006f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800603c:	bf00      	nop
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006050:	2300      	movs	r3, #0
 8006052:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800605a:	2b01      	cmp	r3, #1
 800605c:	d101      	bne.n	8006062 <HAL_TIM_IC_ConfigChannel+0x1e>
 800605e:	2302      	movs	r3, #2
 8006060:	e088      	b.n	8006174 <HAL_TIM_IC_ConfigChannel+0x130>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d11b      	bne.n	80060a8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006080:	f000 fcbe 	bl	8006a00 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f022 020c 	bic.w	r2, r2, #12
 8006092:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	6999      	ldr	r1, [r3, #24]
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	689a      	ldr	r2, [r3, #8]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	619a      	str	r2, [r3, #24]
 80060a6:	e060      	b.n	800616a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b04      	cmp	r3, #4
 80060ac:	d11c      	bne.n	80060e8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80060be:	f000 fd42 	bl	8006b46 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	699a      	ldr	r2, [r3, #24]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80060d0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	6999      	ldr	r1, [r3, #24]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	021a      	lsls	r2, r3, #8
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	619a      	str	r2, [r3, #24]
 80060e6:	e040      	b.n	800616a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b08      	cmp	r3, #8
 80060ec:	d11b      	bne.n	8006126 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80060fe:	f000 fd8f 	bl	8006c20 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69da      	ldr	r2, [r3, #28]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 020c 	bic.w	r2, r2, #12
 8006110:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69d9      	ldr	r1, [r3, #28]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	689a      	ldr	r2, [r3, #8]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	61da      	str	r2, [r3, #28]
 8006124:	e021      	b.n	800616a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b0c      	cmp	r3, #12
 800612a:	d11c      	bne.n	8006166 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800613c:	f000 fdac 	bl	8006c98 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	69da      	ldr	r2, [r3, #28]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800614e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	69d9      	ldr	r1, [r3, #28]
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	021a      	lsls	r2, r3, #8
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	430a      	orrs	r2, r1
 8006162:	61da      	str	r2, [r3, #28]
 8006164:	e001      	b.n	800616a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006172:	7dfb      	ldrb	r3, [r7, #23]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3718      	adds	r7, #24
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006192:	2b01      	cmp	r3, #1
 8006194:	d101      	bne.n	800619a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006196:	2302      	movs	r3, #2
 8006198:	e0ae      	b.n	80062f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b0c      	cmp	r3, #12
 80061a6:	f200 809f 	bhi.w	80062e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80061aa:	a201      	add	r2, pc, #4	@ (adr r2, 80061b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	080061e5 	.word	0x080061e5
 80061b4:	080062e9 	.word	0x080062e9
 80061b8:	080062e9 	.word	0x080062e9
 80061bc:	080062e9 	.word	0x080062e9
 80061c0:	08006225 	.word	0x08006225
 80061c4:	080062e9 	.word	0x080062e9
 80061c8:	080062e9 	.word	0x080062e9
 80061cc:	080062e9 	.word	0x080062e9
 80061d0:	08006267 	.word	0x08006267
 80061d4:	080062e9 	.word	0x080062e9
 80061d8:	080062e9 	.word	0x080062e9
 80061dc:	080062e9 	.word	0x080062e9
 80061e0:	080062a7 	.word	0x080062a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68b9      	ldr	r1, [r7, #8]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f000 fa58 	bl	80066a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699a      	ldr	r2, [r3, #24]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0208 	orr.w	r2, r2, #8
 80061fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	699a      	ldr	r2, [r3, #24]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f022 0204 	bic.w	r2, r2, #4
 800620e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6999      	ldr	r1, [r3, #24]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	691a      	ldr	r2, [r3, #16]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	430a      	orrs	r2, r1
 8006220:	619a      	str	r2, [r3, #24]
      break;
 8006222:	e064      	b.n	80062ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68b9      	ldr	r1, [r7, #8]
 800622a:	4618      	mov	r0, r3
 800622c:	f000 faa8 	bl	8006780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	699a      	ldr	r2, [r3, #24]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800623e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699a      	ldr	r2, [r3, #24]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800624e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6999      	ldr	r1, [r3, #24]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	021a      	lsls	r2, r3, #8
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	619a      	str	r2, [r3, #24]
      break;
 8006264:	e043      	b.n	80062ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fafd 	bl	800686c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69da      	ldr	r2, [r3, #28]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f042 0208 	orr.w	r2, r2, #8
 8006280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0204 	bic.w	r2, r2, #4
 8006290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69d9      	ldr	r1, [r3, #28]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	691a      	ldr	r2, [r3, #16]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	61da      	str	r2, [r3, #28]
      break;
 80062a4:	e023      	b.n	80062ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68b9      	ldr	r1, [r7, #8]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f000 fb51 	bl	8006954 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69da      	ldr	r2, [r3, #28]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	69da      	ldr	r2, [r3, #28]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	69d9      	ldr	r1, [r3, #28]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	021a      	lsls	r2, r3, #8
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	61da      	str	r2, [r3, #28]
      break;
 80062e6:	e002      	b.n	80062ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	75fb      	strb	r3, [r7, #23]
      break;
 80062ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3718      	adds	r7, #24
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006314:	2b01      	cmp	r3, #1
 8006316:	d101      	bne.n	800631c <HAL_TIM_ConfigClockSource+0x1c>
 8006318:	2302      	movs	r3, #2
 800631a:	e0b4      	b.n	8006486 <HAL_TIM_ConfigClockSource+0x186>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800633a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006342:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006354:	d03e      	beq.n	80063d4 <HAL_TIM_ConfigClockSource+0xd4>
 8006356:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800635a:	f200 8087 	bhi.w	800646c <HAL_TIM_ConfigClockSource+0x16c>
 800635e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006362:	f000 8086 	beq.w	8006472 <HAL_TIM_ConfigClockSource+0x172>
 8006366:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800636a:	d87f      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 800636c:	2b70      	cmp	r3, #112	@ 0x70
 800636e:	d01a      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0xa6>
 8006370:	2b70      	cmp	r3, #112	@ 0x70
 8006372:	d87b      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 8006374:	2b60      	cmp	r3, #96	@ 0x60
 8006376:	d050      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x11a>
 8006378:	2b60      	cmp	r3, #96	@ 0x60
 800637a:	d877      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 800637c:	2b50      	cmp	r3, #80	@ 0x50
 800637e:	d03c      	beq.n	80063fa <HAL_TIM_ConfigClockSource+0xfa>
 8006380:	2b50      	cmp	r3, #80	@ 0x50
 8006382:	d873      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 8006384:	2b40      	cmp	r3, #64	@ 0x40
 8006386:	d058      	beq.n	800643a <HAL_TIM_ConfigClockSource+0x13a>
 8006388:	2b40      	cmp	r3, #64	@ 0x40
 800638a:	d86f      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 800638c:	2b30      	cmp	r3, #48	@ 0x30
 800638e:	d064      	beq.n	800645a <HAL_TIM_ConfigClockSource+0x15a>
 8006390:	2b30      	cmp	r3, #48	@ 0x30
 8006392:	d86b      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 8006394:	2b20      	cmp	r3, #32
 8006396:	d060      	beq.n	800645a <HAL_TIM_ConfigClockSource+0x15a>
 8006398:	2b20      	cmp	r3, #32
 800639a:	d867      	bhi.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
 800639c:	2b00      	cmp	r3, #0
 800639e:	d05c      	beq.n	800645a <HAL_TIM_ConfigClockSource+0x15a>
 80063a0:	2b10      	cmp	r3, #16
 80063a2:	d05a      	beq.n	800645a <HAL_TIM_ConfigClockSource+0x15a>
 80063a4:	e062      	b.n	800646c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063b6:	f000 fcc7 	bl	8006d48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	609a      	str	r2, [r3, #8]
      break;
 80063d2:	e04f      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063e4:	f000 fcb0 	bl	8006d48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	689a      	ldr	r2, [r3, #8]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063f6:	609a      	str	r2, [r3, #8]
      break;
 80063f8:	e03c      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006406:	461a      	mov	r2, r3
 8006408:	f000 fb6e 	bl	8006ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2150      	movs	r1, #80	@ 0x50
 8006412:	4618      	mov	r0, r3
 8006414:	f000 fc7d 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 8006418:	e02c      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006426:	461a      	mov	r2, r3
 8006428:	f000 fbca 	bl	8006bc0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2160      	movs	r1, #96	@ 0x60
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fc6d 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 8006438:	e01c      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006446:	461a      	mov	r2, r3
 8006448:	f000 fb4e 	bl	8006ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2140      	movs	r1, #64	@ 0x40
 8006452:	4618      	mov	r0, r3
 8006454:	f000 fc5d 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 8006458:	e00c      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4619      	mov	r1, r3
 8006464:	4610      	mov	r0, r2
 8006466:	f000 fc54 	bl	8006d12 <TIM_ITRx_SetConfig>
      break;
 800646a:	e003      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
      break;
 8006470:	e000      	b.n	8006474 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006472:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006484:	7bfb      	ldrb	r3, [r7, #15]
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800649a:	2300      	movs	r3, #0
 800649c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b0c      	cmp	r3, #12
 80064a2:	d831      	bhi.n	8006508 <HAL_TIM_ReadCapturedValue+0x78>
 80064a4:	a201      	add	r2, pc, #4	@ (adr r2, 80064ac <HAL_TIM_ReadCapturedValue+0x1c>)
 80064a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064aa:	bf00      	nop
 80064ac:	080064e1 	.word	0x080064e1
 80064b0:	08006509 	.word	0x08006509
 80064b4:	08006509 	.word	0x08006509
 80064b8:	08006509 	.word	0x08006509
 80064bc:	080064eb 	.word	0x080064eb
 80064c0:	08006509 	.word	0x08006509
 80064c4:	08006509 	.word	0x08006509
 80064c8:	08006509 	.word	0x08006509
 80064cc:	080064f5 	.word	0x080064f5
 80064d0:	08006509 	.word	0x08006509
 80064d4:	08006509 	.word	0x08006509
 80064d8:	08006509 	.word	0x08006509
 80064dc:	080064ff 	.word	0x080064ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e6:	60fb      	str	r3, [r7, #12]

      break;
 80064e8:	e00f      	b.n	800650a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f0:	60fb      	str	r3, [r7, #12]

      break;
 80064f2:	e00a      	b.n	800650a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064fa:	60fb      	str	r3, [r7, #12]

      break;
 80064fc:	e005      	b.n	800650a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	60fb      	str	r3, [r7, #12]

      break;
 8006506:	e000      	b.n	800650a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006508:	bf00      	nop
  }

  return tmpreg;
 800650a:	68fb      	ldr	r3, [r7, #12]
}
 800650c:	4618      	mov	r0, r3
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a43      	ldr	r2, [pc, #268]	@ (8006674 <TIM_Base_SetConfig+0x120>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d013      	beq.n	8006594 <TIM_Base_SetConfig+0x40>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006572:	d00f      	beq.n	8006594 <TIM_Base_SetConfig+0x40>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a40      	ldr	r2, [pc, #256]	@ (8006678 <TIM_Base_SetConfig+0x124>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d00b      	beq.n	8006594 <TIM_Base_SetConfig+0x40>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a3f      	ldr	r2, [pc, #252]	@ (800667c <TIM_Base_SetConfig+0x128>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d007      	beq.n	8006594 <TIM_Base_SetConfig+0x40>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a3e      	ldr	r2, [pc, #248]	@ (8006680 <TIM_Base_SetConfig+0x12c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d003      	beq.n	8006594 <TIM_Base_SetConfig+0x40>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a3d      	ldr	r2, [pc, #244]	@ (8006684 <TIM_Base_SetConfig+0x130>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d108      	bne.n	80065a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800659a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a32      	ldr	r2, [pc, #200]	@ (8006674 <TIM_Base_SetConfig+0x120>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d02b      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b4:	d027      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a2f      	ldr	r2, [pc, #188]	@ (8006678 <TIM_Base_SetConfig+0x124>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d023      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a2e      	ldr	r2, [pc, #184]	@ (800667c <TIM_Base_SetConfig+0x128>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d01f      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a2d      	ldr	r2, [pc, #180]	@ (8006680 <TIM_Base_SetConfig+0x12c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d01b      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006684 <TIM_Base_SetConfig+0x130>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d017      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a2b      	ldr	r2, [pc, #172]	@ (8006688 <TIM_Base_SetConfig+0x134>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d013      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2a      	ldr	r2, [pc, #168]	@ (800668c <TIM_Base_SetConfig+0x138>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d00f      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a29      	ldr	r2, [pc, #164]	@ (8006690 <TIM_Base_SetConfig+0x13c>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00b      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a28      	ldr	r2, [pc, #160]	@ (8006694 <TIM_Base_SetConfig+0x140>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d007      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a27      	ldr	r2, [pc, #156]	@ (8006698 <TIM_Base_SetConfig+0x144>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d003      	beq.n	8006606 <TIM_Base_SetConfig+0xb2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a26      	ldr	r2, [pc, #152]	@ (800669c <TIM_Base_SetConfig+0x148>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d108      	bne.n	8006618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800660c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	689a      	ldr	r2, [r3, #8]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a0e      	ldr	r2, [pc, #56]	@ (8006674 <TIM_Base_SetConfig+0x120>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d003      	beq.n	8006646 <TIM_Base_SetConfig+0xf2>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a10      	ldr	r2, [pc, #64]	@ (8006684 <TIM_Base_SetConfig+0x130>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d103      	bne.n	800664e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	691a      	ldr	r2, [r3, #16]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f043 0204 	orr.w	r2, r3, #4
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2201      	movs	r2, #1
 800665e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	601a      	str	r2, [r3, #0]
}
 8006666:	bf00      	nop
 8006668:	3714      	adds	r7, #20
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	40010000 	.word	0x40010000
 8006678:	40000400 	.word	0x40000400
 800667c:	40000800 	.word	0x40000800
 8006680:	40000c00 	.word	0x40000c00
 8006684:	40010400 	.word	0x40010400
 8006688:	40014000 	.word	0x40014000
 800668c:	40014400 	.word	0x40014400
 8006690:	40014800 	.word	0x40014800
 8006694:	40001800 	.word	0x40001800
 8006698:	40001c00 	.word	0x40001c00
 800669c:	40002000 	.word	0x40002000

080066a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f023 0201 	bic.w	r2, r3, #1
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0303 	bic.w	r3, r3, #3
 80066d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	4313      	orrs	r3, r2
 80066e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f023 0302 	bic.w	r3, r3, #2
 80066e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a20      	ldr	r2, [pc, #128]	@ (8006778 <TIM_OC1_SetConfig+0xd8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d003      	beq.n	8006704 <TIM_OC1_SetConfig+0x64>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a1f      	ldr	r2, [pc, #124]	@ (800677c <TIM_OC1_SetConfig+0xdc>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d10c      	bne.n	800671e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	f023 0308 	bic.w	r3, r3, #8
 800670a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f023 0304 	bic.w	r3, r3, #4
 800671c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a15      	ldr	r2, [pc, #84]	@ (8006778 <TIM_OC1_SetConfig+0xd8>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d003      	beq.n	800672e <TIM_OC1_SetConfig+0x8e>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a14      	ldr	r2, [pc, #80]	@ (800677c <TIM_OC1_SetConfig+0xdc>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d111      	bne.n	8006752 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800673c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	621a      	str	r2, [r3, #32]
}
 800676c:	bf00      	nop
 800676e:	371c      	adds	r7, #28
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr
 8006778:	40010000 	.word	0x40010000
 800677c:	40010400 	.word	0x40010400

08006780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a1b      	ldr	r3, [r3, #32]
 8006794:	f023 0210 	bic.w	r2, r3, #16
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	021b      	lsls	r3, r3, #8
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f023 0320 	bic.w	r3, r3, #32
 80067ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	697a      	ldr	r2, [r7, #20]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a22      	ldr	r2, [pc, #136]	@ (8006864 <TIM_OC2_SetConfig+0xe4>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d003      	beq.n	80067e8 <TIM_OC2_SetConfig+0x68>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a21      	ldr	r2, [pc, #132]	@ (8006868 <TIM_OC2_SetConfig+0xe8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d10d      	bne.n	8006804 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006802:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a17      	ldr	r2, [pc, #92]	@ (8006864 <TIM_OC2_SetConfig+0xe4>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d003      	beq.n	8006814 <TIM_OC2_SetConfig+0x94>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a16      	ldr	r2, [pc, #88]	@ (8006868 <TIM_OC2_SetConfig+0xe8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d113      	bne.n	800683c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800681a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006822:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	4313      	orrs	r3, r2
 800683a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	621a      	str	r2, [r3, #32]
}
 8006856:	bf00      	nop
 8006858:	371c      	adds	r7, #28
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	40010000 	.word	0x40010000
 8006868:	40010400 	.word	0x40010400

0800686c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800689a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f023 0303 	bic.w	r3, r3, #3
 80068a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	021b      	lsls	r3, r3, #8
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	4313      	orrs	r3, r2
 80068c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a21      	ldr	r2, [pc, #132]	@ (800694c <TIM_OC3_SetConfig+0xe0>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d003      	beq.n	80068d2 <TIM_OC3_SetConfig+0x66>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a20      	ldr	r2, [pc, #128]	@ (8006950 <TIM_OC3_SetConfig+0xe4>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d10d      	bne.n	80068ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	021b      	lsls	r3, r3, #8
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a16      	ldr	r2, [pc, #88]	@ (800694c <TIM_OC3_SetConfig+0xe0>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d003      	beq.n	80068fe <TIM_OC3_SetConfig+0x92>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a15      	ldr	r2, [pc, #84]	@ (8006950 <TIM_OC3_SetConfig+0xe4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d113      	bne.n	8006926 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800690c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4313      	orrs	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	011b      	lsls	r3, r3, #4
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	4313      	orrs	r3, r2
 8006924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	621a      	str	r2, [r3, #32]
}
 8006940:	bf00      	nop
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	40010000 	.word	0x40010000
 8006950:	40010400 	.word	0x40010400

08006954 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006954:	b480      	push	{r7}
 8006956:	b087      	sub	sp, #28
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a1b      	ldr	r3, [r3, #32]
 8006968:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	69db      	ldr	r3, [r3, #28]
 800697a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800698a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	021b      	lsls	r3, r3, #8
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	4313      	orrs	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800699e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	031b      	lsls	r3, r3, #12
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a12      	ldr	r2, [pc, #72]	@ (80069f8 <TIM_OC4_SetConfig+0xa4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d003      	beq.n	80069bc <TIM_OC4_SetConfig+0x68>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a11      	ldr	r2, [pc, #68]	@ (80069fc <TIM_OC4_SetConfig+0xa8>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d109      	bne.n	80069d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	019b      	lsls	r3, r3, #6
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	621a      	str	r2, [r3, #32]
}
 80069ea:	bf00      	nop
 80069ec:	371c      	adds	r7, #28
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	40010000 	.word	0x40010000
 80069fc:	40010400 	.word	0x40010400

08006a00 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
 8006a0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	f023 0201 	bic.w	r2, r3, #1
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	4a28      	ldr	r2, [pc, #160]	@ (8006acc <TIM_TI1_SetConfig+0xcc>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d01b      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a34:	d017      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	4a25      	ldr	r2, [pc, #148]	@ (8006ad0 <TIM_TI1_SetConfig+0xd0>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d013      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	4a24      	ldr	r2, [pc, #144]	@ (8006ad4 <TIM_TI1_SetConfig+0xd4>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00f      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	4a23      	ldr	r2, [pc, #140]	@ (8006ad8 <TIM_TI1_SetConfig+0xd8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d00b      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	4a22      	ldr	r2, [pc, #136]	@ (8006adc <TIM_TI1_SetConfig+0xdc>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d007      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	4a21      	ldr	r2, [pc, #132]	@ (8006ae0 <TIM_TI1_SetConfig+0xe0>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d003      	beq.n	8006a66 <TIM_TI1_SetConfig+0x66>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	4a20      	ldr	r2, [pc, #128]	@ (8006ae4 <TIM_TI1_SetConfig+0xe4>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d101      	bne.n	8006a6a <TIM_TI1_SetConfig+0x6a>
 8006a66:	2301      	movs	r3, #1
 8006a68:	e000      	b.n	8006a6c <TIM_TI1_SetConfig+0x6c>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f023 0303 	bic.w	r3, r3, #3
 8006a76:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	e003      	b.n	8006a8a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f043 0301 	orr.w	r3, r3, #1
 8006a88:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	011b      	lsls	r3, r3, #4
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f023 030a 	bic.w	r3, r3, #10
 8006aa4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f003 030a 	and.w	r3, r3, #10
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	693a      	ldr	r2, [r7, #16]
 8006abc:	621a      	str	r2, [r3, #32]
}
 8006abe:	bf00      	nop
 8006ac0:	371c      	adds	r7, #28
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	40010000 	.word	0x40010000
 8006ad0:	40000400 	.word	0x40000400
 8006ad4:	40000800 	.word	0x40000800
 8006ad8:	40000c00 	.word	0x40000c00
 8006adc:	40010400 	.word	0x40010400
 8006ae0:	40014000 	.word	0x40014000
 8006ae4:	40001800 	.word	0x40001800

08006ae8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	f023 0201 	bic.w	r2, r3, #1
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	011b      	lsls	r3, r3, #4
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f023 030a 	bic.w	r3, r3, #10
 8006b24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	621a      	str	r2, [r3, #32]
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b087      	sub	sp, #28
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	60f8      	str	r0, [r7, #12]
 8006b4e:	60b9      	str	r1, [r7, #8]
 8006b50:	607a      	str	r2, [r7, #4]
 8006b52:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	f023 0210 	bic.w	r2, r3, #16
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	021b      	lsls	r3, r3, #8
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	031b      	lsls	r3, r3, #12
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	693a      	ldr	r2, [r7, #16]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b98:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	011b      	lsls	r3, r3, #4
 8006b9e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	697a      	ldr	r2, [r7, #20]
 8006bb2:	621a      	str	r2, [r3, #32]
}
 8006bb4:	bf00      	nop
 8006bb6:	371c      	adds	r7, #28
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	f023 0210 	bic.w	r2, r3, #16
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	031b      	lsls	r3, r3, #12
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	011b      	lsls	r3, r3, #4
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	621a      	str	r2, [r3, #32]
}
 8006c14:	bf00      	nop
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
 8006c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6a1b      	ldr	r3, [r3, #32]
 8006c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	69db      	ldr	r3, [r3, #28]
 8006c44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f023 0303 	bic.w	r3, r3, #3
 8006c4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	011b      	lsls	r3, r3, #4
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006c70:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	021b      	lsls	r3, r3, #8
 8006c76:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	621a      	str	r2, [r3, #32]
}
 8006c8c:	bf00      	nop
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
 8006ca4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6a1b      	ldr	r3, [r3, #32]
 8006cb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cc4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	021b      	lsls	r3, r3, #8
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006cd6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	031b      	lsls	r3, r3, #12
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006cea:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	031b      	lsls	r3, r3, #12
 8006cf0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	621a      	str	r2, [r3, #32]
}
 8006d06:	bf00      	nop
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b085      	sub	sp, #20
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
 8006d1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f043 0307 	orr.w	r3, r3, #7
 8006d34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	609a      	str	r2, [r3, #8]
}
 8006d3c:	bf00      	nop
 8006d3e:	3714      	adds	r7, #20
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	021a      	lsls	r2, r3, #8
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	431a      	orrs	r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	609a      	str	r2, [r3, #8]
}
 8006d7c:	bf00      	nop
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b087      	sub	sp, #28
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	f003 031f 	and.w	r3, r3, #31
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a1a      	ldr	r2, [r3, #32]
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	43db      	mvns	r3, r3
 8006daa:	401a      	ands	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6a1a      	ldr	r2, [r3, #32]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f003 031f 	and.w	r3, r3, #31
 8006dba:	6879      	ldr	r1, [r7, #4]
 8006dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
	...

08006dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d101      	bne.n	8006dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de8:	2302      	movs	r3, #2
 8006dea:	e05a      	b.n	8006ea2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a21      	ldr	r2, [pc, #132]	@ (8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d022      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e38:	d01d      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8006eb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d018      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a1b      	ldr	r2, [pc, #108]	@ (8006eb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d013      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a1a      	ldr	r2, [pc, #104]	@ (8006ebc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00e      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a18      	ldr	r2, [pc, #96]	@ (8006ec0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a17      	ldr	r2, [pc, #92]	@ (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a15      	ldr	r2, [pc, #84]	@ (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d10c      	bne.n	8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	40010000 	.word	0x40010000
 8006eb4:	40000400 	.word	0x40000400
 8006eb8:	40000800 	.word	0x40000800
 8006ebc:	40000c00 	.word	0x40000c00
 8006ec0:	40010400 	.word	0x40010400
 8006ec4:	40014000 	.word	0x40014000
 8006ec8:	40001800 	.word	0x40001800

08006ecc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d101      	bne.n	8006ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	e03d      	b.n	8006f64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f78:	bf00      	nop
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e042      	b.n	8007030 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d106      	bne.n	8006fc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f7fb feb6 	bl	8002d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2224      	movs	r2, #36	@ 0x24
 8006fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fdd3 	bl	8007b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691a      	ldr	r2, [r3, #16]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	695a      	ldr	r2, [r3, #20]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007000:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007010:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	@ 0x28
 800703c:	af02      	add	r7, sp, #8
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	603b      	str	r3, [r7, #0]
 8007044:	4613      	mov	r3, r2
 8007046:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b20      	cmp	r3, #32
 8007056:	d175      	bne.n	8007144 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <HAL_UART_Transmit+0x2c>
 800705e:	88fb      	ldrh	r3, [r7, #6]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e06e      	b.n	8007146 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2221      	movs	r2, #33	@ 0x21
 8007072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007076:	f7fb ff3b 	bl	8002ef0 <HAL_GetTick>
 800707a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	88fa      	ldrh	r2, [r7, #6]
 8007080:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	88fa      	ldrh	r2, [r7, #6]
 8007086:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007090:	d108      	bne.n	80070a4 <HAL_UART_Transmit+0x6c>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d104      	bne.n	80070a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800709a:	2300      	movs	r3, #0
 800709c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	61bb      	str	r3, [r7, #24]
 80070a2:	e003      	b.n	80070ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070a8:	2300      	movs	r3, #0
 80070aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070ac:	e02e      	b.n	800710c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2200      	movs	r2, #0
 80070b6:	2180      	movs	r1, #128	@ 0x80
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f000 fb37 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d005      	beq.n	80070d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e03a      	b.n	8007146 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10b      	bne.n	80070ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	3302      	adds	r3, #2
 80070ea:	61bb      	str	r3, [r7, #24]
 80070ec:	e007      	b.n	80070fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	781a      	ldrb	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	3301      	adds	r3, #1
 80070fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007102:	b29b      	uxth	r3, r3
 8007104:	3b01      	subs	r3, #1
 8007106:	b29a      	uxth	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007110:	b29b      	uxth	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1cb      	bne.n	80070ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	2200      	movs	r2, #0
 800711e:	2140      	movs	r1, #64	@ 0x40
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f000 fb03 	bl	800772c <UART_WaitOnFlagUntilTimeout>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2220      	movs	r2, #32
 8007130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e006      	b.n	8007146 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2220      	movs	r2, #32
 800713c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007140:	2300      	movs	r3, #0
 8007142:	e000      	b.n	8007146 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007144:	2302      	movs	r3, #2
  }
}
 8007146:	4618      	mov	r0, r3
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	60f8      	str	r0, [r7, #12]
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	4613      	mov	r3, r2
 800715a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b20      	cmp	r3, #32
 8007166:	d112      	bne.n	800718e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <HAL_UART_Receive_IT+0x26>
 800716e:	88fb      	ldrh	r3, [r7, #6]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e00b      	b.n	8007190 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800717e:	88fb      	ldrh	r3, [r7, #6]
 8007180:	461a      	mov	r2, r3
 8007182:	68b9      	ldr	r1, [r7, #8]
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	f000 fb2a 	bl	80077de <UART_Start_Receive_IT>
 800718a:	4603      	mov	r3, r0
 800718c:	e000      	b.n	8007190 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800718e:	2302      	movs	r3, #2
  }
}
 8007190:	4618      	mov	r0, r3
 8007192:	3710      	adds	r7, #16
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b0ba      	sub	sp, #232	@ 0xe8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80071be:	2300      	movs	r3, #0
 80071c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ce:	f003 030f 	and.w	r3, r3, #15
 80071d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80071d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10f      	bne.n	80071fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d009      	beq.n	80071fe <HAL_UART_IRQHandler+0x66>
 80071ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071ee:	f003 0320 	and.w	r3, r3, #32
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fc07 	bl	8007a0a <UART_Receive_IT>
      return;
 80071fc:	e273      	b.n	80076e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80071fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80de 	beq.w	80073c4 <HAL_UART_IRQHandler+0x22c>
 8007208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	2b00      	cmp	r3, #0
 8007212:	d106      	bne.n	8007222 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007218:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 80d1 	beq.w	80073c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <HAL_UART_IRQHandler+0xae>
 800722e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007236:	2b00      	cmp	r3, #0
 8007238:	d005      	beq.n	8007246 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800723e:	f043 0201 	orr.w	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724a:	f003 0304 	and.w	r3, r3, #4
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00b      	beq.n	800726a <HAL_UART_IRQHandler+0xd2>
 8007252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	d005      	beq.n	800726a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007262:	f043 0202 	orr.w	r2, r3, #2
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800726a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00b      	beq.n	800728e <HAL_UART_IRQHandler+0xf6>
 8007276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d005      	beq.n	800728e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007286:	f043 0204 	orr.w	r2, r3, #4
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800728e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007292:	f003 0308 	and.w	r3, r3, #8
 8007296:	2b00      	cmp	r3, #0
 8007298:	d011      	beq.n	80072be <HAL_UART_IRQHandler+0x126>
 800729a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729e:	f003 0320 	and.w	r3, r3, #32
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d105      	bne.n	80072b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80072a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d005      	beq.n	80072be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b6:	f043 0208 	orr.w	r2, r3, #8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 820a 	beq.w	80076dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072cc:	f003 0320 	and.w	r3, r3, #32
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d008      	beq.n	80072e6 <HAL_UART_IRQHandler+0x14e>
 80072d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d002      	beq.n	80072e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 fb92 	bl	8007a0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f0:	2b40      	cmp	r3, #64	@ 0x40
 80072f2:	bf0c      	ite	eq
 80072f4:	2301      	moveq	r3, #1
 80072f6:	2300      	movne	r3, #0
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007302:	f003 0308 	and.w	r3, r3, #8
 8007306:	2b00      	cmp	r3, #0
 8007308:	d103      	bne.n	8007312 <HAL_UART_IRQHandler+0x17a>
 800730a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800730e:	2b00      	cmp	r3, #0
 8007310:	d04f      	beq.n	80073b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fa9d 	bl	8007852 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007322:	2b40      	cmp	r3, #64	@ 0x40
 8007324:	d141      	bne.n	80073aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3314      	adds	r3, #20
 800732c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800733c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3314      	adds	r3, #20
 800734e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007352:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800735e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800736a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1d9      	bne.n	8007326 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007376:	2b00      	cmp	r3, #0
 8007378:	d013      	beq.n	80073a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800737e:	4a8a      	ldr	r2, [pc, #552]	@ (80075a8 <HAL_UART_IRQHandler+0x410>)
 8007380:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007386:	4618      	mov	r0, r3
 8007388:	f7fc f9d5 	bl	8003736 <HAL_DMA_Abort_IT>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d016      	beq.n	80073c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800739c:	4610      	mov	r0, r2
 800739e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a0:	e00e      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f9ac 	bl	8007700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	e00a      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9a8 	bl	8007700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	e006      	b.n	80073c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f9a4 	bl	8007700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80073be:	e18d      	b.n	80076dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c0:	bf00      	nop
    return;
 80073c2:	e18b      	b.n	80076dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	f040 8167 	bne.w	800769c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 8160 	beq.w	800769c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80073dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e0:	f003 0310 	and.w	r3, r3, #16
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 8159 	beq.w	800769c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073ea:	2300      	movs	r3, #0
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	60bb      	str	r3, [r7, #8]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
 80073fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740a:	2b40      	cmp	r3, #64	@ 0x40
 800740c:	f040 80ce 	bne.w	80075ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800741c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 80a9 	beq.w	8007578 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800742a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800742e:	429a      	cmp	r2, r3
 8007430:	f080 80a2 	bcs.w	8007578 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800743a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007440:	69db      	ldr	r3, [r3, #28]
 8007442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007446:	f000 8088 	beq.w	800755a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	330c      	adds	r3, #12
 8007472:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007476:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800747a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007482:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007486:	e841 2300 	strex	r3, r2, [r1]
 800748a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800748e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1d9      	bne.n	800744a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3314      	adds	r3, #20
 800749c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074a8:	f023 0301 	bic.w	r3, r3, #1
 80074ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3314      	adds	r3, #20
 80074b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074c6:	e841 2300 	strex	r3, r2, [r1]
 80074ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1e1      	bne.n	8007496 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	3314      	adds	r3, #20
 80074d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3314      	adds	r3, #20
 80074f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074fe:	e841 2300 	strex	r3, r2, [r1]
 8007502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1e3      	bne.n	80074d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2220      	movs	r2, #32
 800750e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	330c      	adds	r3, #12
 800751e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007522:	e853 3f00 	ldrex	r3, [r3]
 8007526:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800752a:	f023 0310 	bic.w	r3, r3, #16
 800752e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	330c      	adds	r3, #12
 8007538:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800753c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800753e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007544:	e841 2300 	strex	r3, r2, [r1]
 8007548:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800754a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1e3      	bne.n	8007518 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	4618      	mov	r0, r3
 8007556:	f7fc f87e 	bl	8003656 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2202      	movs	r2, #2
 800755e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007568:	b29b      	uxth	r3, r3
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	b29b      	uxth	r3, r3
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f8cf 	bl	8007714 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007576:	e0b3      	b.n	80076e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800757c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007580:	429a      	cmp	r2, r3
 8007582:	f040 80ad 	bne.w	80076e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007590:	f040 80a6 	bne.w	80076e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800759e:	4619      	mov	r1, r3
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 f8b7 	bl	8007714 <HAL_UARTEx_RxEventCallback>
      return;
 80075a6:	e09b      	b.n	80076e0 <HAL_UART_IRQHandler+0x548>
 80075a8:	08007919 	.word	0x08007919
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f000 808e 	beq.w	80076e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80075c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 8089 	beq.w	80076e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	330c      	adds	r3, #12
 80075d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	330c      	adds	r3, #12
 80075f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80075f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80075f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075fe:	e841 2300 	strex	r3, r2, [r1]
 8007602:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e3      	bne.n	80075d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3314      	adds	r3, #20
 8007610:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007614:	e853 3f00 	ldrex	r3, [r3]
 8007618:	623b      	str	r3, [r7, #32]
   return(result);
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	f023 0301 	bic.w	r3, r3, #1
 8007620:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3314      	adds	r3, #20
 800762a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800762e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007632:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007636:	e841 2300 	strex	r3, r2, [r1]
 800763a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800763c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1e3      	bne.n	800760a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2220      	movs	r2, #32
 8007646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2200      	movs	r2, #0
 800764e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	330c      	adds	r3, #12
 8007656:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f023 0310 	bic.w	r3, r3, #16
 8007666:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	330c      	adds	r3, #12
 8007670:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007674:	61fa      	str	r2, [r7, #28]
 8007676:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007678:	69b9      	ldr	r1, [r7, #24]
 800767a:	69fa      	ldr	r2, [r7, #28]
 800767c:	e841 2300 	strex	r3, r2, [r1]
 8007680:	617b      	str	r3, [r7, #20]
   return(result);
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1e3      	bne.n	8007650 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2202      	movs	r2, #2
 800768c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800768e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 f83d 	bl	8007714 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800769a:	e023      	b.n	80076e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800769c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d009      	beq.n	80076bc <HAL_UART_IRQHandler+0x524>
 80076a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d003      	beq.n	80076bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f940 	bl	800793a <UART_Transmit_IT>
    return;
 80076ba:	e014      	b.n	80076e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80076bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00e      	beq.n	80076e6 <HAL_UART_IRQHandler+0x54e>
 80076c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d008      	beq.n	80076e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f980 	bl	80079da <UART_EndTransmit_IT>
    return;
 80076da:	e004      	b.n	80076e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80076dc:	bf00      	nop
 80076de:	e002      	b.n	80076e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80076e0:	bf00      	nop
 80076e2:	e000      	b.n	80076e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80076e4:	bf00      	nop
  }
}
 80076e6:	37e8      	adds	r7, #232	@ 0xe8
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007708:	bf00      	nop
 800770a:	370c      	adds	r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	460b      	mov	r3, r1
 800771e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007720:	bf00      	nop
 8007722:	370c      	adds	r7, #12
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	603b      	str	r3, [r7, #0]
 8007738:	4613      	mov	r3, r2
 800773a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800773c:	e03b      	b.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007744:	d037      	beq.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007746:	f7fb fbd3 	bl	8002ef0 <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	6a3a      	ldr	r2, [r7, #32]
 8007752:	429a      	cmp	r2, r3
 8007754:	d302      	bcc.n	800775c <UART_WaitOnFlagUntilTimeout+0x30>
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d101      	bne.n	8007760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e03a      	b.n	80077d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f003 0304 	and.w	r3, r3, #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	d023      	beq.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	2b80      	cmp	r3, #128	@ 0x80
 8007772:	d020      	beq.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b40      	cmp	r3, #64	@ 0x40
 8007778:	d01d      	beq.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0308 	and.w	r3, r3, #8
 8007784:	2b08      	cmp	r3, #8
 8007786:	d116      	bne.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007788:	2300      	movs	r3, #0
 800778a:	617b      	str	r3, [r7, #20]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	617b      	str	r3, [r7, #20]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	617b      	str	r3, [r7, #20]
 800779c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 f857 	bl	8007852 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2208      	movs	r2, #8
 80077a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e00f      	b.n	80077d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	4013      	ands	r3, r2
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	bf0c      	ite	eq
 80077c6:	2301      	moveq	r3, #1
 80077c8:	2300      	movne	r3, #0
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	461a      	mov	r2, r3
 80077ce:	79fb      	ldrb	r3, [r7, #7]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d0b4      	beq.n	800773e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3718      	adds	r7, #24
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077de:	b480      	push	{r7}
 80077e0:	b085      	sub	sp, #20
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	4613      	mov	r3, r2
 80077ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	88fa      	ldrh	r2, [r7, #6]
 80077f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	88fa      	ldrh	r2, [r7, #6]
 80077fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2222      	movs	r2, #34	@ 0x22
 8007808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d007      	beq.n	8007824 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007822:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	695a      	ldr	r2, [r3, #20]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f042 0201 	orr.w	r2, r2, #1
 8007832:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68da      	ldr	r2, [r3, #12]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0220 	orr.w	r2, r2, #32
 8007842:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007852:	b480      	push	{r7}
 8007854:	b095      	sub	sp, #84	@ 0x54
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	330c      	adds	r3, #12
 8007860:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007864:	e853 3f00 	ldrex	r3, [r3]
 8007868:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007870:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	330c      	adds	r3, #12
 8007878:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800787a:	643a      	str	r2, [r7, #64]	@ 0x40
 800787c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007880:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1e5      	bne.n	800785a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3314      	adds	r3, #20
 8007894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6a3b      	ldr	r3, [r7, #32]
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	61fb      	str	r3, [r7, #28]
   return(result);
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	f023 0301 	bic.w	r3, r3, #1
 80078a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3314      	adds	r3, #20
 80078ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e5      	bne.n	800788e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d119      	bne.n	80078fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	330c      	adds	r3, #12
 80078d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	e853 3f00 	ldrex	r3, [r3]
 80078d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	f023 0310 	bic.w	r3, r3, #16
 80078e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	330c      	adds	r3, #12
 80078e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078ea:	61ba      	str	r2, [r7, #24]
 80078ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ee:	6979      	ldr	r1, [r7, #20]
 80078f0:	69ba      	ldr	r2, [r7, #24]
 80078f2:	e841 2300 	strex	r3, r2, [r1]
 80078f6:	613b      	str	r3, [r7, #16]
   return(result);
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1e5      	bne.n	80078ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2220      	movs	r2, #32
 8007902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800790c:	bf00      	nop
 800790e:	3754      	adds	r7, #84	@ 0x54
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007924:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f7ff fee7 	bl	8007700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007932:	bf00      	nop
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007948:	b2db      	uxtb	r3, r3
 800794a:	2b21      	cmp	r3, #33	@ 0x21
 800794c:	d13e      	bne.n	80079cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007956:	d114      	bne.n	8007982 <UART_Transmit_IT+0x48>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d110      	bne.n	8007982 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	881b      	ldrh	r3, [r3, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007974:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	1c9a      	adds	r2, r3, #2
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	621a      	str	r2, [r3, #32]
 8007980:	e008      	b.n	8007994 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	1c59      	adds	r1, r3, #1
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	6211      	str	r1, [r2, #32]
 800798c:	781a      	ldrb	r2, [r3, #0]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007998:	b29b      	uxth	r3, r3
 800799a:	3b01      	subs	r3, #1
 800799c:	b29b      	uxth	r3, r3
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	4619      	mov	r1, r3
 80079a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10f      	bne.n	80079c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	e000      	b.n	80079ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079cc:	2302      	movs	r3, #2
  }
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3714      	adds	r7, #20
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b082      	sub	sp, #8
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68da      	ldr	r2, [r3, #12]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f7ff fe76 	bl	80076ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b08c      	sub	sp, #48	@ 0x30
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007a12:	2300      	movs	r3, #0
 8007a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007a16:	2300      	movs	r3, #0
 8007a18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b22      	cmp	r3, #34	@ 0x22
 8007a24:	f040 80aa 	bne.w	8007b7c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a30:	d115      	bne.n	8007a5e <UART_Receive_IT+0x54>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d111      	bne.n	8007a5e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a4c:	b29a      	uxth	r2, r3
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a56:	1c9a      	adds	r2, r3, #2
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a5c:	e024      	b.n	8007aa8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a6c:	d007      	beq.n	8007a7e <UART_Receive_IT+0x74>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10a      	bne.n	8007a8c <UART_Receive_IT+0x82>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d106      	bne.n	8007a8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a88:	701a      	strb	r2, [r3, #0]
 8007a8a:	e008      	b.n	8007a9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa2:	1c5a      	adds	r2, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d15d      	bne.n	8007b78 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68da      	ldr	r2, [r3, #12]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f022 0220 	bic.w	r2, r2, #32
 8007aca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68da      	ldr	r2, [r3, #12]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ada:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	695a      	ldr	r2, [r3, #20]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f022 0201 	bic.w	r2, r2, #1
 8007aea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d135      	bne.n	8007b6e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	330c      	adds	r3, #12
 8007b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	e853 3f00 	ldrex	r3, [r3]
 8007b16:	613b      	str	r3, [r7, #16]
   return(result);
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f023 0310 	bic.w	r3, r3, #16
 8007b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	330c      	adds	r3, #12
 8007b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b28:	623a      	str	r2, [r7, #32]
 8007b2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2c:	69f9      	ldr	r1, [r7, #28]
 8007b2e:	6a3a      	ldr	r2, [r7, #32]
 8007b30:	e841 2300 	strex	r3, r2, [r1]
 8007b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1e5      	bne.n	8007b08 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 0310 	and.w	r3, r3, #16
 8007b46:	2b10      	cmp	r3, #16
 8007b48:	d10a      	bne.n	8007b60 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60fb      	str	r3, [r7, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	60fb      	str	r3, [r7, #12]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7ff fdd4 	bl	8007714 <HAL_UARTEx_RxEventCallback>
 8007b6c:	e002      	b.n	8007b74 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7fa fa3c 	bl	8001fec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b74:	2300      	movs	r3, #0
 8007b76:	e002      	b.n	8007b7e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	e000      	b.n	8007b7e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b7c:	2302      	movs	r3, #2
  }
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3730      	adds	r7, #48	@ 0x30
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b8c:	b0c0      	sub	sp, #256	@ 0x100
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba4:	68d9      	ldr	r1, [r3, #12]
 8007ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	ea40 0301 	orr.w	r3, r0, r1
 8007bb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb6:	689a      	ldr	r2, [r3, #8]
 8007bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	431a      	orrs	r2, r3
 8007bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bcc:	69db      	ldr	r3, [r3, #28]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007be0:	f021 010c 	bic.w	r1, r1, #12
 8007be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007bee:	430b      	orrs	r3, r1
 8007bf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c02:	6999      	ldr	r1, [r3, #24]
 8007c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	ea40 0301 	orr.w	r3, r0, r1
 8007c0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	4b8f      	ldr	r3, [pc, #572]	@ (8007e54 <UART_SetConfig+0x2cc>)
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d005      	beq.n	8007c28 <UART_SetConfig+0xa0>
 8007c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	4b8d      	ldr	r3, [pc, #564]	@ (8007e58 <UART_SetConfig+0x2d0>)
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d104      	bne.n	8007c32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c28:	f7fd f8a6 	bl	8004d78 <HAL_RCC_GetPCLK2Freq>
 8007c2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c30:	e003      	b.n	8007c3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c32:	f7fd f88d 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8007c36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c44:	f040 810c 	bne.w	8007e60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c5a:	4622      	mov	r2, r4
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	1891      	adds	r1, r2, r2
 8007c60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c62:	415b      	adcs	r3, r3
 8007c64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	eb12 0801 	adds.w	r8, r2, r1
 8007c70:	4629      	mov	r1, r5
 8007c72:	eb43 0901 	adc.w	r9, r3, r1
 8007c76:	f04f 0200 	mov.w	r2, #0
 8007c7a:	f04f 0300 	mov.w	r3, #0
 8007c7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c8a:	4690      	mov	r8, r2
 8007c8c:	4699      	mov	r9, r3
 8007c8e:	4623      	mov	r3, r4
 8007c90:	eb18 0303 	adds.w	r3, r8, r3
 8007c94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007c98:	462b      	mov	r3, r5
 8007c9a:	eb49 0303 	adc.w	r3, r9, r3
 8007c9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007cb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007cb6:	460b      	mov	r3, r1
 8007cb8:	18db      	adds	r3, r3, r3
 8007cba:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	eb42 0303 	adc.w	r3, r2, r3
 8007cc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007cc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ccc:	f7f8 ffdc 	bl	8000c88 <__aeabi_uldivmod>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	4b61      	ldr	r3, [pc, #388]	@ (8007e5c <UART_SetConfig+0x2d4>)
 8007cd6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cda:	095b      	lsrs	r3, r3, #5
 8007cdc:	011c      	lsls	r4, r3, #4
 8007cde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ce8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007cec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007cf0:	4642      	mov	r2, r8
 8007cf2:	464b      	mov	r3, r9
 8007cf4:	1891      	adds	r1, r2, r2
 8007cf6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007cf8:	415b      	adcs	r3, r3
 8007cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d00:	4641      	mov	r1, r8
 8007d02:	eb12 0a01 	adds.w	sl, r2, r1
 8007d06:	4649      	mov	r1, r9
 8007d08:	eb43 0b01 	adc.w	fp, r3, r1
 8007d0c:	f04f 0200 	mov.w	r2, #0
 8007d10:	f04f 0300 	mov.w	r3, #0
 8007d14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d20:	4692      	mov	sl, r2
 8007d22:	469b      	mov	fp, r3
 8007d24:	4643      	mov	r3, r8
 8007d26:	eb1a 0303 	adds.w	r3, sl, r3
 8007d2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d2e:	464b      	mov	r3, r9
 8007d30:	eb4b 0303 	adc.w	r3, fp, r3
 8007d34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	18db      	adds	r3, r3, r3
 8007d50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d52:	4613      	mov	r3, r2
 8007d54:	eb42 0303 	adc.w	r3, r2, r3
 8007d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d62:	f7f8 ff91 	bl	8000c88 <__aeabi_uldivmod>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8007e5c <UART_SetConfig+0x2d4>)
 8007d6e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d72:	095b      	lsrs	r3, r3, #5
 8007d74:	2264      	movs	r2, #100	@ 0x64
 8007d76:	fb02 f303 	mul.w	r3, r2, r3
 8007d7a:	1acb      	subs	r3, r1, r3
 8007d7c:	00db      	lsls	r3, r3, #3
 8007d7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007d82:	4b36      	ldr	r3, [pc, #216]	@ (8007e5c <UART_SetConfig+0x2d4>)
 8007d84:	fba3 2302 	umull	r2, r3, r3, r2
 8007d88:	095b      	lsrs	r3, r3, #5
 8007d8a:	005b      	lsls	r3, r3, #1
 8007d8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d90:	441c      	add	r4, r3
 8007d92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d96:	2200      	movs	r2, #0
 8007d98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007da0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007da4:	4642      	mov	r2, r8
 8007da6:	464b      	mov	r3, r9
 8007da8:	1891      	adds	r1, r2, r2
 8007daa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007dac:	415b      	adcs	r3, r3
 8007dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007db0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007db4:	4641      	mov	r1, r8
 8007db6:	1851      	adds	r1, r2, r1
 8007db8:	6339      	str	r1, [r7, #48]	@ 0x30
 8007dba:	4649      	mov	r1, r9
 8007dbc:	414b      	adcs	r3, r1
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc0:	f04f 0200 	mov.w	r2, #0
 8007dc4:	f04f 0300 	mov.w	r3, #0
 8007dc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007dcc:	4659      	mov	r1, fp
 8007dce:	00cb      	lsls	r3, r1, #3
 8007dd0:	4651      	mov	r1, sl
 8007dd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dd6:	4651      	mov	r1, sl
 8007dd8:	00ca      	lsls	r2, r1, #3
 8007dda:	4610      	mov	r0, r2
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4603      	mov	r3, r0
 8007de0:	4642      	mov	r2, r8
 8007de2:	189b      	adds	r3, r3, r2
 8007de4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007de8:	464b      	mov	r3, r9
 8007dea:	460a      	mov	r2, r1
 8007dec:	eb42 0303 	adc.w	r3, r2, r3
 8007df0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e08:	460b      	mov	r3, r1
 8007e0a:	18db      	adds	r3, r3, r3
 8007e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e0e:	4613      	mov	r3, r2
 8007e10:	eb42 0303 	adc.w	r3, r2, r3
 8007e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e1e:	f7f8 ff33 	bl	8000c88 <__aeabi_uldivmod>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <UART_SetConfig+0x2d4>)
 8007e28:	fba3 1302 	umull	r1, r3, r3, r2
 8007e2c:	095b      	lsrs	r3, r3, #5
 8007e2e:	2164      	movs	r1, #100	@ 0x64
 8007e30:	fb01 f303 	mul.w	r3, r1, r3
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	00db      	lsls	r3, r3, #3
 8007e38:	3332      	adds	r3, #50	@ 0x32
 8007e3a:	4a08      	ldr	r2, [pc, #32]	@ (8007e5c <UART_SetConfig+0x2d4>)
 8007e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e40:	095b      	lsrs	r3, r3, #5
 8007e42:	f003 0207 	and.w	r2, r3, #7
 8007e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4422      	add	r2, r4
 8007e4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e50:	e106      	b.n	8008060 <UART_SetConfig+0x4d8>
 8007e52:	bf00      	nop
 8007e54:	40011000 	.word	0x40011000
 8007e58:	40011400 	.word	0x40011400
 8007e5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e64:	2200      	movs	r2, #0
 8007e66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e72:	4642      	mov	r2, r8
 8007e74:	464b      	mov	r3, r9
 8007e76:	1891      	adds	r1, r2, r2
 8007e78:	6239      	str	r1, [r7, #32]
 8007e7a:	415b      	adcs	r3, r3
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e82:	4641      	mov	r1, r8
 8007e84:	1854      	adds	r4, r2, r1
 8007e86:	4649      	mov	r1, r9
 8007e88:	eb43 0501 	adc.w	r5, r3, r1
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	f04f 0300 	mov.w	r3, #0
 8007e94:	00eb      	lsls	r3, r5, #3
 8007e96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e9a:	00e2      	lsls	r2, r4, #3
 8007e9c:	4614      	mov	r4, r2
 8007e9e:	461d      	mov	r5, r3
 8007ea0:	4643      	mov	r3, r8
 8007ea2:	18e3      	adds	r3, r4, r3
 8007ea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ea8:	464b      	mov	r3, r9
 8007eaa:	eb45 0303 	adc.w	r3, r5, r3
 8007eae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ebe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007ec2:	f04f 0200 	mov.w	r2, #0
 8007ec6:	f04f 0300 	mov.w	r3, #0
 8007eca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007ece:	4629      	mov	r1, r5
 8007ed0:	008b      	lsls	r3, r1, #2
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ed8:	4621      	mov	r1, r4
 8007eda:	008a      	lsls	r2, r1, #2
 8007edc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007ee0:	f7f8 fed2 	bl	8000c88 <__aeabi_uldivmod>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4b60      	ldr	r3, [pc, #384]	@ (800806c <UART_SetConfig+0x4e4>)
 8007eea:	fba3 2302 	umull	r2, r3, r3, r2
 8007eee:	095b      	lsrs	r3, r3, #5
 8007ef0:	011c      	lsls	r4, r3, #4
 8007ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007efc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f04:	4642      	mov	r2, r8
 8007f06:	464b      	mov	r3, r9
 8007f08:	1891      	adds	r1, r2, r2
 8007f0a:	61b9      	str	r1, [r7, #24]
 8007f0c:	415b      	adcs	r3, r3
 8007f0e:	61fb      	str	r3, [r7, #28]
 8007f10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f14:	4641      	mov	r1, r8
 8007f16:	1851      	adds	r1, r2, r1
 8007f18:	6139      	str	r1, [r7, #16]
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	414b      	adcs	r3, r1
 8007f1e:	617b      	str	r3, [r7, #20]
 8007f20:	f04f 0200 	mov.w	r2, #0
 8007f24:	f04f 0300 	mov.w	r3, #0
 8007f28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f2c:	4659      	mov	r1, fp
 8007f2e:	00cb      	lsls	r3, r1, #3
 8007f30:	4651      	mov	r1, sl
 8007f32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f36:	4651      	mov	r1, sl
 8007f38:	00ca      	lsls	r2, r1, #3
 8007f3a:	4610      	mov	r0, r2
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	4603      	mov	r3, r0
 8007f40:	4642      	mov	r2, r8
 8007f42:	189b      	adds	r3, r3, r2
 8007f44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f48:	464b      	mov	r3, r9
 8007f4a:	460a      	mov	r2, r1
 8007f4c:	eb42 0303 	adc.w	r3, r2, r3
 8007f50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f60:	f04f 0200 	mov.w	r2, #0
 8007f64:	f04f 0300 	mov.w	r3, #0
 8007f68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f6c:	4649      	mov	r1, r9
 8007f6e:	008b      	lsls	r3, r1, #2
 8007f70:	4641      	mov	r1, r8
 8007f72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f76:	4641      	mov	r1, r8
 8007f78:	008a      	lsls	r2, r1, #2
 8007f7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007f7e:	f7f8 fe83 	bl	8000c88 <__aeabi_uldivmod>
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	4611      	mov	r1, r2
 8007f88:	4b38      	ldr	r3, [pc, #224]	@ (800806c <UART_SetConfig+0x4e4>)
 8007f8a:	fba3 2301 	umull	r2, r3, r3, r1
 8007f8e:	095b      	lsrs	r3, r3, #5
 8007f90:	2264      	movs	r2, #100	@ 0x64
 8007f92:	fb02 f303 	mul.w	r3, r2, r3
 8007f96:	1acb      	subs	r3, r1, r3
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	3332      	adds	r3, #50	@ 0x32
 8007f9c:	4a33      	ldr	r2, [pc, #204]	@ (800806c <UART_SetConfig+0x4e4>)
 8007f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa2:	095b      	lsrs	r3, r3, #5
 8007fa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fa8:	441c      	add	r4, r3
 8007faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fae:	2200      	movs	r2, #0
 8007fb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8007fb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007fb8:	4642      	mov	r2, r8
 8007fba:	464b      	mov	r3, r9
 8007fbc:	1891      	adds	r1, r2, r2
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	415b      	adcs	r3, r3
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fc8:	4641      	mov	r1, r8
 8007fca:	1851      	adds	r1, r2, r1
 8007fcc:	6039      	str	r1, [r7, #0]
 8007fce:	4649      	mov	r1, r9
 8007fd0:	414b      	adcs	r3, r1
 8007fd2:	607b      	str	r3, [r7, #4]
 8007fd4:	f04f 0200 	mov.w	r2, #0
 8007fd8:	f04f 0300 	mov.w	r3, #0
 8007fdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fe0:	4659      	mov	r1, fp
 8007fe2:	00cb      	lsls	r3, r1, #3
 8007fe4:	4651      	mov	r1, sl
 8007fe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fea:	4651      	mov	r1, sl
 8007fec:	00ca      	lsls	r2, r1, #3
 8007fee:	4610      	mov	r0, r2
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	4642      	mov	r2, r8
 8007ff6:	189b      	adds	r3, r3, r2
 8007ff8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ffa:	464b      	mov	r3, r9
 8007ffc:	460a      	mov	r2, r1
 8007ffe:	eb42 0303 	adc.w	r3, r2, r3
 8008002:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	663b      	str	r3, [r7, #96]	@ 0x60
 800800e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008010:	f04f 0200 	mov.w	r2, #0
 8008014:	f04f 0300 	mov.w	r3, #0
 8008018:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800801c:	4649      	mov	r1, r9
 800801e:	008b      	lsls	r3, r1, #2
 8008020:	4641      	mov	r1, r8
 8008022:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008026:	4641      	mov	r1, r8
 8008028:	008a      	lsls	r2, r1, #2
 800802a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800802e:	f7f8 fe2b 	bl	8000c88 <__aeabi_uldivmod>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	4b0d      	ldr	r3, [pc, #52]	@ (800806c <UART_SetConfig+0x4e4>)
 8008038:	fba3 1302 	umull	r1, r3, r3, r2
 800803c:	095b      	lsrs	r3, r3, #5
 800803e:	2164      	movs	r1, #100	@ 0x64
 8008040:	fb01 f303 	mul.w	r3, r1, r3
 8008044:	1ad3      	subs	r3, r2, r3
 8008046:	011b      	lsls	r3, r3, #4
 8008048:	3332      	adds	r3, #50	@ 0x32
 800804a:	4a08      	ldr	r2, [pc, #32]	@ (800806c <UART_SetConfig+0x4e4>)
 800804c:	fba2 2303 	umull	r2, r3, r2, r3
 8008050:	095b      	lsrs	r3, r3, #5
 8008052:	f003 020f 	and.w	r2, r3, #15
 8008056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4422      	add	r2, r4
 800805e:	609a      	str	r2, [r3, #8]
}
 8008060:	bf00      	nop
 8008062:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008066:	46bd      	mov	sp, r7
 8008068:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800806c:	51eb851f 	.word	0x51eb851f

08008070 <__cvt>:
 8008070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008074:	ec57 6b10 	vmov	r6, r7, d0
 8008078:	2f00      	cmp	r7, #0
 800807a:	460c      	mov	r4, r1
 800807c:	4619      	mov	r1, r3
 800807e:	463b      	mov	r3, r7
 8008080:	bfbb      	ittet	lt
 8008082:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008086:	461f      	movlt	r7, r3
 8008088:	2300      	movge	r3, #0
 800808a:	232d      	movlt	r3, #45	@ 0x2d
 800808c:	700b      	strb	r3, [r1, #0]
 800808e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008090:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008094:	4691      	mov	r9, r2
 8008096:	f023 0820 	bic.w	r8, r3, #32
 800809a:	bfbc      	itt	lt
 800809c:	4632      	movlt	r2, r6
 800809e:	4616      	movlt	r6, r2
 80080a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80080a4:	d005      	beq.n	80080b2 <__cvt+0x42>
 80080a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80080aa:	d100      	bne.n	80080ae <__cvt+0x3e>
 80080ac:	3401      	adds	r4, #1
 80080ae:	2102      	movs	r1, #2
 80080b0:	e000      	b.n	80080b4 <__cvt+0x44>
 80080b2:	2103      	movs	r1, #3
 80080b4:	ab03      	add	r3, sp, #12
 80080b6:	9301      	str	r3, [sp, #4]
 80080b8:	ab02      	add	r3, sp, #8
 80080ba:	9300      	str	r3, [sp, #0]
 80080bc:	ec47 6b10 	vmov	d0, r6, r7
 80080c0:	4653      	mov	r3, sl
 80080c2:	4622      	mov	r2, r4
 80080c4:	f000 ff5c 	bl	8008f80 <_dtoa_r>
 80080c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80080cc:	4605      	mov	r5, r0
 80080ce:	d119      	bne.n	8008104 <__cvt+0x94>
 80080d0:	f019 0f01 	tst.w	r9, #1
 80080d4:	d00e      	beq.n	80080f4 <__cvt+0x84>
 80080d6:	eb00 0904 	add.w	r9, r0, r4
 80080da:	2200      	movs	r2, #0
 80080dc:	2300      	movs	r3, #0
 80080de:	4630      	mov	r0, r6
 80080e0:	4639      	mov	r1, r7
 80080e2:	f7f8 fd11 	bl	8000b08 <__aeabi_dcmpeq>
 80080e6:	b108      	cbz	r0, 80080ec <__cvt+0x7c>
 80080e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80080ec:	2230      	movs	r2, #48	@ 0x30
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	454b      	cmp	r3, r9
 80080f2:	d31e      	bcc.n	8008132 <__cvt+0xc2>
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080f8:	1b5b      	subs	r3, r3, r5
 80080fa:	4628      	mov	r0, r5
 80080fc:	6013      	str	r3, [r2, #0]
 80080fe:	b004      	add	sp, #16
 8008100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008104:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008108:	eb00 0904 	add.w	r9, r0, r4
 800810c:	d1e5      	bne.n	80080da <__cvt+0x6a>
 800810e:	7803      	ldrb	r3, [r0, #0]
 8008110:	2b30      	cmp	r3, #48	@ 0x30
 8008112:	d10a      	bne.n	800812a <__cvt+0xba>
 8008114:	2200      	movs	r2, #0
 8008116:	2300      	movs	r3, #0
 8008118:	4630      	mov	r0, r6
 800811a:	4639      	mov	r1, r7
 800811c:	f7f8 fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 8008120:	b918      	cbnz	r0, 800812a <__cvt+0xba>
 8008122:	f1c4 0401 	rsb	r4, r4, #1
 8008126:	f8ca 4000 	str.w	r4, [sl]
 800812a:	f8da 3000 	ldr.w	r3, [sl]
 800812e:	4499      	add	r9, r3
 8008130:	e7d3      	b.n	80080da <__cvt+0x6a>
 8008132:	1c59      	adds	r1, r3, #1
 8008134:	9103      	str	r1, [sp, #12]
 8008136:	701a      	strb	r2, [r3, #0]
 8008138:	e7d9      	b.n	80080ee <__cvt+0x7e>

0800813a <__exponent>:
 800813a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800813c:	2900      	cmp	r1, #0
 800813e:	bfba      	itte	lt
 8008140:	4249      	neglt	r1, r1
 8008142:	232d      	movlt	r3, #45	@ 0x2d
 8008144:	232b      	movge	r3, #43	@ 0x2b
 8008146:	2909      	cmp	r1, #9
 8008148:	7002      	strb	r2, [r0, #0]
 800814a:	7043      	strb	r3, [r0, #1]
 800814c:	dd29      	ble.n	80081a2 <__exponent+0x68>
 800814e:	f10d 0307 	add.w	r3, sp, #7
 8008152:	461d      	mov	r5, r3
 8008154:	270a      	movs	r7, #10
 8008156:	461a      	mov	r2, r3
 8008158:	fbb1 f6f7 	udiv	r6, r1, r7
 800815c:	fb07 1416 	mls	r4, r7, r6, r1
 8008160:	3430      	adds	r4, #48	@ 0x30
 8008162:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008166:	460c      	mov	r4, r1
 8008168:	2c63      	cmp	r4, #99	@ 0x63
 800816a:	f103 33ff 	add.w	r3, r3, #4294967295
 800816e:	4631      	mov	r1, r6
 8008170:	dcf1      	bgt.n	8008156 <__exponent+0x1c>
 8008172:	3130      	adds	r1, #48	@ 0x30
 8008174:	1e94      	subs	r4, r2, #2
 8008176:	f803 1c01 	strb.w	r1, [r3, #-1]
 800817a:	1c41      	adds	r1, r0, #1
 800817c:	4623      	mov	r3, r4
 800817e:	42ab      	cmp	r3, r5
 8008180:	d30a      	bcc.n	8008198 <__exponent+0x5e>
 8008182:	f10d 0309 	add.w	r3, sp, #9
 8008186:	1a9b      	subs	r3, r3, r2
 8008188:	42ac      	cmp	r4, r5
 800818a:	bf88      	it	hi
 800818c:	2300      	movhi	r3, #0
 800818e:	3302      	adds	r3, #2
 8008190:	4403      	add	r3, r0
 8008192:	1a18      	subs	r0, r3, r0
 8008194:	b003      	add	sp, #12
 8008196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008198:	f813 6b01 	ldrb.w	r6, [r3], #1
 800819c:	f801 6f01 	strb.w	r6, [r1, #1]!
 80081a0:	e7ed      	b.n	800817e <__exponent+0x44>
 80081a2:	2330      	movs	r3, #48	@ 0x30
 80081a4:	3130      	adds	r1, #48	@ 0x30
 80081a6:	7083      	strb	r3, [r0, #2]
 80081a8:	70c1      	strb	r1, [r0, #3]
 80081aa:	1d03      	adds	r3, r0, #4
 80081ac:	e7f1      	b.n	8008192 <__exponent+0x58>
	...

080081b0 <_printf_float>:
 80081b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b4:	b08d      	sub	sp, #52	@ 0x34
 80081b6:	460c      	mov	r4, r1
 80081b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80081bc:	4616      	mov	r6, r2
 80081be:	461f      	mov	r7, r3
 80081c0:	4605      	mov	r5, r0
 80081c2:	f000 fddb 	bl	8008d7c <_localeconv_r>
 80081c6:	6803      	ldr	r3, [r0, #0]
 80081c8:	9304      	str	r3, [sp, #16]
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7f8 f870 	bl	80002b0 <strlen>
 80081d0:	2300      	movs	r3, #0
 80081d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80081d4:	f8d8 3000 	ldr.w	r3, [r8]
 80081d8:	9005      	str	r0, [sp, #20]
 80081da:	3307      	adds	r3, #7
 80081dc:	f023 0307 	bic.w	r3, r3, #7
 80081e0:	f103 0208 	add.w	r2, r3, #8
 80081e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80081e8:	f8d4 b000 	ldr.w	fp, [r4]
 80081ec:	f8c8 2000 	str.w	r2, [r8]
 80081f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80081f8:	9307      	str	r3, [sp, #28]
 80081fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80081fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008202:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008206:	4b9c      	ldr	r3, [pc, #624]	@ (8008478 <_printf_float+0x2c8>)
 8008208:	f04f 32ff 	mov.w	r2, #4294967295
 800820c:	f7f8 fcae 	bl	8000b6c <__aeabi_dcmpun>
 8008210:	bb70      	cbnz	r0, 8008270 <_printf_float+0xc0>
 8008212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008216:	4b98      	ldr	r3, [pc, #608]	@ (8008478 <_printf_float+0x2c8>)
 8008218:	f04f 32ff 	mov.w	r2, #4294967295
 800821c:	f7f8 fc88 	bl	8000b30 <__aeabi_dcmple>
 8008220:	bb30      	cbnz	r0, 8008270 <_printf_float+0xc0>
 8008222:	2200      	movs	r2, #0
 8008224:	2300      	movs	r3, #0
 8008226:	4640      	mov	r0, r8
 8008228:	4649      	mov	r1, r9
 800822a:	f7f8 fc77 	bl	8000b1c <__aeabi_dcmplt>
 800822e:	b110      	cbz	r0, 8008236 <_printf_float+0x86>
 8008230:	232d      	movs	r3, #45	@ 0x2d
 8008232:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008236:	4a91      	ldr	r2, [pc, #580]	@ (800847c <_printf_float+0x2cc>)
 8008238:	4b91      	ldr	r3, [pc, #580]	@ (8008480 <_printf_float+0x2d0>)
 800823a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800823e:	bf8c      	ite	hi
 8008240:	4690      	movhi	r8, r2
 8008242:	4698      	movls	r8, r3
 8008244:	2303      	movs	r3, #3
 8008246:	6123      	str	r3, [r4, #16]
 8008248:	f02b 0304 	bic.w	r3, fp, #4
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	f04f 0900 	mov.w	r9, #0
 8008252:	9700      	str	r7, [sp, #0]
 8008254:	4633      	mov	r3, r6
 8008256:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008258:	4621      	mov	r1, r4
 800825a:	4628      	mov	r0, r5
 800825c:	f000 f9d2 	bl	8008604 <_printf_common>
 8008260:	3001      	adds	r0, #1
 8008262:	f040 808d 	bne.w	8008380 <_printf_float+0x1d0>
 8008266:	f04f 30ff 	mov.w	r0, #4294967295
 800826a:	b00d      	add	sp, #52	@ 0x34
 800826c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008270:	4642      	mov	r2, r8
 8008272:	464b      	mov	r3, r9
 8008274:	4640      	mov	r0, r8
 8008276:	4649      	mov	r1, r9
 8008278:	f7f8 fc78 	bl	8000b6c <__aeabi_dcmpun>
 800827c:	b140      	cbz	r0, 8008290 <_printf_float+0xe0>
 800827e:	464b      	mov	r3, r9
 8008280:	2b00      	cmp	r3, #0
 8008282:	bfbc      	itt	lt
 8008284:	232d      	movlt	r3, #45	@ 0x2d
 8008286:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800828a:	4a7e      	ldr	r2, [pc, #504]	@ (8008484 <_printf_float+0x2d4>)
 800828c:	4b7e      	ldr	r3, [pc, #504]	@ (8008488 <_printf_float+0x2d8>)
 800828e:	e7d4      	b.n	800823a <_printf_float+0x8a>
 8008290:	6863      	ldr	r3, [r4, #4]
 8008292:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008296:	9206      	str	r2, [sp, #24]
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	d13b      	bne.n	8008314 <_printf_float+0x164>
 800829c:	2306      	movs	r3, #6
 800829e:	6063      	str	r3, [r4, #4]
 80082a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80082a4:	2300      	movs	r3, #0
 80082a6:	6022      	str	r2, [r4, #0]
 80082a8:	9303      	str	r3, [sp, #12]
 80082aa:	ab0a      	add	r3, sp, #40	@ 0x28
 80082ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 80082b0:	ab09      	add	r3, sp, #36	@ 0x24
 80082b2:	9300      	str	r3, [sp, #0]
 80082b4:	6861      	ldr	r1, [r4, #4]
 80082b6:	ec49 8b10 	vmov	d0, r8, r9
 80082ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80082be:	4628      	mov	r0, r5
 80082c0:	f7ff fed6 	bl	8008070 <__cvt>
 80082c4:	9b06      	ldr	r3, [sp, #24]
 80082c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082c8:	2b47      	cmp	r3, #71	@ 0x47
 80082ca:	4680      	mov	r8, r0
 80082cc:	d129      	bne.n	8008322 <_printf_float+0x172>
 80082ce:	1cc8      	adds	r0, r1, #3
 80082d0:	db02      	blt.n	80082d8 <_printf_float+0x128>
 80082d2:	6863      	ldr	r3, [r4, #4]
 80082d4:	4299      	cmp	r1, r3
 80082d6:	dd41      	ble.n	800835c <_printf_float+0x1ac>
 80082d8:	f1aa 0a02 	sub.w	sl, sl, #2
 80082dc:	fa5f fa8a 	uxtb.w	sl, sl
 80082e0:	3901      	subs	r1, #1
 80082e2:	4652      	mov	r2, sl
 80082e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80082e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80082ea:	f7ff ff26 	bl	800813a <__exponent>
 80082ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082f0:	1813      	adds	r3, r2, r0
 80082f2:	2a01      	cmp	r2, #1
 80082f4:	4681      	mov	r9, r0
 80082f6:	6123      	str	r3, [r4, #16]
 80082f8:	dc02      	bgt.n	8008300 <_printf_float+0x150>
 80082fa:	6822      	ldr	r2, [r4, #0]
 80082fc:	07d2      	lsls	r2, r2, #31
 80082fe:	d501      	bpl.n	8008304 <_printf_float+0x154>
 8008300:	3301      	adds	r3, #1
 8008302:	6123      	str	r3, [r4, #16]
 8008304:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0a2      	beq.n	8008252 <_printf_float+0xa2>
 800830c:	232d      	movs	r3, #45	@ 0x2d
 800830e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008312:	e79e      	b.n	8008252 <_printf_float+0xa2>
 8008314:	9a06      	ldr	r2, [sp, #24]
 8008316:	2a47      	cmp	r2, #71	@ 0x47
 8008318:	d1c2      	bne.n	80082a0 <_printf_float+0xf0>
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1c0      	bne.n	80082a0 <_printf_float+0xf0>
 800831e:	2301      	movs	r3, #1
 8008320:	e7bd      	b.n	800829e <_printf_float+0xee>
 8008322:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008326:	d9db      	bls.n	80082e0 <_printf_float+0x130>
 8008328:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800832c:	d118      	bne.n	8008360 <_printf_float+0x1b0>
 800832e:	2900      	cmp	r1, #0
 8008330:	6863      	ldr	r3, [r4, #4]
 8008332:	dd0b      	ble.n	800834c <_printf_float+0x19c>
 8008334:	6121      	str	r1, [r4, #16]
 8008336:	b913      	cbnz	r3, 800833e <_printf_float+0x18e>
 8008338:	6822      	ldr	r2, [r4, #0]
 800833a:	07d0      	lsls	r0, r2, #31
 800833c:	d502      	bpl.n	8008344 <_printf_float+0x194>
 800833e:	3301      	adds	r3, #1
 8008340:	440b      	add	r3, r1
 8008342:	6123      	str	r3, [r4, #16]
 8008344:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008346:	f04f 0900 	mov.w	r9, #0
 800834a:	e7db      	b.n	8008304 <_printf_float+0x154>
 800834c:	b913      	cbnz	r3, 8008354 <_printf_float+0x1a4>
 800834e:	6822      	ldr	r2, [r4, #0]
 8008350:	07d2      	lsls	r2, r2, #31
 8008352:	d501      	bpl.n	8008358 <_printf_float+0x1a8>
 8008354:	3302      	adds	r3, #2
 8008356:	e7f4      	b.n	8008342 <_printf_float+0x192>
 8008358:	2301      	movs	r3, #1
 800835a:	e7f2      	b.n	8008342 <_printf_float+0x192>
 800835c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008360:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008362:	4299      	cmp	r1, r3
 8008364:	db05      	blt.n	8008372 <_printf_float+0x1c2>
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	6121      	str	r1, [r4, #16]
 800836a:	07d8      	lsls	r0, r3, #31
 800836c:	d5ea      	bpl.n	8008344 <_printf_float+0x194>
 800836e:	1c4b      	adds	r3, r1, #1
 8008370:	e7e7      	b.n	8008342 <_printf_float+0x192>
 8008372:	2900      	cmp	r1, #0
 8008374:	bfd4      	ite	le
 8008376:	f1c1 0202 	rsble	r2, r1, #2
 800837a:	2201      	movgt	r2, #1
 800837c:	4413      	add	r3, r2
 800837e:	e7e0      	b.n	8008342 <_printf_float+0x192>
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	055a      	lsls	r2, r3, #21
 8008384:	d407      	bmi.n	8008396 <_printf_float+0x1e6>
 8008386:	6923      	ldr	r3, [r4, #16]
 8008388:	4642      	mov	r2, r8
 800838a:	4631      	mov	r1, r6
 800838c:	4628      	mov	r0, r5
 800838e:	47b8      	blx	r7
 8008390:	3001      	adds	r0, #1
 8008392:	d12b      	bne.n	80083ec <_printf_float+0x23c>
 8008394:	e767      	b.n	8008266 <_printf_float+0xb6>
 8008396:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800839a:	f240 80dd 	bls.w	8008558 <_printf_float+0x3a8>
 800839e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80083a2:	2200      	movs	r2, #0
 80083a4:	2300      	movs	r3, #0
 80083a6:	f7f8 fbaf 	bl	8000b08 <__aeabi_dcmpeq>
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d033      	beq.n	8008416 <_printf_float+0x266>
 80083ae:	4a37      	ldr	r2, [pc, #220]	@ (800848c <_printf_float+0x2dc>)
 80083b0:	2301      	movs	r3, #1
 80083b2:	4631      	mov	r1, r6
 80083b4:	4628      	mov	r0, r5
 80083b6:	47b8      	blx	r7
 80083b8:	3001      	adds	r0, #1
 80083ba:	f43f af54 	beq.w	8008266 <_printf_float+0xb6>
 80083be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80083c2:	4543      	cmp	r3, r8
 80083c4:	db02      	blt.n	80083cc <_printf_float+0x21c>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	07d8      	lsls	r0, r3, #31
 80083ca:	d50f      	bpl.n	80083ec <_printf_float+0x23c>
 80083cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083d0:	4631      	mov	r1, r6
 80083d2:	4628      	mov	r0, r5
 80083d4:	47b8      	blx	r7
 80083d6:	3001      	adds	r0, #1
 80083d8:	f43f af45 	beq.w	8008266 <_printf_float+0xb6>
 80083dc:	f04f 0900 	mov.w	r9, #0
 80083e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80083e4:	f104 0a1a 	add.w	sl, r4, #26
 80083e8:	45c8      	cmp	r8, r9
 80083ea:	dc09      	bgt.n	8008400 <_printf_float+0x250>
 80083ec:	6823      	ldr	r3, [r4, #0]
 80083ee:	079b      	lsls	r3, r3, #30
 80083f0:	f100 8103 	bmi.w	80085fa <_printf_float+0x44a>
 80083f4:	68e0      	ldr	r0, [r4, #12]
 80083f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083f8:	4298      	cmp	r0, r3
 80083fa:	bfb8      	it	lt
 80083fc:	4618      	movlt	r0, r3
 80083fe:	e734      	b.n	800826a <_printf_float+0xba>
 8008400:	2301      	movs	r3, #1
 8008402:	4652      	mov	r2, sl
 8008404:	4631      	mov	r1, r6
 8008406:	4628      	mov	r0, r5
 8008408:	47b8      	blx	r7
 800840a:	3001      	adds	r0, #1
 800840c:	f43f af2b 	beq.w	8008266 <_printf_float+0xb6>
 8008410:	f109 0901 	add.w	r9, r9, #1
 8008414:	e7e8      	b.n	80083e8 <_printf_float+0x238>
 8008416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008418:	2b00      	cmp	r3, #0
 800841a:	dc39      	bgt.n	8008490 <_printf_float+0x2e0>
 800841c:	4a1b      	ldr	r2, [pc, #108]	@ (800848c <_printf_float+0x2dc>)
 800841e:	2301      	movs	r3, #1
 8008420:	4631      	mov	r1, r6
 8008422:	4628      	mov	r0, r5
 8008424:	47b8      	blx	r7
 8008426:	3001      	adds	r0, #1
 8008428:	f43f af1d 	beq.w	8008266 <_printf_float+0xb6>
 800842c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008430:	ea59 0303 	orrs.w	r3, r9, r3
 8008434:	d102      	bne.n	800843c <_printf_float+0x28c>
 8008436:	6823      	ldr	r3, [r4, #0]
 8008438:	07d9      	lsls	r1, r3, #31
 800843a:	d5d7      	bpl.n	80083ec <_printf_float+0x23c>
 800843c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008440:	4631      	mov	r1, r6
 8008442:	4628      	mov	r0, r5
 8008444:	47b8      	blx	r7
 8008446:	3001      	adds	r0, #1
 8008448:	f43f af0d 	beq.w	8008266 <_printf_float+0xb6>
 800844c:	f04f 0a00 	mov.w	sl, #0
 8008450:	f104 0b1a 	add.w	fp, r4, #26
 8008454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008456:	425b      	negs	r3, r3
 8008458:	4553      	cmp	r3, sl
 800845a:	dc01      	bgt.n	8008460 <_printf_float+0x2b0>
 800845c:	464b      	mov	r3, r9
 800845e:	e793      	b.n	8008388 <_printf_float+0x1d8>
 8008460:	2301      	movs	r3, #1
 8008462:	465a      	mov	r2, fp
 8008464:	4631      	mov	r1, r6
 8008466:	4628      	mov	r0, r5
 8008468:	47b8      	blx	r7
 800846a:	3001      	adds	r0, #1
 800846c:	f43f aefb 	beq.w	8008266 <_printf_float+0xb6>
 8008470:	f10a 0a01 	add.w	sl, sl, #1
 8008474:	e7ee      	b.n	8008454 <_printf_float+0x2a4>
 8008476:	bf00      	nop
 8008478:	7fefffff 	.word	0x7fefffff
 800847c:	0800aca4 	.word	0x0800aca4
 8008480:	0800aca0 	.word	0x0800aca0
 8008484:	0800acac 	.word	0x0800acac
 8008488:	0800aca8 	.word	0x0800aca8
 800848c:	0800acb0 	.word	0x0800acb0
 8008490:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008492:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008496:	4553      	cmp	r3, sl
 8008498:	bfa8      	it	ge
 800849a:	4653      	movge	r3, sl
 800849c:	2b00      	cmp	r3, #0
 800849e:	4699      	mov	r9, r3
 80084a0:	dc36      	bgt.n	8008510 <_printf_float+0x360>
 80084a2:	f04f 0b00 	mov.w	fp, #0
 80084a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084aa:	f104 021a 	add.w	r2, r4, #26
 80084ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80084b0:	9306      	str	r3, [sp, #24]
 80084b2:	eba3 0309 	sub.w	r3, r3, r9
 80084b6:	455b      	cmp	r3, fp
 80084b8:	dc31      	bgt.n	800851e <_printf_float+0x36e>
 80084ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084bc:	459a      	cmp	sl, r3
 80084be:	dc3a      	bgt.n	8008536 <_printf_float+0x386>
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	07da      	lsls	r2, r3, #31
 80084c4:	d437      	bmi.n	8008536 <_printf_float+0x386>
 80084c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c8:	ebaa 0903 	sub.w	r9, sl, r3
 80084cc:	9b06      	ldr	r3, [sp, #24]
 80084ce:	ebaa 0303 	sub.w	r3, sl, r3
 80084d2:	4599      	cmp	r9, r3
 80084d4:	bfa8      	it	ge
 80084d6:	4699      	movge	r9, r3
 80084d8:	f1b9 0f00 	cmp.w	r9, #0
 80084dc:	dc33      	bgt.n	8008546 <_printf_float+0x396>
 80084de:	f04f 0800 	mov.w	r8, #0
 80084e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084e6:	f104 0b1a 	add.w	fp, r4, #26
 80084ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ec:	ebaa 0303 	sub.w	r3, sl, r3
 80084f0:	eba3 0309 	sub.w	r3, r3, r9
 80084f4:	4543      	cmp	r3, r8
 80084f6:	f77f af79 	ble.w	80083ec <_printf_float+0x23c>
 80084fa:	2301      	movs	r3, #1
 80084fc:	465a      	mov	r2, fp
 80084fe:	4631      	mov	r1, r6
 8008500:	4628      	mov	r0, r5
 8008502:	47b8      	blx	r7
 8008504:	3001      	adds	r0, #1
 8008506:	f43f aeae 	beq.w	8008266 <_printf_float+0xb6>
 800850a:	f108 0801 	add.w	r8, r8, #1
 800850e:	e7ec      	b.n	80084ea <_printf_float+0x33a>
 8008510:	4642      	mov	r2, r8
 8008512:	4631      	mov	r1, r6
 8008514:	4628      	mov	r0, r5
 8008516:	47b8      	blx	r7
 8008518:	3001      	adds	r0, #1
 800851a:	d1c2      	bne.n	80084a2 <_printf_float+0x2f2>
 800851c:	e6a3      	b.n	8008266 <_printf_float+0xb6>
 800851e:	2301      	movs	r3, #1
 8008520:	4631      	mov	r1, r6
 8008522:	4628      	mov	r0, r5
 8008524:	9206      	str	r2, [sp, #24]
 8008526:	47b8      	blx	r7
 8008528:	3001      	adds	r0, #1
 800852a:	f43f ae9c 	beq.w	8008266 <_printf_float+0xb6>
 800852e:	9a06      	ldr	r2, [sp, #24]
 8008530:	f10b 0b01 	add.w	fp, fp, #1
 8008534:	e7bb      	b.n	80084ae <_printf_float+0x2fe>
 8008536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800853a:	4631      	mov	r1, r6
 800853c:	4628      	mov	r0, r5
 800853e:	47b8      	blx	r7
 8008540:	3001      	adds	r0, #1
 8008542:	d1c0      	bne.n	80084c6 <_printf_float+0x316>
 8008544:	e68f      	b.n	8008266 <_printf_float+0xb6>
 8008546:	9a06      	ldr	r2, [sp, #24]
 8008548:	464b      	mov	r3, r9
 800854a:	4442      	add	r2, r8
 800854c:	4631      	mov	r1, r6
 800854e:	4628      	mov	r0, r5
 8008550:	47b8      	blx	r7
 8008552:	3001      	adds	r0, #1
 8008554:	d1c3      	bne.n	80084de <_printf_float+0x32e>
 8008556:	e686      	b.n	8008266 <_printf_float+0xb6>
 8008558:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800855c:	f1ba 0f01 	cmp.w	sl, #1
 8008560:	dc01      	bgt.n	8008566 <_printf_float+0x3b6>
 8008562:	07db      	lsls	r3, r3, #31
 8008564:	d536      	bpl.n	80085d4 <_printf_float+0x424>
 8008566:	2301      	movs	r3, #1
 8008568:	4642      	mov	r2, r8
 800856a:	4631      	mov	r1, r6
 800856c:	4628      	mov	r0, r5
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	f43f ae78 	beq.w	8008266 <_printf_float+0xb6>
 8008576:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	f43f ae70 	beq.w	8008266 <_printf_float+0xb6>
 8008586:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800858a:	2200      	movs	r2, #0
 800858c:	2300      	movs	r3, #0
 800858e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008592:	f7f8 fab9 	bl	8000b08 <__aeabi_dcmpeq>
 8008596:	b9c0      	cbnz	r0, 80085ca <_printf_float+0x41a>
 8008598:	4653      	mov	r3, sl
 800859a:	f108 0201 	add.w	r2, r8, #1
 800859e:	4631      	mov	r1, r6
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	d10c      	bne.n	80085c2 <_printf_float+0x412>
 80085a8:	e65d      	b.n	8008266 <_printf_float+0xb6>
 80085aa:	2301      	movs	r3, #1
 80085ac:	465a      	mov	r2, fp
 80085ae:	4631      	mov	r1, r6
 80085b0:	4628      	mov	r0, r5
 80085b2:	47b8      	blx	r7
 80085b4:	3001      	adds	r0, #1
 80085b6:	f43f ae56 	beq.w	8008266 <_printf_float+0xb6>
 80085ba:	f108 0801 	add.w	r8, r8, #1
 80085be:	45d0      	cmp	r8, sl
 80085c0:	dbf3      	blt.n	80085aa <_printf_float+0x3fa>
 80085c2:	464b      	mov	r3, r9
 80085c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80085c8:	e6df      	b.n	800838a <_printf_float+0x1da>
 80085ca:	f04f 0800 	mov.w	r8, #0
 80085ce:	f104 0b1a 	add.w	fp, r4, #26
 80085d2:	e7f4      	b.n	80085be <_printf_float+0x40e>
 80085d4:	2301      	movs	r3, #1
 80085d6:	4642      	mov	r2, r8
 80085d8:	e7e1      	b.n	800859e <_printf_float+0x3ee>
 80085da:	2301      	movs	r3, #1
 80085dc:	464a      	mov	r2, r9
 80085de:	4631      	mov	r1, r6
 80085e0:	4628      	mov	r0, r5
 80085e2:	47b8      	blx	r7
 80085e4:	3001      	adds	r0, #1
 80085e6:	f43f ae3e 	beq.w	8008266 <_printf_float+0xb6>
 80085ea:	f108 0801 	add.w	r8, r8, #1
 80085ee:	68e3      	ldr	r3, [r4, #12]
 80085f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085f2:	1a5b      	subs	r3, r3, r1
 80085f4:	4543      	cmp	r3, r8
 80085f6:	dcf0      	bgt.n	80085da <_printf_float+0x42a>
 80085f8:	e6fc      	b.n	80083f4 <_printf_float+0x244>
 80085fa:	f04f 0800 	mov.w	r8, #0
 80085fe:	f104 0919 	add.w	r9, r4, #25
 8008602:	e7f4      	b.n	80085ee <_printf_float+0x43e>

08008604 <_printf_common>:
 8008604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008608:	4616      	mov	r6, r2
 800860a:	4698      	mov	r8, r3
 800860c:	688a      	ldr	r2, [r1, #8]
 800860e:	690b      	ldr	r3, [r1, #16]
 8008610:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008614:	4293      	cmp	r3, r2
 8008616:	bfb8      	it	lt
 8008618:	4613      	movlt	r3, r2
 800861a:	6033      	str	r3, [r6, #0]
 800861c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008620:	4607      	mov	r7, r0
 8008622:	460c      	mov	r4, r1
 8008624:	b10a      	cbz	r2, 800862a <_printf_common+0x26>
 8008626:	3301      	adds	r3, #1
 8008628:	6033      	str	r3, [r6, #0]
 800862a:	6823      	ldr	r3, [r4, #0]
 800862c:	0699      	lsls	r1, r3, #26
 800862e:	bf42      	ittt	mi
 8008630:	6833      	ldrmi	r3, [r6, #0]
 8008632:	3302      	addmi	r3, #2
 8008634:	6033      	strmi	r3, [r6, #0]
 8008636:	6825      	ldr	r5, [r4, #0]
 8008638:	f015 0506 	ands.w	r5, r5, #6
 800863c:	d106      	bne.n	800864c <_printf_common+0x48>
 800863e:	f104 0a19 	add.w	sl, r4, #25
 8008642:	68e3      	ldr	r3, [r4, #12]
 8008644:	6832      	ldr	r2, [r6, #0]
 8008646:	1a9b      	subs	r3, r3, r2
 8008648:	42ab      	cmp	r3, r5
 800864a:	dc26      	bgt.n	800869a <_printf_common+0x96>
 800864c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008650:	6822      	ldr	r2, [r4, #0]
 8008652:	3b00      	subs	r3, #0
 8008654:	bf18      	it	ne
 8008656:	2301      	movne	r3, #1
 8008658:	0692      	lsls	r2, r2, #26
 800865a:	d42b      	bmi.n	80086b4 <_printf_common+0xb0>
 800865c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008660:	4641      	mov	r1, r8
 8008662:	4638      	mov	r0, r7
 8008664:	47c8      	blx	r9
 8008666:	3001      	adds	r0, #1
 8008668:	d01e      	beq.n	80086a8 <_printf_common+0xa4>
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	6922      	ldr	r2, [r4, #16]
 800866e:	f003 0306 	and.w	r3, r3, #6
 8008672:	2b04      	cmp	r3, #4
 8008674:	bf02      	ittt	eq
 8008676:	68e5      	ldreq	r5, [r4, #12]
 8008678:	6833      	ldreq	r3, [r6, #0]
 800867a:	1aed      	subeq	r5, r5, r3
 800867c:	68a3      	ldr	r3, [r4, #8]
 800867e:	bf0c      	ite	eq
 8008680:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008684:	2500      	movne	r5, #0
 8008686:	4293      	cmp	r3, r2
 8008688:	bfc4      	itt	gt
 800868a:	1a9b      	subgt	r3, r3, r2
 800868c:	18ed      	addgt	r5, r5, r3
 800868e:	2600      	movs	r6, #0
 8008690:	341a      	adds	r4, #26
 8008692:	42b5      	cmp	r5, r6
 8008694:	d11a      	bne.n	80086cc <_printf_common+0xc8>
 8008696:	2000      	movs	r0, #0
 8008698:	e008      	b.n	80086ac <_printf_common+0xa8>
 800869a:	2301      	movs	r3, #1
 800869c:	4652      	mov	r2, sl
 800869e:	4641      	mov	r1, r8
 80086a0:	4638      	mov	r0, r7
 80086a2:	47c8      	blx	r9
 80086a4:	3001      	adds	r0, #1
 80086a6:	d103      	bne.n	80086b0 <_printf_common+0xac>
 80086a8:	f04f 30ff 	mov.w	r0, #4294967295
 80086ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b0:	3501      	adds	r5, #1
 80086b2:	e7c6      	b.n	8008642 <_printf_common+0x3e>
 80086b4:	18e1      	adds	r1, r4, r3
 80086b6:	1c5a      	adds	r2, r3, #1
 80086b8:	2030      	movs	r0, #48	@ 0x30
 80086ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086be:	4422      	add	r2, r4
 80086c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086c8:	3302      	adds	r3, #2
 80086ca:	e7c7      	b.n	800865c <_printf_common+0x58>
 80086cc:	2301      	movs	r3, #1
 80086ce:	4622      	mov	r2, r4
 80086d0:	4641      	mov	r1, r8
 80086d2:	4638      	mov	r0, r7
 80086d4:	47c8      	blx	r9
 80086d6:	3001      	adds	r0, #1
 80086d8:	d0e6      	beq.n	80086a8 <_printf_common+0xa4>
 80086da:	3601      	adds	r6, #1
 80086dc:	e7d9      	b.n	8008692 <_printf_common+0x8e>
	...

080086e0 <_printf_i>:
 80086e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086e4:	7e0f      	ldrb	r7, [r1, #24]
 80086e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086e8:	2f78      	cmp	r7, #120	@ 0x78
 80086ea:	4691      	mov	r9, r2
 80086ec:	4680      	mov	r8, r0
 80086ee:	460c      	mov	r4, r1
 80086f0:	469a      	mov	sl, r3
 80086f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086f6:	d807      	bhi.n	8008708 <_printf_i+0x28>
 80086f8:	2f62      	cmp	r7, #98	@ 0x62
 80086fa:	d80a      	bhi.n	8008712 <_printf_i+0x32>
 80086fc:	2f00      	cmp	r7, #0
 80086fe:	f000 80d1 	beq.w	80088a4 <_printf_i+0x1c4>
 8008702:	2f58      	cmp	r7, #88	@ 0x58
 8008704:	f000 80b8 	beq.w	8008878 <_printf_i+0x198>
 8008708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800870c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008710:	e03a      	b.n	8008788 <_printf_i+0xa8>
 8008712:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008716:	2b15      	cmp	r3, #21
 8008718:	d8f6      	bhi.n	8008708 <_printf_i+0x28>
 800871a:	a101      	add	r1, pc, #4	@ (adr r1, 8008720 <_printf_i+0x40>)
 800871c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008720:	08008779 	.word	0x08008779
 8008724:	0800878d 	.word	0x0800878d
 8008728:	08008709 	.word	0x08008709
 800872c:	08008709 	.word	0x08008709
 8008730:	08008709 	.word	0x08008709
 8008734:	08008709 	.word	0x08008709
 8008738:	0800878d 	.word	0x0800878d
 800873c:	08008709 	.word	0x08008709
 8008740:	08008709 	.word	0x08008709
 8008744:	08008709 	.word	0x08008709
 8008748:	08008709 	.word	0x08008709
 800874c:	0800888b 	.word	0x0800888b
 8008750:	080087b7 	.word	0x080087b7
 8008754:	08008845 	.word	0x08008845
 8008758:	08008709 	.word	0x08008709
 800875c:	08008709 	.word	0x08008709
 8008760:	080088ad 	.word	0x080088ad
 8008764:	08008709 	.word	0x08008709
 8008768:	080087b7 	.word	0x080087b7
 800876c:	08008709 	.word	0x08008709
 8008770:	08008709 	.word	0x08008709
 8008774:	0800884d 	.word	0x0800884d
 8008778:	6833      	ldr	r3, [r6, #0]
 800877a:	1d1a      	adds	r2, r3, #4
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6032      	str	r2, [r6, #0]
 8008780:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008784:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008788:	2301      	movs	r3, #1
 800878a:	e09c      	b.n	80088c6 <_printf_i+0x1e6>
 800878c:	6833      	ldr	r3, [r6, #0]
 800878e:	6820      	ldr	r0, [r4, #0]
 8008790:	1d19      	adds	r1, r3, #4
 8008792:	6031      	str	r1, [r6, #0]
 8008794:	0606      	lsls	r6, r0, #24
 8008796:	d501      	bpl.n	800879c <_printf_i+0xbc>
 8008798:	681d      	ldr	r5, [r3, #0]
 800879a:	e003      	b.n	80087a4 <_printf_i+0xc4>
 800879c:	0645      	lsls	r5, r0, #25
 800879e:	d5fb      	bpl.n	8008798 <_printf_i+0xb8>
 80087a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087a4:	2d00      	cmp	r5, #0
 80087a6:	da03      	bge.n	80087b0 <_printf_i+0xd0>
 80087a8:	232d      	movs	r3, #45	@ 0x2d
 80087aa:	426d      	negs	r5, r5
 80087ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087b0:	4858      	ldr	r0, [pc, #352]	@ (8008914 <_printf_i+0x234>)
 80087b2:	230a      	movs	r3, #10
 80087b4:	e011      	b.n	80087da <_printf_i+0xfa>
 80087b6:	6821      	ldr	r1, [r4, #0]
 80087b8:	6833      	ldr	r3, [r6, #0]
 80087ba:	0608      	lsls	r0, r1, #24
 80087bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80087c0:	d402      	bmi.n	80087c8 <_printf_i+0xe8>
 80087c2:	0649      	lsls	r1, r1, #25
 80087c4:	bf48      	it	mi
 80087c6:	b2ad      	uxthmi	r5, r5
 80087c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80087ca:	4852      	ldr	r0, [pc, #328]	@ (8008914 <_printf_i+0x234>)
 80087cc:	6033      	str	r3, [r6, #0]
 80087ce:	bf14      	ite	ne
 80087d0:	230a      	movne	r3, #10
 80087d2:	2308      	moveq	r3, #8
 80087d4:	2100      	movs	r1, #0
 80087d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087da:	6866      	ldr	r6, [r4, #4]
 80087dc:	60a6      	str	r6, [r4, #8]
 80087de:	2e00      	cmp	r6, #0
 80087e0:	db05      	blt.n	80087ee <_printf_i+0x10e>
 80087e2:	6821      	ldr	r1, [r4, #0]
 80087e4:	432e      	orrs	r6, r5
 80087e6:	f021 0104 	bic.w	r1, r1, #4
 80087ea:	6021      	str	r1, [r4, #0]
 80087ec:	d04b      	beq.n	8008886 <_printf_i+0x1a6>
 80087ee:	4616      	mov	r6, r2
 80087f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80087f4:	fb03 5711 	mls	r7, r3, r1, r5
 80087f8:	5dc7      	ldrb	r7, [r0, r7]
 80087fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087fe:	462f      	mov	r7, r5
 8008800:	42bb      	cmp	r3, r7
 8008802:	460d      	mov	r5, r1
 8008804:	d9f4      	bls.n	80087f0 <_printf_i+0x110>
 8008806:	2b08      	cmp	r3, #8
 8008808:	d10b      	bne.n	8008822 <_printf_i+0x142>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	07df      	lsls	r7, r3, #31
 800880e:	d508      	bpl.n	8008822 <_printf_i+0x142>
 8008810:	6923      	ldr	r3, [r4, #16]
 8008812:	6861      	ldr	r1, [r4, #4]
 8008814:	4299      	cmp	r1, r3
 8008816:	bfde      	ittt	le
 8008818:	2330      	movle	r3, #48	@ 0x30
 800881a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800881e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008822:	1b92      	subs	r2, r2, r6
 8008824:	6122      	str	r2, [r4, #16]
 8008826:	f8cd a000 	str.w	sl, [sp]
 800882a:	464b      	mov	r3, r9
 800882c:	aa03      	add	r2, sp, #12
 800882e:	4621      	mov	r1, r4
 8008830:	4640      	mov	r0, r8
 8008832:	f7ff fee7 	bl	8008604 <_printf_common>
 8008836:	3001      	adds	r0, #1
 8008838:	d14a      	bne.n	80088d0 <_printf_i+0x1f0>
 800883a:	f04f 30ff 	mov.w	r0, #4294967295
 800883e:	b004      	add	sp, #16
 8008840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	f043 0320 	orr.w	r3, r3, #32
 800884a:	6023      	str	r3, [r4, #0]
 800884c:	4832      	ldr	r0, [pc, #200]	@ (8008918 <_printf_i+0x238>)
 800884e:	2778      	movs	r7, #120	@ 0x78
 8008850:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	6831      	ldr	r1, [r6, #0]
 8008858:	061f      	lsls	r7, r3, #24
 800885a:	f851 5b04 	ldr.w	r5, [r1], #4
 800885e:	d402      	bmi.n	8008866 <_printf_i+0x186>
 8008860:	065f      	lsls	r7, r3, #25
 8008862:	bf48      	it	mi
 8008864:	b2ad      	uxthmi	r5, r5
 8008866:	6031      	str	r1, [r6, #0]
 8008868:	07d9      	lsls	r1, r3, #31
 800886a:	bf44      	itt	mi
 800886c:	f043 0320 	orrmi.w	r3, r3, #32
 8008870:	6023      	strmi	r3, [r4, #0]
 8008872:	b11d      	cbz	r5, 800887c <_printf_i+0x19c>
 8008874:	2310      	movs	r3, #16
 8008876:	e7ad      	b.n	80087d4 <_printf_i+0xf4>
 8008878:	4826      	ldr	r0, [pc, #152]	@ (8008914 <_printf_i+0x234>)
 800887a:	e7e9      	b.n	8008850 <_printf_i+0x170>
 800887c:	6823      	ldr	r3, [r4, #0]
 800887e:	f023 0320 	bic.w	r3, r3, #32
 8008882:	6023      	str	r3, [r4, #0]
 8008884:	e7f6      	b.n	8008874 <_printf_i+0x194>
 8008886:	4616      	mov	r6, r2
 8008888:	e7bd      	b.n	8008806 <_printf_i+0x126>
 800888a:	6833      	ldr	r3, [r6, #0]
 800888c:	6825      	ldr	r5, [r4, #0]
 800888e:	6961      	ldr	r1, [r4, #20]
 8008890:	1d18      	adds	r0, r3, #4
 8008892:	6030      	str	r0, [r6, #0]
 8008894:	062e      	lsls	r6, r5, #24
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	d501      	bpl.n	800889e <_printf_i+0x1be>
 800889a:	6019      	str	r1, [r3, #0]
 800889c:	e002      	b.n	80088a4 <_printf_i+0x1c4>
 800889e:	0668      	lsls	r0, r5, #25
 80088a0:	d5fb      	bpl.n	800889a <_printf_i+0x1ba>
 80088a2:	8019      	strh	r1, [r3, #0]
 80088a4:	2300      	movs	r3, #0
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	4616      	mov	r6, r2
 80088aa:	e7bc      	b.n	8008826 <_printf_i+0x146>
 80088ac:	6833      	ldr	r3, [r6, #0]
 80088ae:	1d1a      	adds	r2, r3, #4
 80088b0:	6032      	str	r2, [r6, #0]
 80088b2:	681e      	ldr	r6, [r3, #0]
 80088b4:	6862      	ldr	r2, [r4, #4]
 80088b6:	2100      	movs	r1, #0
 80088b8:	4630      	mov	r0, r6
 80088ba:	f7f7 fca9 	bl	8000210 <memchr>
 80088be:	b108      	cbz	r0, 80088c4 <_printf_i+0x1e4>
 80088c0:	1b80      	subs	r0, r0, r6
 80088c2:	6060      	str	r0, [r4, #4]
 80088c4:	6863      	ldr	r3, [r4, #4]
 80088c6:	6123      	str	r3, [r4, #16]
 80088c8:	2300      	movs	r3, #0
 80088ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088ce:	e7aa      	b.n	8008826 <_printf_i+0x146>
 80088d0:	6923      	ldr	r3, [r4, #16]
 80088d2:	4632      	mov	r2, r6
 80088d4:	4649      	mov	r1, r9
 80088d6:	4640      	mov	r0, r8
 80088d8:	47d0      	blx	sl
 80088da:	3001      	adds	r0, #1
 80088dc:	d0ad      	beq.n	800883a <_printf_i+0x15a>
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	079b      	lsls	r3, r3, #30
 80088e2:	d413      	bmi.n	800890c <_printf_i+0x22c>
 80088e4:	68e0      	ldr	r0, [r4, #12]
 80088e6:	9b03      	ldr	r3, [sp, #12]
 80088e8:	4298      	cmp	r0, r3
 80088ea:	bfb8      	it	lt
 80088ec:	4618      	movlt	r0, r3
 80088ee:	e7a6      	b.n	800883e <_printf_i+0x15e>
 80088f0:	2301      	movs	r3, #1
 80088f2:	4632      	mov	r2, r6
 80088f4:	4649      	mov	r1, r9
 80088f6:	4640      	mov	r0, r8
 80088f8:	47d0      	blx	sl
 80088fa:	3001      	adds	r0, #1
 80088fc:	d09d      	beq.n	800883a <_printf_i+0x15a>
 80088fe:	3501      	adds	r5, #1
 8008900:	68e3      	ldr	r3, [r4, #12]
 8008902:	9903      	ldr	r1, [sp, #12]
 8008904:	1a5b      	subs	r3, r3, r1
 8008906:	42ab      	cmp	r3, r5
 8008908:	dcf2      	bgt.n	80088f0 <_printf_i+0x210>
 800890a:	e7eb      	b.n	80088e4 <_printf_i+0x204>
 800890c:	2500      	movs	r5, #0
 800890e:	f104 0619 	add.w	r6, r4, #25
 8008912:	e7f5      	b.n	8008900 <_printf_i+0x220>
 8008914:	0800acb2 	.word	0x0800acb2
 8008918:	0800acc3 	.word	0x0800acc3

0800891c <std>:
 800891c:	2300      	movs	r3, #0
 800891e:	b510      	push	{r4, lr}
 8008920:	4604      	mov	r4, r0
 8008922:	e9c0 3300 	strd	r3, r3, [r0]
 8008926:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800892a:	6083      	str	r3, [r0, #8]
 800892c:	8181      	strh	r1, [r0, #12]
 800892e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008930:	81c2      	strh	r2, [r0, #14]
 8008932:	6183      	str	r3, [r0, #24]
 8008934:	4619      	mov	r1, r3
 8008936:	2208      	movs	r2, #8
 8008938:	305c      	adds	r0, #92	@ 0x5c
 800893a:	f000 fa01 	bl	8008d40 <memset>
 800893e:	4b0d      	ldr	r3, [pc, #52]	@ (8008974 <std+0x58>)
 8008940:	6263      	str	r3, [r4, #36]	@ 0x24
 8008942:	4b0d      	ldr	r3, [pc, #52]	@ (8008978 <std+0x5c>)
 8008944:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008946:	4b0d      	ldr	r3, [pc, #52]	@ (800897c <std+0x60>)
 8008948:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800894a:	4b0d      	ldr	r3, [pc, #52]	@ (8008980 <std+0x64>)
 800894c:	6323      	str	r3, [r4, #48]	@ 0x30
 800894e:	4b0d      	ldr	r3, [pc, #52]	@ (8008984 <std+0x68>)
 8008950:	6224      	str	r4, [r4, #32]
 8008952:	429c      	cmp	r4, r3
 8008954:	d006      	beq.n	8008964 <std+0x48>
 8008956:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800895a:	4294      	cmp	r4, r2
 800895c:	d002      	beq.n	8008964 <std+0x48>
 800895e:	33d0      	adds	r3, #208	@ 0xd0
 8008960:	429c      	cmp	r4, r3
 8008962:	d105      	bne.n	8008970 <std+0x54>
 8008964:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800896c:	f000 ba7a 	b.w	8008e64 <__retarget_lock_init_recursive>
 8008970:	bd10      	pop	{r4, pc}
 8008972:	bf00      	nop
 8008974:	08008b91 	.word	0x08008b91
 8008978:	08008bb3 	.word	0x08008bb3
 800897c:	08008beb 	.word	0x08008beb
 8008980:	08008c0f 	.word	0x08008c0f
 8008984:	20000560 	.word	0x20000560

08008988 <stdio_exit_handler>:
 8008988:	4a02      	ldr	r2, [pc, #8]	@ (8008994 <stdio_exit_handler+0xc>)
 800898a:	4903      	ldr	r1, [pc, #12]	@ (8008998 <stdio_exit_handler+0x10>)
 800898c:	4803      	ldr	r0, [pc, #12]	@ (800899c <stdio_exit_handler+0x14>)
 800898e:	f000 b869 	b.w	8008a64 <_fwalk_sglue>
 8008992:	bf00      	nop
 8008994:	2000001c 	.word	0x2000001c
 8008998:	0800a7a1 	.word	0x0800a7a1
 800899c:	2000002c 	.word	0x2000002c

080089a0 <cleanup_stdio>:
 80089a0:	6841      	ldr	r1, [r0, #4]
 80089a2:	4b0c      	ldr	r3, [pc, #48]	@ (80089d4 <cleanup_stdio+0x34>)
 80089a4:	4299      	cmp	r1, r3
 80089a6:	b510      	push	{r4, lr}
 80089a8:	4604      	mov	r4, r0
 80089aa:	d001      	beq.n	80089b0 <cleanup_stdio+0x10>
 80089ac:	f001 fef8 	bl	800a7a0 <_fflush_r>
 80089b0:	68a1      	ldr	r1, [r4, #8]
 80089b2:	4b09      	ldr	r3, [pc, #36]	@ (80089d8 <cleanup_stdio+0x38>)
 80089b4:	4299      	cmp	r1, r3
 80089b6:	d002      	beq.n	80089be <cleanup_stdio+0x1e>
 80089b8:	4620      	mov	r0, r4
 80089ba:	f001 fef1 	bl	800a7a0 <_fflush_r>
 80089be:	68e1      	ldr	r1, [r4, #12]
 80089c0:	4b06      	ldr	r3, [pc, #24]	@ (80089dc <cleanup_stdio+0x3c>)
 80089c2:	4299      	cmp	r1, r3
 80089c4:	d004      	beq.n	80089d0 <cleanup_stdio+0x30>
 80089c6:	4620      	mov	r0, r4
 80089c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089cc:	f001 bee8 	b.w	800a7a0 <_fflush_r>
 80089d0:	bd10      	pop	{r4, pc}
 80089d2:	bf00      	nop
 80089d4:	20000560 	.word	0x20000560
 80089d8:	200005c8 	.word	0x200005c8
 80089dc:	20000630 	.word	0x20000630

080089e0 <global_stdio_init.part.0>:
 80089e0:	b510      	push	{r4, lr}
 80089e2:	4b0b      	ldr	r3, [pc, #44]	@ (8008a10 <global_stdio_init.part.0+0x30>)
 80089e4:	4c0b      	ldr	r4, [pc, #44]	@ (8008a14 <global_stdio_init.part.0+0x34>)
 80089e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008a18 <global_stdio_init.part.0+0x38>)
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	4620      	mov	r0, r4
 80089ec:	2200      	movs	r2, #0
 80089ee:	2104      	movs	r1, #4
 80089f0:	f7ff ff94 	bl	800891c <std>
 80089f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80089f8:	2201      	movs	r2, #1
 80089fa:	2109      	movs	r1, #9
 80089fc:	f7ff ff8e 	bl	800891c <std>
 8008a00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a04:	2202      	movs	r2, #2
 8008a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a0a:	2112      	movs	r1, #18
 8008a0c:	f7ff bf86 	b.w	800891c <std>
 8008a10:	20000698 	.word	0x20000698
 8008a14:	20000560 	.word	0x20000560
 8008a18:	08008989 	.word	0x08008989

08008a1c <__sfp_lock_acquire>:
 8008a1c:	4801      	ldr	r0, [pc, #4]	@ (8008a24 <__sfp_lock_acquire+0x8>)
 8008a1e:	f000 ba22 	b.w	8008e66 <__retarget_lock_acquire_recursive>
 8008a22:	bf00      	nop
 8008a24:	200006a1 	.word	0x200006a1

08008a28 <__sfp_lock_release>:
 8008a28:	4801      	ldr	r0, [pc, #4]	@ (8008a30 <__sfp_lock_release+0x8>)
 8008a2a:	f000 ba1d 	b.w	8008e68 <__retarget_lock_release_recursive>
 8008a2e:	bf00      	nop
 8008a30:	200006a1 	.word	0x200006a1

08008a34 <__sinit>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	4604      	mov	r4, r0
 8008a38:	f7ff fff0 	bl	8008a1c <__sfp_lock_acquire>
 8008a3c:	6a23      	ldr	r3, [r4, #32]
 8008a3e:	b11b      	cbz	r3, 8008a48 <__sinit+0x14>
 8008a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a44:	f7ff bff0 	b.w	8008a28 <__sfp_lock_release>
 8008a48:	4b04      	ldr	r3, [pc, #16]	@ (8008a5c <__sinit+0x28>)
 8008a4a:	6223      	str	r3, [r4, #32]
 8008a4c:	4b04      	ldr	r3, [pc, #16]	@ (8008a60 <__sinit+0x2c>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1f5      	bne.n	8008a40 <__sinit+0xc>
 8008a54:	f7ff ffc4 	bl	80089e0 <global_stdio_init.part.0>
 8008a58:	e7f2      	b.n	8008a40 <__sinit+0xc>
 8008a5a:	bf00      	nop
 8008a5c:	080089a1 	.word	0x080089a1
 8008a60:	20000698 	.word	0x20000698

08008a64 <_fwalk_sglue>:
 8008a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a68:	4607      	mov	r7, r0
 8008a6a:	4688      	mov	r8, r1
 8008a6c:	4614      	mov	r4, r2
 8008a6e:	2600      	movs	r6, #0
 8008a70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a74:	f1b9 0901 	subs.w	r9, r9, #1
 8008a78:	d505      	bpl.n	8008a86 <_fwalk_sglue+0x22>
 8008a7a:	6824      	ldr	r4, [r4, #0]
 8008a7c:	2c00      	cmp	r4, #0
 8008a7e:	d1f7      	bne.n	8008a70 <_fwalk_sglue+0xc>
 8008a80:	4630      	mov	r0, r6
 8008a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a86:	89ab      	ldrh	r3, [r5, #12]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d907      	bls.n	8008a9c <_fwalk_sglue+0x38>
 8008a8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a90:	3301      	adds	r3, #1
 8008a92:	d003      	beq.n	8008a9c <_fwalk_sglue+0x38>
 8008a94:	4629      	mov	r1, r5
 8008a96:	4638      	mov	r0, r7
 8008a98:	47c0      	blx	r8
 8008a9a:	4306      	orrs	r6, r0
 8008a9c:	3568      	adds	r5, #104	@ 0x68
 8008a9e:	e7e9      	b.n	8008a74 <_fwalk_sglue+0x10>

08008aa0 <iprintf>:
 8008aa0:	b40f      	push	{r0, r1, r2, r3}
 8008aa2:	b507      	push	{r0, r1, r2, lr}
 8008aa4:	4906      	ldr	r1, [pc, #24]	@ (8008ac0 <iprintf+0x20>)
 8008aa6:	ab04      	add	r3, sp, #16
 8008aa8:	6808      	ldr	r0, [r1, #0]
 8008aaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aae:	6881      	ldr	r1, [r0, #8]
 8008ab0:	9301      	str	r3, [sp, #4]
 8008ab2:	f001 fcd9 	bl	800a468 <_vfiprintf_r>
 8008ab6:	b003      	add	sp, #12
 8008ab8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008abc:	b004      	add	sp, #16
 8008abe:	4770      	bx	lr
 8008ac0:	20000028 	.word	0x20000028

08008ac4 <putchar>:
 8008ac4:	4b02      	ldr	r3, [pc, #8]	@ (8008ad0 <putchar+0xc>)
 8008ac6:	4601      	mov	r1, r0
 8008ac8:	6818      	ldr	r0, [r3, #0]
 8008aca:	6882      	ldr	r2, [r0, #8]
 8008acc:	f001 bef2 	b.w	800a8b4 <_putc_r>
 8008ad0:	20000028 	.word	0x20000028

08008ad4 <_puts_r>:
 8008ad4:	6a03      	ldr	r3, [r0, #32]
 8008ad6:	b570      	push	{r4, r5, r6, lr}
 8008ad8:	6884      	ldr	r4, [r0, #8]
 8008ada:	4605      	mov	r5, r0
 8008adc:	460e      	mov	r6, r1
 8008ade:	b90b      	cbnz	r3, 8008ae4 <_puts_r+0x10>
 8008ae0:	f7ff ffa8 	bl	8008a34 <__sinit>
 8008ae4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ae6:	07db      	lsls	r3, r3, #31
 8008ae8:	d405      	bmi.n	8008af6 <_puts_r+0x22>
 8008aea:	89a3      	ldrh	r3, [r4, #12]
 8008aec:	0598      	lsls	r0, r3, #22
 8008aee:	d402      	bmi.n	8008af6 <_puts_r+0x22>
 8008af0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008af2:	f000 f9b8 	bl	8008e66 <__retarget_lock_acquire_recursive>
 8008af6:	89a3      	ldrh	r3, [r4, #12]
 8008af8:	0719      	lsls	r1, r3, #28
 8008afa:	d502      	bpl.n	8008b02 <_puts_r+0x2e>
 8008afc:	6923      	ldr	r3, [r4, #16]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d135      	bne.n	8008b6e <_puts_r+0x9a>
 8008b02:	4621      	mov	r1, r4
 8008b04:	4628      	mov	r0, r5
 8008b06:	f000 f8c5 	bl	8008c94 <__swsetup_r>
 8008b0a:	b380      	cbz	r0, 8008b6e <_puts_r+0x9a>
 8008b0c:	f04f 35ff 	mov.w	r5, #4294967295
 8008b10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b12:	07da      	lsls	r2, r3, #31
 8008b14:	d405      	bmi.n	8008b22 <_puts_r+0x4e>
 8008b16:	89a3      	ldrh	r3, [r4, #12]
 8008b18:	059b      	lsls	r3, r3, #22
 8008b1a:	d402      	bmi.n	8008b22 <_puts_r+0x4e>
 8008b1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b1e:	f000 f9a3 	bl	8008e68 <__retarget_lock_release_recursive>
 8008b22:	4628      	mov	r0, r5
 8008b24:	bd70      	pop	{r4, r5, r6, pc}
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	da04      	bge.n	8008b34 <_puts_r+0x60>
 8008b2a:	69a2      	ldr	r2, [r4, #24]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	dc17      	bgt.n	8008b60 <_puts_r+0x8c>
 8008b30:	290a      	cmp	r1, #10
 8008b32:	d015      	beq.n	8008b60 <_puts_r+0x8c>
 8008b34:	6823      	ldr	r3, [r4, #0]
 8008b36:	1c5a      	adds	r2, r3, #1
 8008b38:	6022      	str	r2, [r4, #0]
 8008b3a:	7019      	strb	r1, [r3, #0]
 8008b3c:	68a3      	ldr	r3, [r4, #8]
 8008b3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008b42:	3b01      	subs	r3, #1
 8008b44:	60a3      	str	r3, [r4, #8]
 8008b46:	2900      	cmp	r1, #0
 8008b48:	d1ed      	bne.n	8008b26 <_puts_r+0x52>
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	da11      	bge.n	8008b72 <_puts_r+0x9e>
 8008b4e:	4622      	mov	r2, r4
 8008b50:	210a      	movs	r1, #10
 8008b52:	4628      	mov	r0, r5
 8008b54:	f000 f85f 	bl	8008c16 <__swbuf_r>
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d0d7      	beq.n	8008b0c <_puts_r+0x38>
 8008b5c:	250a      	movs	r5, #10
 8008b5e:	e7d7      	b.n	8008b10 <_puts_r+0x3c>
 8008b60:	4622      	mov	r2, r4
 8008b62:	4628      	mov	r0, r5
 8008b64:	f000 f857 	bl	8008c16 <__swbuf_r>
 8008b68:	3001      	adds	r0, #1
 8008b6a:	d1e7      	bne.n	8008b3c <_puts_r+0x68>
 8008b6c:	e7ce      	b.n	8008b0c <_puts_r+0x38>
 8008b6e:	3e01      	subs	r6, #1
 8008b70:	e7e4      	b.n	8008b3c <_puts_r+0x68>
 8008b72:	6823      	ldr	r3, [r4, #0]
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	6022      	str	r2, [r4, #0]
 8008b78:	220a      	movs	r2, #10
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	e7ee      	b.n	8008b5c <_puts_r+0x88>
	...

08008b80 <puts>:
 8008b80:	4b02      	ldr	r3, [pc, #8]	@ (8008b8c <puts+0xc>)
 8008b82:	4601      	mov	r1, r0
 8008b84:	6818      	ldr	r0, [r3, #0]
 8008b86:	f7ff bfa5 	b.w	8008ad4 <_puts_r>
 8008b8a:	bf00      	nop
 8008b8c:	20000028 	.word	0x20000028

08008b90 <__sread>:
 8008b90:	b510      	push	{r4, lr}
 8008b92:	460c      	mov	r4, r1
 8008b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b98:	f000 f916 	bl	8008dc8 <_read_r>
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	bfab      	itete	ge
 8008ba0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ba2:	89a3      	ldrhlt	r3, [r4, #12]
 8008ba4:	181b      	addge	r3, r3, r0
 8008ba6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008baa:	bfac      	ite	ge
 8008bac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008bae:	81a3      	strhlt	r3, [r4, #12]
 8008bb0:	bd10      	pop	{r4, pc}

08008bb2 <__swrite>:
 8008bb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb6:	461f      	mov	r7, r3
 8008bb8:	898b      	ldrh	r3, [r1, #12]
 8008bba:	05db      	lsls	r3, r3, #23
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	4616      	mov	r6, r2
 8008bc2:	d505      	bpl.n	8008bd0 <__swrite+0x1e>
 8008bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc8:	2302      	movs	r3, #2
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f000 f8ea 	bl	8008da4 <_lseek_r>
 8008bd0:	89a3      	ldrh	r3, [r4, #12]
 8008bd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	4632      	mov	r2, r6
 8008bde:	463b      	mov	r3, r7
 8008be0:	4628      	mov	r0, r5
 8008be2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008be6:	f000 b901 	b.w	8008dec <_write_r>

08008bea <__sseek>:
 8008bea:	b510      	push	{r4, lr}
 8008bec:	460c      	mov	r4, r1
 8008bee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bf2:	f000 f8d7 	bl	8008da4 <_lseek_r>
 8008bf6:	1c43      	adds	r3, r0, #1
 8008bf8:	89a3      	ldrh	r3, [r4, #12]
 8008bfa:	bf15      	itete	ne
 8008bfc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bfe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008c02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008c06:	81a3      	strheq	r3, [r4, #12]
 8008c08:	bf18      	it	ne
 8008c0a:	81a3      	strhne	r3, [r4, #12]
 8008c0c:	bd10      	pop	{r4, pc}

08008c0e <__sclose>:
 8008c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c12:	f000 b8b7 	b.w	8008d84 <_close_r>

08008c16 <__swbuf_r>:
 8008c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c18:	460e      	mov	r6, r1
 8008c1a:	4614      	mov	r4, r2
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	b118      	cbz	r0, 8008c28 <__swbuf_r+0x12>
 8008c20:	6a03      	ldr	r3, [r0, #32]
 8008c22:	b90b      	cbnz	r3, 8008c28 <__swbuf_r+0x12>
 8008c24:	f7ff ff06 	bl	8008a34 <__sinit>
 8008c28:	69a3      	ldr	r3, [r4, #24]
 8008c2a:	60a3      	str	r3, [r4, #8]
 8008c2c:	89a3      	ldrh	r3, [r4, #12]
 8008c2e:	071a      	lsls	r2, r3, #28
 8008c30:	d501      	bpl.n	8008c36 <__swbuf_r+0x20>
 8008c32:	6923      	ldr	r3, [r4, #16]
 8008c34:	b943      	cbnz	r3, 8008c48 <__swbuf_r+0x32>
 8008c36:	4621      	mov	r1, r4
 8008c38:	4628      	mov	r0, r5
 8008c3a:	f000 f82b 	bl	8008c94 <__swsetup_r>
 8008c3e:	b118      	cbz	r0, 8008c48 <__swbuf_r+0x32>
 8008c40:	f04f 37ff 	mov.w	r7, #4294967295
 8008c44:	4638      	mov	r0, r7
 8008c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c48:	6823      	ldr	r3, [r4, #0]
 8008c4a:	6922      	ldr	r2, [r4, #16]
 8008c4c:	1a98      	subs	r0, r3, r2
 8008c4e:	6963      	ldr	r3, [r4, #20]
 8008c50:	b2f6      	uxtb	r6, r6
 8008c52:	4283      	cmp	r3, r0
 8008c54:	4637      	mov	r7, r6
 8008c56:	dc05      	bgt.n	8008c64 <__swbuf_r+0x4e>
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	f001 fda0 	bl	800a7a0 <_fflush_r>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	d1ed      	bne.n	8008c40 <__swbuf_r+0x2a>
 8008c64:	68a3      	ldr	r3, [r4, #8]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	60a3      	str	r3, [r4, #8]
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	1c5a      	adds	r2, r3, #1
 8008c6e:	6022      	str	r2, [r4, #0]
 8008c70:	701e      	strb	r6, [r3, #0]
 8008c72:	6962      	ldr	r2, [r4, #20]
 8008c74:	1c43      	adds	r3, r0, #1
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d004      	beq.n	8008c84 <__swbuf_r+0x6e>
 8008c7a:	89a3      	ldrh	r3, [r4, #12]
 8008c7c:	07db      	lsls	r3, r3, #31
 8008c7e:	d5e1      	bpl.n	8008c44 <__swbuf_r+0x2e>
 8008c80:	2e0a      	cmp	r6, #10
 8008c82:	d1df      	bne.n	8008c44 <__swbuf_r+0x2e>
 8008c84:	4621      	mov	r1, r4
 8008c86:	4628      	mov	r0, r5
 8008c88:	f001 fd8a 	bl	800a7a0 <_fflush_r>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d0d9      	beq.n	8008c44 <__swbuf_r+0x2e>
 8008c90:	e7d6      	b.n	8008c40 <__swbuf_r+0x2a>
	...

08008c94 <__swsetup_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	4b29      	ldr	r3, [pc, #164]	@ (8008d3c <__swsetup_r+0xa8>)
 8008c98:	4605      	mov	r5, r0
 8008c9a:	6818      	ldr	r0, [r3, #0]
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	b118      	cbz	r0, 8008ca8 <__swsetup_r+0x14>
 8008ca0:	6a03      	ldr	r3, [r0, #32]
 8008ca2:	b90b      	cbnz	r3, 8008ca8 <__swsetup_r+0x14>
 8008ca4:	f7ff fec6 	bl	8008a34 <__sinit>
 8008ca8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cac:	0719      	lsls	r1, r3, #28
 8008cae:	d422      	bmi.n	8008cf6 <__swsetup_r+0x62>
 8008cb0:	06da      	lsls	r2, r3, #27
 8008cb2:	d407      	bmi.n	8008cc4 <__swsetup_r+0x30>
 8008cb4:	2209      	movs	r2, #9
 8008cb6:	602a      	str	r2, [r5, #0]
 8008cb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cbc:	81a3      	strh	r3, [r4, #12]
 8008cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc2:	e033      	b.n	8008d2c <__swsetup_r+0x98>
 8008cc4:	0758      	lsls	r0, r3, #29
 8008cc6:	d512      	bpl.n	8008cee <__swsetup_r+0x5a>
 8008cc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cca:	b141      	cbz	r1, 8008cde <__swsetup_r+0x4a>
 8008ccc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	d002      	beq.n	8008cda <__swsetup_r+0x46>
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	f000 ff23 	bl	8009b20 <_free_r>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cde:	89a3      	ldrh	r3, [r4, #12]
 8008ce0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ce4:	81a3      	strh	r3, [r4, #12]
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	6063      	str	r3, [r4, #4]
 8008cea:	6923      	ldr	r3, [r4, #16]
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	89a3      	ldrh	r3, [r4, #12]
 8008cf0:	f043 0308 	orr.w	r3, r3, #8
 8008cf4:	81a3      	strh	r3, [r4, #12]
 8008cf6:	6923      	ldr	r3, [r4, #16]
 8008cf8:	b94b      	cbnz	r3, 8008d0e <__swsetup_r+0x7a>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d04:	d003      	beq.n	8008d0e <__swsetup_r+0x7a>
 8008d06:	4621      	mov	r1, r4
 8008d08:	4628      	mov	r0, r5
 8008d0a:	f001 fd97 	bl	800a83c <__smakebuf_r>
 8008d0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d12:	f013 0201 	ands.w	r2, r3, #1
 8008d16:	d00a      	beq.n	8008d2e <__swsetup_r+0x9a>
 8008d18:	2200      	movs	r2, #0
 8008d1a:	60a2      	str	r2, [r4, #8]
 8008d1c:	6962      	ldr	r2, [r4, #20]
 8008d1e:	4252      	negs	r2, r2
 8008d20:	61a2      	str	r2, [r4, #24]
 8008d22:	6922      	ldr	r2, [r4, #16]
 8008d24:	b942      	cbnz	r2, 8008d38 <__swsetup_r+0xa4>
 8008d26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d2a:	d1c5      	bne.n	8008cb8 <__swsetup_r+0x24>
 8008d2c:	bd38      	pop	{r3, r4, r5, pc}
 8008d2e:	0799      	lsls	r1, r3, #30
 8008d30:	bf58      	it	pl
 8008d32:	6962      	ldrpl	r2, [r4, #20]
 8008d34:	60a2      	str	r2, [r4, #8]
 8008d36:	e7f4      	b.n	8008d22 <__swsetup_r+0x8e>
 8008d38:	2000      	movs	r0, #0
 8008d3a:	e7f7      	b.n	8008d2c <__swsetup_r+0x98>
 8008d3c:	20000028 	.word	0x20000028

08008d40 <memset>:
 8008d40:	4402      	add	r2, r0
 8008d42:	4603      	mov	r3, r0
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d100      	bne.n	8008d4a <memset+0xa>
 8008d48:	4770      	bx	lr
 8008d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d4e:	e7f9      	b.n	8008d44 <memset+0x4>

08008d50 <strstr>:
 8008d50:	780a      	ldrb	r2, [r1, #0]
 8008d52:	b570      	push	{r4, r5, r6, lr}
 8008d54:	b96a      	cbnz	r2, 8008d72 <strstr+0x22>
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d109      	bne.n	8008d70 <strstr+0x20>
 8008d5c:	460c      	mov	r4, r1
 8008d5e:	4605      	mov	r5, r0
 8008d60:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0f6      	beq.n	8008d56 <strstr+0x6>
 8008d68:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008d6c:	429e      	cmp	r6, r3
 8008d6e:	d0f7      	beq.n	8008d60 <strstr+0x10>
 8008d70:	3001      	adds	r0, #1
 8008d72:	7803      	ldrb	r3, [r0, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d1ef      	bne.n	8008d58 <strstr+0x8>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e7ec      	b.n	8008d56 <strstr+0x6>

08008d7c <_localeconv_r>:
 8008d7c:	4800      	ldr	r0, [pc, #0]	@ (8008d80 <_localeconv_r+0x4>)
 8008d7e:	4770      	bx	lr
 8008d80:	20000168 	.word	0x20000168

08008d84 <_close_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d06      	ldr	r5, [pc, #24]	@ (8008da0 <_close_r+0x1c>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7f9 fbac 	bl	80024ec <_close>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_close_r+0x1a>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_close_r+0x1a>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	2000069c 	.word	0x2000069c

08008da4 <_lseek_r>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	4d07      	ldr	r5, [pc, #28]	@ (8008dc4 <_lseek_r+0x20>)
 8008da8:	4604      	mov	r4, r0
 8008daa:	4608      	mov	r0, r1
 8008dac:	4611      	mov	r1, r2
 8008dae:	2200      	movs	r2, #0
 8008db0:	602a      	str	r2, [r5, #0]
 8008db2:	461a      	mov	r2, r3
 8008db4:	f7f9 fbc1 	bl	800253a <_lseek>
 8008db8:	1c43      	adds	r3, r0, #1
 8008dba:	d102      	bne.n	8008dc2 <_lseek_r+0x1e>
 8008dbc:	682b      	ldr	r3, [r5, #0]
 8008dbe:	b103      	cbz	r3, 8008dc2 <_lseek_r+0x1e>
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	2000069c 	.word	0x2000069c

08008dc8 <_read_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	4d07      	ldr	r5, [pc, #28]	@ (8008de8 <_read_r+0x20>)
 8008dcc:	4604      	mov	r4, r0
 8008dce:	4608      	mov	r0, r1
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	602a      	str	r2, [r5, #0]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f7f9 fb4f 	bl	800247a <_read>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d102      	bne.n	8008de6 <_read_r+0x1e>
 8008de0:	682b      	ldr	r3, [r5, #0]
 8008de2:	b103      	cbz	r3, 8008de6 <_read_r+0x1e>
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	2000069c 	.word	0x2000069c

08008dec <_write_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d07      	ldr	r5, [pc, #28]	@ (8008e0c <_write_r+0x20>)
 8008df0:	4604      	mov	r4, r0
 8008df2:	4608      	mov	r0, r1
 8008df4:	4611      	mov	r1, r2
 8008df6:	2200      	movs	r2, #0
 8008df8:	602a      	str	r2, [r5, #0]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	f7f9 fb5a 	bl	80024b4 <_write>
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	d102      	bne.n	8008e0a <_write_r+0x1e>
 8008e04:	682b      	ldr	r3, [r5, #0]
 8008e06:	b103      	cbz	r3, 8008e0a <_write_r+0x1e>
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	bd38      	pop	{r3, r4, r5, pc}
 8008e0c:	2000069c 	.word	0x2000069c

08008e10 <__errno>:
 8008e10:	4b01      	ldr	r3, [pc, #4]	@ (8008e18 <__errno+0x8>)
 8008e12:	6818      	ldr	r0, [r3, #0]
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	20000028 	.word	0x20000028

08008e1c <__libc_init_array>:
 8008e1c:	b570      	push	{r4, r5, r6, lr}
 8008e1e:	4d0d      	ldr	r5, [pc, #52]	@ (8008e54 <__libc_init_array+0x38>)
 8008e20:	4c0d      	ldr	r4, [pc, #52]	@ (8008e58 <__libc_init_array+0x3c>)
 8008e22:	1b64      	subs	r4, r4, r5
 8008e24:	10a4      	asrs	r4, r4, #2
 8008e26:	2600      	movs	r6, #0
 8008e28:	42a6      	cmp	r6, r4
 8008e2a:	d109      	bne.n	8008e40 <__libc_init_array+0x24>
 8008e2c:	4d0b      	ldr	r5, [pc, #44]	@ (8008e5c <__libc_init_array+0x40>)
 8008e2e:	4c0c      	ldr	r4, [pc, #48]	@ (8008e60 <__libc_init_array+0x44>)
 8008e30:	f001 fe64 	bl	800aafc <_init>
 8008e34:	1b64      	subs	r4, r4, r5
 8008e36:	10a4      	asrs	r4, r4, #2
 8008e38:	2600      	movs	r6, #0
 8008e3a:	42a6      	cmp	r6, r4
 8008e3c:	d105      	bne.n	8008e4a <__libc_init_array+0x2e>
 8008e3e:	bd70      	pop	{r4, r5, r6, pc}
 8008e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e44:	4798      	blx	r3
 8008e46:	3601      	adds	r6, #1
 8008e48:	e7ee      	b.n	8008e28 <__libc_init_array+0xc>
 8008e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e4e:	4798      	blx	r3
 8008e50:	3601      	adds	r6, #1
 8008e52:	e7f2      	b.n	8008e3a <__libc_init_array+0x1e>
 8008e54:	0800b01c 	.word	0x0800b01c
 8008e58:	0800b01c 	.word	0x0800b01c
 8008e5c:	0800b01c 	.word	0x0800b01c
 8008e60:	0800b020 	.word	0x0800b020

08008e64 <__retarget_lock_init_recursive>:
 8008e64:	4770      	bx	lr

08008e66 <__retarget_lock_acquire_recursive>:
 8008e66:	4770      	bx	lr

08008e68 <__retarget_lock_release_recursive>:
 8008e68:	4770      	bx	lr

08008e6a <quorem>:
 8008e6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6e:	6903      	ldr	r3, [r0, #16]
 8008e70:	690c      	ldr	r4, [r1, #16]
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	4607      	mov	r7, r0
 8008e76:	db7e      	blt.n	8008f76 <quorem+0x10c>
 8008e78:	3c01      	subs	r4, #1
 8008e7a:	f101 0814 	add.w	r8, r1, #20
 8008e7e:	00a3      	lsls	r3, r4, #2
 8008e80:	f100 0514 	add.w	r5, r0, #20
 8008e84:	9300      	str	r3, [sp, #0]
 8008e86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e8a:	9301      	str	r3, [sp, #4]
 8008e8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e94:	3301      	adds	r3, #1
 8008e96:	429a      	cmp	r2, r3
 8008e98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ea0:	d32e      	bcc.n	8008f00 <quorem+0x96>
 8008ea2:	f04f 0a00 	mov.w	sl, #0
 8008ea6:	46c4      	mov	ip, r8
 8008ea8:	46ae      	mov	lr, r5
 8008eaa:	46d3      	mov	fp, sl
 8008eac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008eb0:	b298      	uxth	r0, r3
 8008eb2:	fb06 a000 	mla	r0, r6, r0, sl
 8008eb6:	0c02      	lsrs	r2, r0, #16
 8008eb8:	0c1b      	lsrs	r3, r3, #16
 8008eba:	fb06 2303 	mla	r3, r6, r3, r2
 8008ebe:	f8de 2000 	ldr.w	r2, [lr]
 8008ec2:	b280      	uxth	r0, r0
 8008ec4:	b292      	uxth	r2, r2
 8008ec6:	1a12      	subs	r2, r2, r0
 8008ec8:	445a      	add	r2, fp
 8008eca:	f8de 0000 	ldr.w	r0, [lr]
 8008ece:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008ed8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008edc:	b292      	uxth	r2, r2
 8008ede:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008ee2:	45e1      	cmp	r9, ip
 8008ee4:	f84e 2b04 	str.w	r2, [lr], #4
 8008ee8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008eec:	d2de      	bcs.n	8008eac <quorem+0x42>
 8008eee:	9b00      	ldr	r3, [sp, #0]
 8008ef0:	58eb      	ldr	r3, [r5, r3]
 8008ef2:	b92b      	cbnz	r3, 8008f00 <quorem+0x96>
 8008ef4:	9b01      	ldr	r3, [sp, #4]
 8008ef6:	3b04      	subs	r3, #4
 8008ef8:	429d      	cmp	r5, r3
 8008efa:	461a      	mov	r2, r3
 8008efc:	d32f      	bcc.n	8008f5e <quorem+0xf4>
 8008efe:	613c      	str	r4, [r7, #16]
 8008f00:	4638      	mov	r0, r7
 8008f02:	f001 f97f 	bl	800a204 <__mcmp>
 8008f06:	2800      	cmp	r0, #0
 8008f08:	db25      	blt.n	8008f56 <quorem+0xec>
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f12:	f8d1 c000 	ldr.w	ip, [r1]
 8008f16:	fa1f fe82 	uxth.w	lr, r2
 8008f1a:	fa1f f38c 	uxth.w	r3, ip
 8008f1e:	eba3 030e 	sub.w	r3, r3, lr
 8008f22:	4403      	add	r3, r0
 8008f24:	0c12      	lsrs	r2, r2, #16
 8008f26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008f2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f34:	45c1      	cmp	r9, r8
 8008f36:	f841 3b04 	str.w	r3, [r1], #4
 8008f3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f3e:	d2e6      	bcs.n	8008f0e <quorem+0xa4>
 8008f40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f48:	b922      	cbnz	r2, 8008f54 <quorem+0xea>
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	429d      	cmp	r5, r3
 8008f4e:	461a      	mov	r2, r3
 8008f50:	d30b      	bcc.n	8008f6a <quorem+0x100>
 8008f52:	613c      	str	r4, [r7, #16]
 8008f54:	3601      	adds	r6, #1
 8008f56:	4630      	mov	r0, r6
 8008f58:	b003      	add	sp, #12
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	6812      	ldr	r2, [r2, #0]
 8008f60:	3b04      	subs	r3, #4
 8008f62:	2a00      	cmp	r2, #0
 8008f64:	d1cb      	bne.n	8008efe <quorem+0x94>
 8008f66:	3c01      	subs	r4, #1
 8008f68:	e7c6      	b.n	8008ef8 <quorem+0x8e>
 8008f6a:	6812      	ldr	r2, [r2, #0]
 8008f6c:	3b04      	subs	r3, #4
 8008f6e:	2a00      	cmp	r2, #0
 8008f70:	d1ef      	bne.n	8008f52 <quorem+0xe8>
 8008f72:	3c01      	subs	r4, #1
 8008f74:	e7ea      	b.n	8008f4c <quorem+0xe2>
 8008f76:	2000      	movs	r0, #0
 8008f78:	e7ee      	b.n	8008f58 <quorem+0xee>
 8008f7a:	0000      	movs	r0, r0
 8008f7c:	0000      	movs	r0, r0
	...

08008f80 <_dtoa_r>:
 8008f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f84:	69c7      	ldr	r7, [r0, #28]
 8008f86:	b097      	sub	sp, #92	@ 0x5c
 8008f88:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008f8c:	ec55 4b10 	vmov	r4, r5, d0
 8008f90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008f92:	9107      	str	r1, [sp, #28]
 8008f94:	4681      	mov	r9, r0
 8008f96:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f98:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f9a:	b97f      	cbnz	r7, 8008fbc <_dtoa_r+0x3c>
 8008f9c:	2010      	movs	r0, #16
 8008f9e:	f000 fe09 	bl	8009bb4 <malloc>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	f8c9 001c 	str.w	r0, [r9, #28]
 8008fa8:	b920      	cbnz	r0, 8008fb4 <_dtoa_r+0x34>
 8008faa:	4ba9      	ldr	r3, [pc, #676]	@ (8009250 <_dtoa_r+0x2d0>)
 8008fac:	21ef      	movs	r1, #239	@ 0xef
 8008fae:	48a9      	ldr	r0, [pc, #676]	@ (8009254 <_dtoa_r+0x2d4>)
 8008fb0:	f001 fcf4 	bl	800a99c <__assert_func>
 8008fb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008fb8:	6007      	str	r7, [r0, #0]
 8008fba:	60c7      	str	r7, [r0, #12]
 8008fbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008fc0:	6819      	ldr	r1, [r3, #0]
 8008fc2:	b159      	cbz	r1, 8008fdc <_dtoa_r+0x5c>
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	604a      	str	r2, [r1, #4]
 8008fc8:	2301      	movs	r3, #1
 8008fca:	4093      	lsls	r3, r2
 8008fcc:	608b      	str	r3, [r1, #8]
 8008fce:	4648      	mov	r0, r9
 8008fd0:	f000 fee6 	bl	8009da0 <_Bfree>
 8008fd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	601a      	str	r2, [r3, #0]
 8008fdc:	1e2b      	subs	r3, r5, #0
 8008fde:	bfb9      	ittee	lt
 8008fe0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008fe4:	9305      	strlt	r3, [sp, #20]
 8008fe6:	2300      	movge	r3, #0
 8008fe8:	6033      	strge	r3, [r6, #0]
 8008fea:	9f05      	ldr	r7, [sp, #20]
 8008fec:	4b9a      	ldr	r3, [pc, #616]	@ (8009258 <_dtoa_r+0x2d8>)
 8008fee:	bfbc      	itt	lt
 8008ff0:	2201      	movlt	r2, #1
 8008ff2:	6032      	strlt	r2, [r6, #0]
 8008ff4:	43bb      	bics	r3, r7
 8008ff6:	d112      	bne.n	800901e <_dtoa_r+0x9e>
 8008ff8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008ffa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008ffe:	6013      	str	r3, [r2, #0]
 8009000:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009004:	4323      	orrs	r3, r4
 8009006:	f000 855a 	beq.w	8009abe <_dtoa_r+0xb3e>
 800900a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800900c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800926c <_dtoa_r+0x2ec>
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 855c 	beq.w	8009ace <_dtoa_r+0xb4e>
 8009016:	f10a 0303 	add.w	r3, sl, #3
 800901a:	f000 bd56 	b.w	8009aca <_dtoa_r+0xb4a>
 800901e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009022:	2200      	movs	r2, #0
 8009024:	ec51 0b17 	vmov	r0, r1, d7
 8009028:	2300      	movs	r3, #0
 800902a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800902e:	f7f7 fd6b 	bl	8000b08 <__aeabi_dcmpeq>
 8009032:	4680      	mov	r8, r0
 8009034:	b158      	cbz	r0, 800904e <_dtoa_r+0xce>
 8009036:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009038:	2301      	movs	r3, #1
 800903a:	6013      	str	r3, [r2, #0]
 800903c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800903e:	b113      	cbz	r3, 8009046 <_dtoa_r+0xc6>
 8009040:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009042:	4b86      	ldr	r3, [pc, #536]	@ (800925c <_dtoa_r+0x2dc>)
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009270 <_dtoa_r+0x2f0>
 800904a:	f000 bd40 	b.w	8009ace <_dtoa_r+0xb4e>
 800904e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009052:	aa14      	add	r2, sp, #80	@ 0x50
 8009054:	a915      	add	r1, sp, #84	@ 0x54
 8009056:	4648      	mov	r0, r9
 8009058:	f001 f984 	bl	800a364 <__d2b>
 800905c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009060:	9002      	str	r0, [sp, #8]
 8009062:	2e00      	cmp	r6, #0
 8009064:	d078      	beq.n	8009158 <_dtoa_r+0x1d8>
 8009066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009068:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800906c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009070:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009074:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009078:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800907c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009080:	4619      	mov	r1, r3
 8009082:	2200      	movs	r2, #0
 8009084:	4b76      	ldr	r3, [pc, #472]	@ (8009260 <_dtoa_r+0x2e0>)
 8009086:	f7f7 f91f 	bl	80002c8 <__aeabi_dsub>
 800908a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009238 <_dtoa_r+0x2b8>)
 800908c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009090:	f7f7 fad2 	bl	8000638 <__aeabi_dmul>
 8009094:	a36a      	add	r3, pc, #424	@ (adr r3, 8009240 <_dtoa_r+0x2c0>)
 8009096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909a:	f7f7 f917 	bl	80002cc <__adddf3>
 800909e:	4604      	mov	r4, r0
 80090a0:	4630      	mov	r0, r6
 80090a2:	460d      	mov	r5, r1
 80090a4:	f7f7 fa5e 	bl	8000564 <__aeabi_i2d>
 80090a8:	a367      	add	r3, pc, #412	@ (adr r3, 8009248 <_dtoa_r+0x2c8>)
 80090aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ae:	f7f7 fac3 	bl	8000638 <__aeabi_dmul>
 80090b2:	4602      	mov	r2, r0
 80090b4:	460b      	mov	r3, r1
 80090b6:	4620      	mov	r0, r4
 80090b8:	4629      	mov	r1, r5
 80090ba:	f7f7 f907 	bl	80002cc <__adddf3>
 80090be:	4604      	mov	r4, r0
 80090c0:	460d      	mov	r5, r1
 80090c2:	f7f7 fd69 	bl	8000b98 <__aeabi_d2iz>
 80090c6:	2200      	movs	r2, #0
 80090c8:	4607      	mov	r7, r0
 80090ca:	2300      	movs	r3, #0
 80090cc:	4620      	mov	r0, r4
 80090ce:	4629      	mov	r1, r5
 80090d0:	f7f7 fd24 	bl	8000b1c <__aeabi_dcmplt>
 80090d4:	b140      	cbz	r0, 80090e8 <_dtoa_r+0x168>
 80090d6:	4638      	mov	r0, r7
 80090d8:	f7f7 fa44 	bl	8000564 <__aeabi_i2d>
 80090dc:	4622      	mov	r2, r4
 80090de:	462b      	mov	r3, r5
 80090e0:	f7f7 fd12 	bl	8000b08 <__aeabi_dcmpeq>
 80090e4:	b900      	cbnz	r0, 80090e8 <_dtoa_r+0x168>
 80090e6:	3f01      	subs	r7, #1
 80090e8:	2f16      	cmp	r7, #22
 80090ea:	d852      	bhi.n	8009192 <_dtoa_r+0x212>
 80090ec:	4b5d      	ldr	r3, [pc, #372]	@ (8009264 <_dtoa_r+0x2e4>)
 80090ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80090f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80090fa:	f7f7 fd0f 	bl	8000b1c <__aeabi_dcmplt>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d049      	beq.n	8009196 <_dtoa_r+0x216>
 8009102:	3f01      	subs	r7, #1
 8009104:	2300      	movs	r3, #0
 8009106:	9310      	str	r3, [sp, #64]	@ 0x40
 8009108:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800910a:	1b9b      	subs	r3, r3, r6
 800910c:	1e5a      	subs	r2, r3, #1
 800910e:	bf45      	ittet	mi
 8009110:	f1c3 0301 	rsbmi	r3, r3, #1
 8009114:	9300      	strmi	r3, [sp, #0]
 8009116:	2300      	movpl	r3, #0
 8009118:	2300      	movmi	r3, #0
 800911a:	9206      	str	r2, [sp, #24]
 800911c:	bf54      	ite	pl
 800911e:	9300      	strpl	r3, [sp, #0]
 8009120:	9306      	strmi	r3, [sp, #24]
 8009122:	2f00      	cmp	r7, #0
 8009124:	db39      	blt.n	800919a <_dtoa_r+0x21a>
 8009126:	9b06      	ldr	r3, [sp, #24]
 8009128:	970d      	str	r7, [sp, #52]	@ 0x34
 800912a:	443b      	add	r3, r7
 800912c:	9306      	str	r3, [sp, #24]
 800912e:	2300      	movs	r3, #0
 8009130:	9308      	str	r3, [sp, #32]
 8009132:	9b07      	ldr	r3, [sp, #28]
 8009134:	2b09      	cmp	r3, #9
 8009136:	d863      	bhi.n	8009200 <_dtoa_r+0x280>
 8009138:	2b05      	cmp	r3, #5
 800913a:	bfc4      	itt	gt
 800913c:	3b04      	subgt	r3, #4
 800913e:	9307      	strgt	r3, [sp, #28]
 8009140:	9b07      	ldr	r3, [sp, #28]
 8009142:	f1a3 0302 	sub.w	r3, r3, #2
 8009146:	bfcc      	ite	gt
 8009148:	2400      	movgt	r4, #0
 800914a:	2401      	movle	r4, #1
 800914c:	2b03      	cmp	r3, #3
 800914e:	d863      	bhi.n	8009218 <_dtoa_r+0x298>
 8009150:	e8df f003 	tbb	[pc, r3]
 8009154:	2b375452 	.word	0x2b375452
 8009158:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800915c:	441e      	add	r6, r3
 800915e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009162:	2b20      	cmp	r3, #32
 8009164:	bfc1      	itttt	gt
 8009166:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800916a:	409f      	lslgt	r7, r3
 800916c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009170:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009174:	bfd6      	itet	le
 8009176:	f1c3 0320 	rsble	r3, r3, #32
 800917a:	ea47 0003 	orrgt.w	r0, r7, r3
 800917e:	fa04 f003 	lslle.w	r0, r4, r3
 8009182:	f7f7 f9df 	bl	8000544 <__aeabi_ui2d>
 8009186:	2201      	movs	r2, #1
 8009188:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800918c:	3e01      	subs	r6, #1
 800918e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009190:	e776      	b.n	8009080 <_dtoa_r+0x100>
 8009192:	2301      	movs	r3, #1
 8009194:	e7b7      	b.n	8009106 <_dtoa_r+0x186>
 8009196:	9010      	str	r0, [sp, #64]	@ 0x40
 8009198:	e7b6      	b.n	8009108 <_dtoa_r+0x188>
 800919a:	9b00      	ldr	r3, [sp, #0]
 800919c:	1bdb      	subs	r3, r3, r7
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	427b      	negs	r3, r7
 80091a2:	9308      	str	r3, [sp, #32]
 80091a4:	2300      	movs	r3, #0
 80091a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80091a8:	e7c3      	b.n	8009132 <_dtoa_r+0x1b2>
 80091aa:	2301      	movs	r3, #1
 80091ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091b0:	eb07 0b03 	add.w	fp, r7, r3
 80091b4:	f10b 0301 	add.w	r3, fp, #1
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	9303      	str	r3, [sp, #12]
 80091bc:	bfb8      	it	lt
 80091be:	2301      	movlt	r3, #1
 80091c0:	e006      	b.n	80091d0 <_dtoa_r+0x250>
 80091c2:	2301      	movs	r3, #1
 80091c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80091c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	dd28      	ble.n	800921e <_dtoa_r+0x29e>
 80091cc:	469b      	mov	fp, r3
 80091ce:	9303      	str	r3, [sp, #12]
 80091d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80091d4:	2100      	movs	r1, #0
 80091d6:	2204      	movs	r2, #4
 80091d8:	f102 0514 	add.w	r5, r2, #20
 80091dc:	429d      	cmp	r5, r3
 80091de:	d926      	bls.n	800922e <_dtoa_r+0x2ae>
 80091e0:	6041      	str	r1, [r0, #4]
 80091e2:	4648      	mov	r0, r9
 80091e4:	f000 fd9c 	bl	8009d20 <_Balloc>
 80091e8:	4682      	mov	sl, r0
 80091ea:	2800      	cmp	r0, #0
 80091ec:	d142      	bne.n	8009274 <_dtoa_r+0x2f4>
 80091ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009268 <_dtoa_r+0x2e8>)
 80091f0:	4602      	mov	r2, r0
 80091f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80091f6:	e6da      	b.n	8008fae <_dtoa_r+0x2e>
 80091f8:	2300      	movs	r3, #0
 80091fa:	e7e3      	b.n	80091c4 <_dtoa_r+0x244>
 80091fc:	2300      	movs	r3, #0
 80091fe:	e7d5      	b.n	80091ac <_dtoa_r+0x22c>
 8009200:	2401      	movs	r4, #1
 8009202:	2300      	movs	r3, #0
 8009204:	9307      	str	r3, [sp, #28]
 8009206:	9409      	str	r4, [sp, #36]	@ 0x24
 8009208:	f04f 3bff 	mov.w	fp, #4294967295
 800920c:	2200      	movs	r2, #0
 800920e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009212:	2312      	movs	r3, #18
 8009214:	920c      	str	r2, [sp, #48]	@ 0x30
 8009216:	e7db      	b.n	80091d0 <_dtoa_r+0x250>
 8009218:	2301      	movs	r3, #1
 800921a:	9309      	str	r3, [sp, #36]	@ 0x24
 800921c:	e7f4      	b.n	8009208 <_dtoa_r+0x288>
 800921e:	f04f 0b01 	mov.w	fp, #1
 8009222:	f8cd b00c 	str.w	fp, [sp, #12]
 8009226:	465b      	mov	r3, fp
 8009228:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800922c:	e7d0      	b.n	80091d0 <_dtoa_r+0x250>
 800922e:	3101      	adds	r1, #1
 8009230:	0052      	lsls	r2, r2, #1
 8009232:	e7d1      	b.n	80091d8 <_dtoa_r+0x258>
 8009234:	f3af 8000 	nop.w
 8009238:	636f4361 	.word	0x636f4361
 800923c:	3fd287a7 	.word	0x3fd287a7
 8009240:	8b60c8b3 	.word	0x8b60c8b3
 8009244:	3fc68a28 	.word	0x3fc68a28
 8009248:	509f79fb 	.word	0x509f79fb
 800924c:	3fd34413 	.word	0x3fd34413
 8009250:	0800ace1 	.word	0x0800ace1
 8009254:	0800acf8 	.word	0x0800acf8
 8009258:	7ff00000 	.word	0x7ff00000
 800925c:	0800acb1 	.word	0x0800acb1
 8009260:	3ff80000 	.word	0x3ff80000
 8009264:	0800ae48 	.word	0x0800ae48
 8009268:	0800ad50 	.word	0x0800ad50
 800926c:	0800acdd 	.word	0x0800acdd
 8009270:	0800acb0 	.word	0x0800acb0
 8009274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009278:	6018      	str	r0, [r3, #0]
 800927a:	9b03      	ldr	r3, [sp, #12]
 800927c:	2b0e      	cmp	r3, #14
 800927e:	f200 80a1 	bhi.w	80093c4 <_dtoa_r+0x444>
 8009282:	2c00      	cmp	r4, #0
 8009284:	f000 809e 	beq.w	80093c4 <_dtoa_r+0x444>
 8009288:	2f00      	cmp	r7, #0
 800928a:	dd33      	ble.n	80092f4 <_dtoa_r+0x374>
 800928c:	4b9c      	ldr	r3, [pc, #624]	@ (8009500 <_dtoa_r+0x580>)
 800928e:	f007 020f 	and.w	r2, r7, #15
 8009292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009296:	ed93 7b00 	vldr	d7, [r3]
 800929a:	05f8      	lsls	r0, r7, #23
 800929c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80092a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80092a4:	d516      	bpl.n	80092d4 <_dtoa_r+0x354>
 80092a6:	4b97      	ldr	r3, [pc, #604]	@ (8009504 <_dtoa_r+0x584>)
 80092a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092b0:	f7f7 faec 	bl	800088c <__aeabi_ddiv>
 80092b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092b8:	f004 040f 	and.w	r4, r4, #15
 80092bc:	2603      	movs	r6, #3
 80092be:	4d91      	ldr	r5, [pc, #580]	@ (8009504 <_dtoa_r+0x584>)
 80092c0:	b954      	cbnz	r4, 80092d8 <_dtoa_r+0x358>
 80092c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80092c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092ca:	f7f7 fadf 	bl	800088c <__aeabi_ddiv>
 80092ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092d2:	e028      	b.n	8009326 <_dtoa_r+0x3a6>
 80092d4:	2602      	movs	r6, #2
 80092d6:	e7f2      	b.n	80092be <_dtoa_r+0x33e>
 80092d8:	07e1      	lsls	r1, r4, #31
 80092da:	d508      	bpl.n	80092ee <_dtoa_r+0x36e>
 80092dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80092e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092e4:	f7f7 f9a8 	bl	8000638 <__aeabi_dmul>
 80092e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80092ec:	3601      	adds	r6, #1
 80092ee:	1064      	asrs	r4, r4, #1
 80092f0:	3508      	adds	r5, #8
 80092f2:	e7e5      	b.n	80092c0 <_dtoa_r+0x340>
 80092f4:	f000 80af 	beq.w	8009456 <_dtoa_r+0x4d6>
 80092f8:	427c      	negs	r4, r7
 80092fa:	4b81      	ldr	r3, [pc, #516]	@ (8009500 <_dtoa_r+0x580>)
 80092fc:	4d81      	ldr	r5, [pc, #516]	@ (8009504 <_dtoa_r+0x584>)
 80092fe:	f004 020f 	and.w	r2, r4, #15
 8009302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800930e:	f7f7 f993 	bl	8000638 <__aeabi_dmul>
 8009312:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009316:	1124      	asrs	r4, r4, #4
 8009318:	2300      	movs	r3, #0
 800931a:	2602      	movs	r6, #2
 800931c:	2c00      	cmp	r4, #0
 800931e:	f040 808f 	bne.w	8009440 <_dtoa_r+0x4c0>
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1d3      	bne.n	80092ce <_dtoa_r+0x34e>
 8009326:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009328:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 8094 	beq.w	800945a <_dtoa_r+0x4da>
 8009332:	4b75      	ldr	r3, [pc, #468]	@ (8009508 <_dtoa_r+0x588>)
 8009334:	2200      	movs	r2, #0
 8009336:	4620      	mov	r0, r4
 8009338:	4629      	mov	r1, r5
 800933a:	f7f7 fbef 	bl	8000b1c <__aeabi_dcmplt>
 800933e:	2800      	cmp	r0, #0
 8009340:	f000 808b 	beq.w	800945a <_dtoa_r+0x4da>
 8009344:	9b03      	ldr	r3, [sp, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 8087 	beq.w	800945a <_dtoa_r+0x4da>
 800934c:	f1bb 0f00 	cmp.w	fp, #0
 8009350:	dd34      	ble.n	80093bc <_dtoa_r+0x43c>
 8009352:	4620      	mov	r0, r4
 8009354:	4b6d      	ldr	r3, [pc, #436]	@ (800950c <_dtoa_r+0x58c>)
 8009356:	2200      	movs	r2, #0
 8009358:	4629      	mov	r1, r5
 800935a:	f7f7 f96d 	bl	8000638 <__aeabi_dmul>
 800935e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009362:	f107 38ff 	add.w	r8, r7, #4294967295
 8009366:	3601      	adds	r6, #1
 8009368:	465c      	mov	r4, fp
 800936a:	4630      	mov	r0, r6
 800936c:	f7f7 f8fa 	bl	8000564 <__aeabi_i2d>
 8009370:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009374:	f7f7 f960 	bl	8000638 <__aeabi_dmul>
 8009378:	4b65      	ldr	r3, [pc, #404]	@ (8009510 <_dtoa_r+0x590>)
 800937a:	2200      	movs	r2, #0
 800937c:	f7f6 ffa6 	bl	80002cc <__adddf3>
 8009380:	4605      	mov	r5, r0
 8009382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009386:	2c00      	cmp	r4, #0
 8009388:	d16a      	bne.n	8009460 <_dtoa_r+0x4e0>
 800938a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800938e:	4b61      	ldr	r3, [pc, #388]	@ (8009514 <_dtoa_r+0x594>)
 8009390:	2200      	movs	r2, #0
 8009392:	f7f6 ff99 	bl	80002c8 <__aeabi_dsub>
 8009396:	4602      	mov	r2, r0
 8009398:	460b      	mov	r3, r1
 800939a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800939e:	462a      	mov	r2, r5
 80093a0:	4633      	mov	r3, r6
 80093a2:	f7f7 fbd9 	bl	8000b58 <__aeabi_dcmpgt>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	f040 8298 	bne.w	80098dc <_dtoa_r+0x95c>
 80093ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093b0:	462a      	mov	r2, r5
 80093b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80093b6:	f7f7 fbb1 	bl	8000b1c <__aeabi_dcmplt>
 80093ba:	bb38      	cbnz	r0, 800940c <_dtoa_r+0x48c>
 80093bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80093c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80093c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f2c0 8157 	blt.w	800967a <_dtoa_r+0x6fa>
 80093cc:	2f0e      	cmp	r7, #14
 80093ce:	f300 8154 	bgt.w	800967a <_dtoa_r+0x6fa>
 80093d2:	4b4b      	ldr	r3, [pc, #300]	@ (8009500 <_dtoa_r+0x580>)
 80093d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80093d8:	ed93 7b00 	vldr	d7, [r3]
 80093dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093de:	2b00      	cmp	r3, #0
 80093e0:	ed8d 7b00 	vstr	d7, [sp]
 80093e4:	f280 80e5 	bge.w	80095b2 <_dtoa_r+0x632>
 80093e8:	9b03      	ldr	r3, [sp, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f300 80e1 	bgt.w	80095b2 <_dtoa_r+0x632>
 80093f0:	d10c      	bne.n	800940c <_dtoa_r+0x48c>
 80093f2:	4b48      	ldr	r3, [pc, #288]	@ (8009514 <_dtoa_r+0x594>)
 80093f4:	2200      	movs	r2, #0
 80093f6:	ec51 0b17 	vmov	r0, r1, d7
 80093fa:	f7f7 f91d 	bl	8000638 <__aeabi_dmul>
 80093fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009402:	f7f7 fb9f 	bl	8000b44 <__aeabi_dcmpge>
 8009406:	2800      	cmp	r0, #0
 8009408:	f000 8266 	beq.w	80098d8 <_dtoa_r+0x958>
 800940c:	2400      	movs	r4, #0
 800940e:	4625      	mov	r5, r4
 8009410:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009412:	4656      	mov	r6, sl
 8009414:	ea6f 0803 	mvn.w	r8, r3
 8009418:	2700      	movs	r7, #0
 800941a:	4621      	mov	r1, r4
 800941c:	4648      	mov	r0, r9
 800941e:	f000 fcbf 	bl	8009da0 <_Bfree>
 8009422:	2d00      	cmp	r5, #0
 8009424:	f000 80bd 	beq.w	80095a2 <_dtoa_r+0x622>
 8009428:	b12f      	cbz	r7, 8009436 <_dtoa_r+0x4b6>
 800942a:	42af      	cmp	r7, r5
 800942c:	d003      	beq.n	8009436 <_dtoa_r+0x4b6>
 800942e:	4639      	mov	r1, r7
 8009430:	4648      	mov	r0, r9
 8009432:	f000 fcb5 	bl	8009da0 <_Bfree>
 8009436:	4629      	mov	r1, r5
 8009438:	4648      	mov	r0, r9
 800943a:	f000 fcb1 	bl	8009da0 <_Bfree>
 800943e:	e0b0      	b.n	80095a2 <_dtoa_r+0x622>
 8009440:	07e2      	lsls	r2, r4, #31
 8009442:	d505      	bpl.n	8009450 <_dtoa_r+0x4d0>
 8009444:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009448:	f7f7 f8f6 	bl	8000638 <__aeabi_dmul>
 800944c:	3601      	adds	r6, #1
 800944e:	2301      	movs	r3, #1
 8009450:	1064      	asrs	r4, r4, #1
 8009452:	3508      	adds	r5, #8
 8009454:	e762      	b.n	800931c <_dtoa_r+0x39c>
 8009456:	2602      	movs	r6, #2
 8009458:	e765      	b.n	8009326 <_dtoa_r+0x3a6>
 800945a:	9c03      	ldr	r4, [sp, #12]
 800945c:	46b8      	mov	r8, r7
 800945e:	e784      	b.n	800936a <_dtoa_r+0x3ea>
 8009460:	4b27      	ldr	r3, [pc, #156]	@ (8009500 <_dtoa_r+0x580>)
 8009462:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009468:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800946c:	4454      	add	r4, sl
 800946e:	2900      	cmp	r1, #0
 8009470:	d054      	beq.n	800951c <_dtoa_r+0x59c>
 8009472:	4929      	ldr	r1, [pc, #164]	@ (8009518 <_dtoa_r+0x598>)
 8009474:	2000      	movs	r0, #0
 8009476:	f7f7 fa09 	bl	800088c <__aeabi_ddiv>
 800947a:	4633      	mov	r3, r6
 800947c:	462a      	mov	r2, r5
 800947e:	f7f6 ff23 	bl	80002c8 <__aeabi_dsub>
 8009482:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009486:	4656      	mov	r6, sl
 8009488:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800948c:	f7f7 fb84 	bl	8000b98 <__aeabi_d2iz>
 8009490:	4605      	mov	r5, r0
 8009492:	f7f7 f867 	bl	8000564 <__aeabi_i2d>
 8009496:	4602      	mov	r2, r0
 8009498:	460b      	mov	r3, r1
 800949a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800949e:	f7f6 ff13 	bl	80002c8 <__aeabi_dsub>
 80094a2:	3530      	adds	r5, #48	@ 0x30
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ac:	f806 5b01 	strb.w	r5, [r6], #1
 80094b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80094b4:	f7f7 fb32 	bl	8000b1c <__aeabi_dcmplt>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d172      	bne.n	80095a2 <_dtoa_r+0x622>
 80094bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094c0:	4911      	ldr	r1, [pc, #68]	@ (8009508 <_dtoa_r+0x588>)
 80094c2:	2000      	movs	r0, #0
 80094c4:	f7f6 ff00 	bl	80002c8 <__aeabi_dsub>
 80094c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80094cc:	f7f7 fb26 	bl	8000b1c <__aeabi_dcmplt>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	f040 80b4 	bne.w	800963e <_dtoa_r+0x6be>
 80094d6:	42a6      	cmp	r6, r4
 80094d8:	f43f af70 	beq.w	80093bc <_dtoa_r+0x43c>
 80094dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094e0:	4b0a      	ldr	r3, [pc, #40]	@ (800950c <_dtoa_r+0x58c>)
 80094e2:	2200      	movs	r2, #0
 80094e4:	f7f7 f8a8 	bl	8000638 <__aeabi_dmul>
 80094e8:	4b08      	ldr	r3, [pc, #32]	@ (800950c <_dtoa_r+0x58c>)
 80094ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094ee:	2200      	movs	r2, #0
 80094f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094f4:	f7f7 f8a0 	bl	8000638 <__aeabi_dmul>
 80094f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094fc:	e7c4      	b.n	8009488 <_dtoa_r+0x508>
 80094fe:	bf00      	nop
 8009500:	0800ae48 	.word	0x0800ae48
 8009504:	0800ae20 	.word	0x0800ae20
 8009508:	3ff00000 	.word	0x3ff00000
 800950c:	40240000 	.word	0x40240000
 8009510:	401c0000 	.word	0x401c0000
 8009514:	40140000 	.word	0x40140000
 8009518:	3fe00000 	.word	0x3fe00000
 800951c:	4631      	mov	r1, r6
 800951e:	4628      	mov	r0, r5
 8009520:	f7f7 f88a 	bl	8000638 <__aeabi_dmul>
 8009524:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009528:	9413      	str	r4, [sp, #76]	@ 0x4c
 800952a:	4656      	mov	r6, sl
 800952c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009530:	f7f7 fb32 	bl	8000b98 <__aeabi_d2iz>
 8009534:	4605      	mov	r5, r0
 8009536:	f7f7 f815 	bl	8000564 <__aeabi_i2d>
 800953a:	4602      	mov	r2, r0
 800953c:	460b      	mov	r3, r1
 800953e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009542:	f7f6 fec1 	bl	80002c8 <__aeabi_dsub>
 8009546:	3530      	adds	r5, #48	@ 0x30
 8009548:	f806 5b01 	strb.w	r5, [r6], #1
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	42a6      	cmp	r6, r4
 8009552:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009556:	f04f 0200 	mov.w	r2, #0
 800955a:	d124      	bne.n	80095a6 <_dtoa_r+0x626>
 800955c:	4baf      	ldr	r3, [pc, #700]	@ (800981c <_dtoa_r+0x89c>)
 800955e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009562:	f7f6 feb3 	bl	80002cc <__adddf3>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800956e:	f7f7 faf3 	bl	8000b58 <__aeabi_dcmpgt>
 8009572:	2800      	cmp	r0, #0
 8009574:	d163      	bne.n	800963e <_dtoa_r+0x6be>
 8009576:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800957a:	49a8      	ldr	r1, [pc, #672]	@ (800981c <_dtoa_r+0x89c>)
 800957c:	2000      	movs	r0, #0
 800957e:	f7f6 fea3 	bl	80002c8 <__aeabi_dsub>
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800958a:	f7f7 fac7 	bl	8000b1c <__aeabi_dcmplt>
 800958e:	2800      	cmp	r0, #0
 8009590:	f43f af14 	beq.w	80093bc <_dtoa_r+0x43c>
 8009594:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009596:	1e73      	subs	r3, r6, #1
 8009598:	9313      	str	r3, [sp, #76]	@ 0x4c
 800959a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800959e:	2b30      	cmp	r3, #48	@ 0x30
 80095a0:	d0f8      	beq.n	8009594 <_dtoa_r+0x614>
 80095a2:	4647      	mov	r7, r8
 80095a4:	e03b      	b.n	800961e <_dtoa_r+0x69e>
 80095a6:	4b9e      	ldr	r3, [pc, #632]	@ (8009820 <_dtoa_r+0x8a0>)
 80095a8:	f7f7 f846 	bl	8000638 <__aeabi_dmul>
 80095ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095b0:	e7bc      	b.n	800952c <_dtoa_r+0x5ac>
 80095b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80095b6:	4656      	mov	r6, sl
 80095b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f7f7 f964 	bl	800088c <__aeabi_ddiv>
 80095c4:	f7f7 fae8 	bl	8000b98 <__aeabi_d2iz>
 80095c8:	4680      	mov	r8, r0
 80095ca:	f7f6 ffcb 	bl	8000564 <__aeabi_i2d>
 80095ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095d2:	f7f7 f831 	bl	8000638 <__aeabi_dmul>
 80095d6:	4602      	mov	r2, r0
 80095d8:	460b      	mov	r3, r1
 80095da:	4620      	mov	r0, r4
 80095dc:	4629      	mov	r1, r5
 80095de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80095e2:	f7f6 fe71 	bl	80002c8 <__aeabi_dsub>
 80095e6:	f806 4b01 	strb.w	r4, [r6], #1
 80095ea:	9d03      	ldr	r5, [sp, #12]
 80095ec:	eba6 040a 	sub.w	r4, r6, sl
 80095f0:	42a5      	cmp	r5, r4
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	d133      	bne.n	8009660 <_dtoa_r+0x6e0>
 80095f8:	f7f6 fe68 	bl	80002cc <__adddf3>
 80095fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009600:	4604      	mov	r4, r0
 8009602:	460d      	mov	r5, r1
 8009604:	f7f7 faa8 	bl	8000b58 <__aeabi_dcmpgt>
 8009608:	b9c0      	cbnz	r0, 800963c <_dtoa_r+0x6bc>
 800960a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800960e:	4620      	mov	r0, r4
 8009610:	4629      	mov	r1, r5
 8009612:	f7f7 fa79 	bl	8000b08 <__aeabi_dcmpeq>
 8009616:	b110      	cbz	r0, 800961e <_dtoa_r+0x69e>
 8009618:	f018 0f01 	tst.w	r8, #1
 800961c:	d10e      	bne.n	800963c <_dtoa_r+0x6bc>
 800961e:	9902      	ldr	r1, [sp, #8]
 8009620:	4648      	mov	r0, r9
 8009622:	f000 fbbd 	bl	8009da0 <_Bfree>
 8009626:	2300      	movs	r3, #0
 8009628:	7033      	strb	r3, [r6, #0]
 800962a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800962c:	3701      	adds	r7, #1
 800962e:	601f      	str	r7, [r3, #0]
 8009630:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009632:	2b00      	cmp	r3, #0
 8009634:	f000 824b 	beq.w	8009ace <_dtoa_r+0xb4e>
 8009638:	601e      	str	r6, [r3, #0]
 800963a:	e248      	b.n	8009ace <_dtoa_r+0xb4e>
 800963c:	46b8      	mov	r8, r7
 800963e:	4633      	mov	r3, r6
 8009640:	461e      	mov	r6, r3
 8009642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009646:	2a39      	cmp	r2, #57	@ 0x39
 8009648:	d106      	bne.n	8009658 <_dtoa_r+0x6d8>
 800964a:	459a      	cmp	sl, r3
 800964c:	d1f8      	bne.n	8009640 <_dtoa_r+0x6c0>
 800964e:	2230      	movs	r2, #48	@ 0x30
 8009650:	f108 0801 	add.w	r8, r8, #1
 8009654:	f88a 2000 	strb.w	r2, [sl]
 8009658:	781a      	ldrb	r2, [r3, #0]
 800965a:	3201      	adds	r2, #1
 800965c:	701a      	strb	r2, [r3, #0]
 800965e:	e7a0      	b.n	80095a2 <_dtoa_r+0x622>
 8009660:	4b6f      	ldr	r3, [pc, #444]	@ (8009820 <_dtoa_r+0x8a0>)
 8009662:	2200      	movs	r2, #0
 8009664:	f7f6 ffe8 	bl	8000638 <__aeabi_dmul>
 8009668:	2200      	movs	r2, #0
 800966a:	2300      	movs	r3, #0
 800966c:	4604      	mov	r4, r0
 800966e:	460d      	mov	r5, r1
 8009670:	f7f7 fa4a 	bl	8000b08 <__aeabi_dcmpeq>
 8009674:	2800      	cmp	r0, #0
 8009676:	d09f      	beq.n	80095b8 <_dtoa_r+0x638>
 8009678:	e7d1      	b.n	800961e <_dtoa_r+0x69e>
 800967a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800967c:	2a00      	cmp	r2, #0
 800967e:	f000 80ea 	beq.w	8009856 <_dtoa_r+0x8d6>
 8009682:	9a07      	ldr	r2, [sp, #28]
 8009684:	2a01      	cmp	r2, #1
 8009686:	f300 80cd 	bgt.w	8009824 <_dtoa_r+0x8a4>
 800968a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800968c:	2a00      	cmp	r2, #0
 800968e:	f000 80c1 	beq.w	8009814 <_dtoa_r+0x894>
 8009692:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009696:	9c08      	ldr	r4, [sp, #32]
 8009698:	9e00      	ldr	r6, [sp, #0]
 800969a:	9a00      	ldr	r2, [sp, #0]
 800969c:	441a      	add	r2, r3
 800969e:	9200      	str	r2, [sp, #0]
 80096a0:	9a06      	ldr	r2, [sp, #24]
 80096a2:	2101      	movs	r1, #1
 80096a4:	441a      	add	r2, r3
 80096a6:	4648      	mov	r0, r9
 80096a8:	9206      	str	r2, [sp, #24]
 80096aa:	f000 fc2d 	bl	8009f08 <__i2b>
 80096ae:	4605      	mov	r5, r0
 80096b0:	b166      	cbz	r6, 80096cc <_dtoa_r+0x74c>
 80096b2:	9b06      	ldr	r3, [sp, #24]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	dd09      	ble.n	80096cc <_dtoa_r+0x74c>
 80096b8:	42b3      	cmp	r3, r6
 80096ba:	9a00      	ldr	r2, [sp, #0]
 80096bc:	bfa8      	it	ge
 80096be:	4633      	movge	r3, r6
 80096c0:	1ad2      	subs	r2, r2, r3
 80096c2:	9200      	str	r2, [sp, #0]
 80096c4:	9a06      	ldr	r2, [sp, #24]
 80096c6:	1af6      	subs	r6, r6, r3
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	9306      	str	r3, [sp, #24]
 80096cc:	9b08      	ldr	r3, [sp, #32]
 80096ce:	b30b      	cbz	r3, 8009714 <_dtoa_r+0x794>
 80096d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 80c6 	beq.w	8009864 <_dtoa_r+0x8e4>
 80096d8:	2c00      	cmp	r4, #0
 80096da:	f000 80c0 	beq.w	800985e <_dtoa_r+0x8de>
 80096de:	4629      	mov	r1, r5
 80096e0:	4622      	mov	r2, r4
 80096e2:	4648      	mov	r0, r9
 80096e4:	f000 fcc8 	bl	800a078 <__pow5mult>
 80096e8:	9a02      	ldr	r2, [sp, #8]
 80096ea:	4601      	mov	r1, r0
 80096ec:	4605      	mov	r5, r0
 80096ee:	4648      	mov	r0, r9
 80096f0:	f000 fc20 	bl	8009f34 <__multiply>
 80096f4:	9902      	ldr	r1, [sp, #8]
 80096f6:	4680      	mov	r8, r0
 80096f8:	4648      	mov	r0, r9
 80096fa:	f000 fb51 	bl	8009da0 <_Bfree>
 80096fe:	9b08      	ldr	r3, [sp, #32]
 8009700:	1b1b      	subs	r3, r3, r4
 8009702:	9308      	str	r3, [sp, #32]
 8009704:	f000 80b1 	beq.w	800986a <_dtoa_r+0x8ea>
 8009708:	9a08      	ldr	r2, [sp, #32]
 800970a:	4641      	mov	r1, r8
 800970c:	4648      	mov	r0, r9
 800970e:	f000 fcb3 	bl	800a078 <__pow5mult>
 8009712:	9002      	str	r0, [sp, #8]
 8009714:	2101      	movs	r1, #1
 8009716:	4648      	mov	r0, r9
 8009718:	f000 fbf6 	bl	8009f08 <__i2b>
 800971c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800971e:	4604      	mov	r4, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 81d8 	beq.w	8009ad6 <_dtoa_r+0xb56>
 8009726:	461a      	mov	r2, r3
 8009728:	4601      	mov	r1, r0
 800972a:	4648      	mov	r0, r9
 800972c:	f000 fca4 	bl	800a078 <__pow5mult>
 8009730:	9b07      	ldr	r3, [sp, #28]
 8009732:	2b01      	cmp	r3, #1
 8009734:	4604      	mov	r4, r0
 8009736:	f300 809f 	bgt.w	8009878 <_dtoa_r+0x8f8>
 800973a:	9b04      	ldr	r3, [sp, #16]
 800973c:	2b00      	cmp	r3, #0
 800973e:	f040 8097 	bne.w	8009870 <_dtoa_r+0x8f0>
 8009742:	9b05      	ldr	r3, [sp, #20]
 8009744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009748:	2b00      	cmp	r3, #0
 800974a:	f040 8093 	bne.w	8009874 <_dtoa_r+0x8f4>
 800974e:	9b05      	ldr	r3, [sp, #20]
 8009750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009754:	0d1b      	lsrs	r3, r3, #20
 8009756:	051b      	lsls	r3, r3, #20
 8009758:	b133      	cbz	r3, 8009768 <_dtoa_r+0x7e8>
 800975a:	9b00      	ldr	r3, [sp, #0]
 800975c:	3301      	adds	r3, #1
 800975e:	9300      	str	r3, [sp, #0]
 8009760:	9b06      	ldr	r3, [sp, #24]
 8009762:	3301      	adds	r3, #1
 8009764:	9306      	str	r3, [sp, #24]
 8009766:	2301      	movs	r3, #1
 8009768:	9308      	str	r3, [sp, #32]
 800976a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800976c:	2b00      	cmp	r3, #0
 800976e:	f000 81b8 	beq.w	8009ae2 <_dtoa_r+0xb62>
 8009772:	6923      	ldr	r3, [r4, #16]
 8009774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009778:	6918      	ldr	r0, [r3, #16]
 800977a:	f000 fb79 	bl	8009e70 <__hi0bits>
 800977e:	f1c0 0020 	rsb	r0, r0, #32
 8009782:	9b06      	ldr	r3, [sp, #24]
 8009784:	4418      	add	r0, r3
 8009786:	f010 001f 	ands.w	r0, r0, #31
 800978a:	f000 8082 	beq.w	8009892 <_dtoa_r+0x912>
 800978e:	f1c0 0320 	rsb	r3, r0, #32
 8009792:	2b04      	cmp	r3, #4
 8009794:	dd73      	ble.n	800987e <_dtoa_r+0x8fe>
 8009796:	9b00      	ldr	r3, [sp, #0]
 8009798:	f1c0 001c 	rsb	r0, r0, #28
 800979c:	4403      	add	r3, r0
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	9b06      	ldr	r3, [sp, #24]
 80097a2:	4403      	add	r3, r0
 80097a4:	4406      	add	r6, r0
 80097a6:	9306      	str	r3, [sp, #24]
 80097a8:	9b00      	ldr	r3, [sp, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	dd05      	ble.n	80097ba <_dtoa_r+0x83a>
 80097ae:	9902      	ldr	r1, [sp, #8]
 80097b0:	461a      	mov	r2, r3
 80097b2:	4648      	mov	r0, r9
 80097b4:	f000 fcba 	bl	800a12c <__lshift>
 80097b8:	9002      	str	r0, [sp, #8]
 80097ba:	9b06      	ldr	r3, [sp, #24]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	dd05      	ble.n	80097cc <_dtoa_r+0x84c>
 80097c0:	4621      	mov	r1, r4
 80097c2:	461a      	mov	r2, r3
 80097c4:	4648      	mov	r0, r9
 80097c6:	f000 fcb1 	bl	800a12c <__lshift>
 80097ca:	4604      	mov	r4, r0
 80097cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d061      	beq.n	8009896 <_dtoa_r+0x916>
 80097d2:	9802      	ldr	r0, [sp, #8]
 80097d4:	4621      	mov	r1, r4
 80097d6:	f000 fd15 	bl	800a204 <__mcmp>
 80097da:	2800      	cmp	r0, #0
 80097dc:	da5b      	bge.n	8009896 <_dtoa_r+0x916>
 80097de:	2300      	movs	r3, #0
 80097e0:	9902      	ldr	r1, [sp, #8]
 80097e2:	220a      	movs	r2, #10
 80097e4:	4648      	mov	r0, r9
 80097e6:	f000 fafd 	bl	8009de4 <__multadd>
 80097ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097ec:	9002      	str	r0, [sp, #8]
 80097ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 8177 	beq.w	8009ae6 <_dtoa_r+0xb66>
 80097f8:	4629      	mov	r1, r5
 80097fa:	2300      	movs	r3, #0
 80097fc:	220a      	movs	r2, #10
 80097fe:	4648      	mov	r0, r9
 8009800:	f000 faf0 	bl	8009de4 <__multadd>
 8009804:	f1bb 0f00 	cmp.w	fp, #0
 8009808:	4605      	mov	r5, r0
 800980a:	dc6f      	bgt.n	80098ec <_dtoa_r+0x96c>
 800980c:	9b07      	ldr	r3, [sp, #28]
 800980e:	2b02      	cmp	r3, #2
 8009810:	dc49      	bgt.n	80098a6 <_dtoa_r+0x926>
 8009812:	e06b      	b.n	80098ec <_dtoa_r+0x96c>
 8009814:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800981a:	e73c      	b.n	8009696 <_dtoa_r+0x716>
 800981c:	3fe00000 	.word	0x3fe00000
 8009820:	40240000 	.word	0x40240000
 8009824:	9b03      	ldr	r3, [sp, #12]
 8009826:	1e5c      	subs	r4, r3, #1
 8009828:	9b08      	ldr	r3, [sp, #32]
 800982a:	42a3      	cmp	r3, r4
 800982c:	db09      	blt.n	8009842 <_dtoa_r+0x8c2>
 800982e:	1b1c      	subs	r4, r3, r4
 8009830:	9b03      	ldr	r3, [sp, #12]
 8009832:	2b00      	cmp	r3, #0
 8009834:	f6bf af30 	bge.w	8009698 <_dtoa_r+0x718>
 8009838:	9b00      	ldr	r3, [sp, #0]
 800983a:	9a03      	ldr	r2, [sp, #12]
 800983c:	1a9e      	subs	r6, r3, r2
 800983e:	2300      	movs	r3, #0
 8009840:	e72b      	b.n	800969a <_dtoa_r+0x71a>
 8009842:	9b08      	ldr	r3, [sp, #32]
 8009844:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009846:	9408      	str	r4, [sp, #32]
 8009848:	1ae3      	subs	r3, r4, r3
 800984a:	441a      	add	r2, r3
 800984c:	9e00      	ldr	r6, [sp, #0]
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	920d      	str	r2, [sp, #52]	@ 0x34
 8009852:	2400      	movs	r4, #0
 8009854:	e721      	b.n	800969a <_dtoa_r+0x71a>
 8009856:	9c08      	ldr	r4, [sp, #32]
 8009858:	9e00      	ldr	r6, [sp, #0]
 800985a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800985c:	e728      	b.n	80096b0 <_dtoa_r+0x730>
 800985e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009862:	e751      	b.n	8009708 <_dtoa_r+0x788>
 8009864:	9a08      	ldr	r2, [sp, #32]
 8009866:	9902      	ldr	r1, [sp, #8]
 8009868:	e750      	b.n	800970c <_dtoa_r+0x78c>
 800986a:	f8cd 8008 	str.w	r8, [sp, #8]
 800986e:	e751      	b.n	8009714 <_dtoa_r+0x794>
 8009870:	2300      	movs	r3, #0
 8009872:	e779      	b.n	8009768 <_dtoa_r+0x7e8>
 8009874:	9b04      	ldr	r3, [sp, #16]
 8009876:	e777      	b.n	8009768 <_dtoa_r+0x7e8>
 8009878:	2300      	movs	r3, #0
 800987a:	9308      	str	r3, [sp, #32]
 800987c:	e779      	b.n	8009772 <_dtoa_r+0x7f2>
 800987e:	d093      	beq.n	80097a8 <_dtoa_r+0x828>
 8009880:	9a00      	ldr	r2, [sp, #0]
 8009882:	331c      	adds	r3, #28
 8009884:	441a      	add	r2, r3
 8009886:	9200      	str	r2, [sp, #0]
 8009888:	9a06      	ldr	r2, [sp, #24]
 800988a:	441a      	add	r2, r3
 800988c:	441e      	add	r6, r3
 800988e:	9206      	str	r2, [sp, #24]
 8009890:	e78a      	b.n	80097a8 <_dtoa_r+0x828>
 8009892:	4603      	mov	r3, r0
 8009894:	e7f4      	b.n	8009880 <_dtoa_r+0x900>
 8009896:	9b03      	ldr	r3, [sp, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	46b8      	mov	r8, r7
 800989c:	dc20      	bgt.n	80098e0 <_dtoa_r+0x960>
 800989e:	469b      	mov	fp, r3
 80098a0:	9b07      	ldr	r3, [sp, #28]
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	dd1e      	ble.n	80098e4 <_dtoa_r+0x964>
 80098a6:	f1bb 0f00 	cmp.w	fp, #0
 80098aa:	f47f adb1 	bne.w	8009410 <_dtoa_r+0x490>
 80098ae:	4621      	mov	r1, r4
 80098b0:	465b      	mov	r3, fp
 80098b2:	2205      	movs	r2, #5
 80098b4:	4648      	mov	r0, r9
 80098b6:	f000 fa95 	bl	8009de4 <__multadd>
 80098ba:	4601      	mov	r1, r0
 80098bc:	4604      	mov	r4, r0
 80098be:	9802      	ldr	r0, [sp, #8]
 80098c0:	f000 fca0 	bl	800a204 <__mcmp>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	f77f ada3 	ble.w	8009410 <_dtoa_r+0x490>
 80098ca:	4656      	mov	r6, sl
 80098cc:	2331      	movs	r3, #49	@ 0x31
 80098ce:	f806 3b01 	strb.w	r3, [r6], #1
 80098d2:	f108 0801 	add.w	r8, r8, #1
 80098d6:	e59f      	b.n	8009418 <_dtoa_r+0x498>
 80098d8:	9c03      	ldr	r4, [sp, #12]
 80098da:	46b8      	mov	r8, r7
 80098dc:	4625      	mov	r5, r4
 80098de:	e7f4      	b.n	80098ca <_dtoa_r+0x94a>
 80098e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80098e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	f000 8101 	beq.w	8009aee <_dtoa_r+0xb6e>
 80098ec:	2e00      	cmp	r6, #0
 80098ee:	dd05      	ble.n	80098fc <_dtoa_r+0x97c>
 80098f0:	4629      	mov	r1, r5
 80098f2:	4632      	mov	r2, r6
 80098f4:	4648      	mov	r0, r9
 80098f6:	f000 fc19 	bl	800a12c <__lshift>
 80098fa:	4605      	mov	r5, r0
 80098fc:	9b08      	ldr	r3, [sp, #32]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d05c      	beq.n	80099bc <_dtoa_r+0xa3c>
 8009902:	6869      	ldr	r1, [r5, #4]
 8009904:	4648      	mov	r0, r9
 8009906:	f000 fa0b 	bl	8009d20 <_Balloc>
 800990a:	4606      	mov	r6, r0
 800990c:	b928      	cbnz	r0, 800991a <_dtoa_r+0x99a>
 800990e:	4b82      	ldr	r3, [pc, #520]	@ (8009b18 <_dtoa_r+0xb98>)
 8009910:	4602      	mov	r2, r0
 8009912:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009916:	f7ff bb4a 	b.w	8008fae <_dtoa_r+0x2e>
 800991a:	692a      	ldr	r2, [r5, #16]
 800991c:	3202      	adds	r2, #2
 800991e:	0092      	lsls	r2, r2, #2
 8009920:	f105 010c 	add.w	r1, r5, #12
 8009924:	300c      	adds	r0, #12
 8009926:	f001 f82b 	bl	800a980 <memcpy>
 800992a:	2201      	movs	r2, #1
 800992c:	4631      	mov	r1, r6
 800992e:	4648      	mov	r0, r9
 8009930:	f000 fbfc 	bl	800a12c <__lshift>
 8009934:	f10a 0301 	add.w	r3, sl, #1
 8009938:	9300      	str	r3, [sp, #0]
 800993a:	eb0a 030b 	add.w	r3, sl, fp
 800993e:	9308      	str	r3, [sp, #32]
 8009940:	9b04      	ldr	r3, [sp, #16]
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	462f      	mov	r7, r5
 8009948:	9306      	str	r3, [sp, #24]
 800994a:	4605      	mov	r5, r0
 800994c:	9b00      	ldr	r3, [sp, #0]
 800994e:	9802      	ldr	r0, [sp, #8]
 8009950:	4621      	mov	r1, r4
 8009952:	f103 3bff 	add.w	fp, r3, #4294967295
 8009956:	f7ff fa88 	bl	8008e6a <quorem>
 800995a:	4603      	mov	r3, r0
 800995c:	3330      	adds	r3, #48	@ 0x30
 800995e:	9003      	str	r0, [sp, #12]
 8009960:	4639      	mov	r1, r7
 8009962:	9802      	ldr	r0, [sp, #8]
 8009964:	9309      	str	r3, [sp, #36]	@ 0x24
 8009966:	f000 fc4d 	bl	800a204 <__mcmp>
 800996a:	462a      	mov	r2, r5
 800996c:	9004      	str	r0, [sp, #16]
 800996e:	4621      	mov	r1, r4
 8009970:	4648      	mov	r0, r9
 8009972:	f000 fc63 	bl	800a23c <__mdiff>
 8009976:	68c2      	ldr	r2, [r0, #12]
 8009978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800997a:	4606      	mov	r6, r0
 800997c:	bb02      	cbnz	r2, 80099c0 <_dtoa_r+0xa40>
 800997e:	4601      	mov	r1, r0
 8009980:	9802      	ldr	r0, [sp, #8]
 8009982:	f000 fc3f 	bl	800a204 <__mcmp>
 8009986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009988:	4602      	mov	r2, r0
 800998a:	4631      	mov	r1, r6
 800998c:	4648      	mov	r0, r9
 800998e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009990:	9309      	str	r3, [sp, #36]	@ 0x24
 8009992:	f000 fa05 	bl	8009da0 <_Bfree>
 8009996:	9b07      	ldr	r3, [sp, #28]
 8009998:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800999a:	9e00      	ldr	r6, [sp, #0]
 800999c:	ea42 0103 	orr.w	r1, r2, r3
 80099a0:	9b06      	ldr	r3, [sp, #24]
 80099a2:	4319      	orrs	r1, r3
 80099a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a6:	d10d      	bne.n	80099c4 <_dtoa_r+0xa44>
 80099a8:	2b39      	cmp	r3, #57	@ 0x39
 80099aa:	d027      	beq.n	80099fc <_dtoa_r+0xa7c>
 80099ac:	9a04      	ldr	r2, [sp, #16]
 80099ae:	2a00      	cmp	r2, #0
 80099b0:	dd01      	ble.n	80099b6 <_dtoa_r+0xa36>
 80099b2:	9b03      	ldr	r3, [sp, #12]
 80099b4:	3331      	adds	r3, #49	@ 0x31
 80099b6:	f88b 3000 	strb.w	r3, [fp]
 80099ba:	e52e      	b.n	800941a <_dtoa_r+0x49a>
 80099bc:	4628      	mov	r0, r5
 80099be:	e7b9      	b.n	8009934 <_dtoa_r+0x9b4>
 80099c0:	2201      	movs	r2, #1
 80099c2:	e7e2      	b.n	800998a <_dtoa_r+0xa0a>
 80099c4:	9904      	ldr	r1, [sp, #16]
 80099c6:	2900      	cmp	r1, #0
 80099c8:	db04      	blt.n	80099d4 <_dtoa_r+0xa54>
 80099ca:	9807      	ldr	r0, [sp, #28]
 80099cc:	4301      	orrs	r1, r0
 80099ce:	9806      	ldr	r0, [sp, #24]
 80099d0:	4301      	orrs	r1, r0
 80099d2:	d120      	bne.n	8009a16 <_dtoa_r+0xa96>
 80099d4:	2a00      	cmp	r2, #0
 80099d6:	ddee      	ble.n	80099b6 <_dtoa_r+0xa36>
 80099d8:	9902      	ldr	r1, [sp, #8]
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	2201      	movs	r2, #1
 80099de:	4648      	mov	r0, r9
 80099e0:	f000 fba4 	bl	800a12c <__lshift>
 80099e4:	4621      	mov	r1, r4
 80099e6:	9002      	str	r0, [sp, #8]
 80099e8:	f000 fc0c 	bl	800a204 <__mcmp>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	9b00      	ldr	r3, [sp, #0]
 80099f0:	dc02      	bgt.n	80099f8 <_dtoa_r+0xa78>
 80099f2:	d1e0      	bne.n	80099b6 <_dtoa_r+0xa36>
 80099f4:	07da      	lsls	r2, r3, #31
 80099f6:	d5de      	bpl.n	80099b6 <_dtoa_r+0xa36>
 80099f8:	2b39      	cmp	r3, #57	@ 0x39
 80099fa:	d1da      	bne.n	80099b2 <_dtoa_r+0xa32>
 80099fc:	2339      	movs	r3, #57	@ 0x39
 80099fe:	f88b 3000 	strb.w	r3, [fp]
 8009a02:	4633      	mov	r3, r6
 8009a04:	461e      	mov	r6, r3
 8009a06:	3b01      	subs	r3, #1
 8009a08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009a0c:	2a39      	cmp	r2, #57	@ 0x39
 8009a0e:	d04e      	beq.n	8009aae <_dtoa_r+0xb2e>
 8009a10:	3201      	adds	r2, #1
 8009a12:	701a      	strb	r2, [r3, #0]
 8009a14:	e501      	b.n	800941a <_dtoa_r+0x49a>
 8009a16:	2a00      	cmp	r2, #0
 8009a18:	dd03      	ble.n	8009a22 <_dtoa_r+0xaa2>
 8009a1a:	2b39      	cmp	r3, #57	@ 0x39
 8009a1c:	d0ee      	beq.n	80099fc <_dtoa_r+0xa7c>
 8009a1e:	3301      	adds	r3, #1
 8009a20:	e7c9      	b.n	80099b6 <_dtoa_r+0xa36>
 8009a22:	9a00      	ldr	r2, [sp, #0]
 8009a24:	9908      	ldr	r1, [sp, #32]
 8009a26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a2a:	428a      	cmp	r2, r1
 8009a2c:	d028      	beq.n	8009a80 <_dtoa_r+0xb00>
 8009a2e:	9902      	ldr	r1, [sp, #8]
 8009a30:	2300      	movs	r3, #0
 8009a32:	220a      	movs	r2, #10
 8009a34:	4648      	mov	r0, r9
 8009a36:	f000 f9d5 	bl	8009de4 <__multadd>
 8009a3a:	42af      	cmp	r7, r5
 8009a3c:	9002      	str	r0, [sp, #8]
 8009a3e:	f04f 0300 	mov.w	r3, #0
 8009a42:	f04f 020a 	mov.w	r2, #10
 8009a46:	4639      	mov	r1, r7
 8009a48:	4648      	mov	r0, r9
 8009a4a:	d107      	bne.n	8009a5c <_dtoa_r+0xadc>
 8009a4c:	f000 f9ca 	bl	8009de4 <__multadd>
 8009a50:	4607      	mov	r7, r0
 8009a52:	4605      	mov	r5, r0
 8009a54:	9b00      	ldr	r3, [sp, #0]
 8009a56:	3301      	adds	r3, #1
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	e777      	b.n	800994c <_dtoa_r+0x9cc>
 8009a5c:	f000 f9c2 	bl	8009de4 <__multadd>
 8009a60:	4629      	mov	r1, r5
 8009a62:	4607      	mov	r7, r0
 8009a64:	2300      	movs	r3, #0
 8009a66:	220a      	movs	r2, #10
 8009a68:	4648      	mov	r0, r9
 8009a6a:	f000 f9bb 	bl	8009de4 <__multadd>
 8009a6e:	4605      	mov	r5, r0
 8009a70:	e7f0      	b.n	8009a54 <_dtoa_r+0xad4>
 8009a72:	f1bb 0f00 	cmp.w	fp, #0
 8009a76:	bfcc      	ite	gt
 8009a78:	465e      	movgt	r6, fp
 8009a7a:	2601      	movle	r6, #1
 8009a7c:	4456      	add	r6, sl
 8009a7e:	2700      	movs	r7, #0
 8009a80:	9902      	ldr	r1, [sp, #8]
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	2201      	movs	r2, #1
 8009a86:	4648      	mov	r0, r9
 8009a88:	f000 fb50 	bl	800a12c <__lshift>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	9002      	str	r0, [sp, #8]
 8009a90:	f000 fbb8 	bl	800a204 <__mcmp>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	dcb4      	bgt.n	8009a02 <_dtoa_r+0xa82>
 8009a98:	d102      	bne.n	8009aa0 <_dtoa_r+0xb20>
 8009a9a:	9b00      	ldr	r3, [sp, #0]
 8009a9c:	07db      	lsls	r3, r3, #31
 8009a9e:	d4b0      	bmi.n	8009a02 <_dtoa_r+0xa82>
 8009aa0:	4633      	mov	r3, r6
 8009aa2:	461e      	mov	r6, r3
 8009aa4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009aa8:	2a30      	cmp	r2, #48	@ 0x30
 8009aaa:	d0fa      	beq.n	8009aa2 <_dtoa_r+0xb22>
 8009aac:	e4b5      	b.n	800941a <_dtoa_r+0x49a>
 8009aae:	459a      	cmp	sl, r3
 8009ab0:	d1a8      	bne.n	8009a04 <_dtoa_r+0xa84>
 8009ab2:	2331      	movs	r3, #49	@ 0x31
 8009ab4:	f108 0801 	add.w	r8, r8, #1
 8009ab8:	f88a 3000 	strb.w	r3, [sl]
 8009abc:	e4ad      	b.n	800941a <_dtoa_r+0x49a>
 8009abe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ac0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009b1c <_dtoa_r+0xb9c>
 8009ac4:	b11b      	cbz	r3, 8009ace <_dtoa_r+0xb4e>
 8009ac6:	f10a 0308 	add.w	r3, sl, #8
 8009aca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009acc:	6013      	str	r3, [r2, #0]
 8009ace:	4650      	mov	r0, sl
 8009ad0:	b017      	add	sp, #92	@ 0x5c
 8009ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad6:	9b07      	ldr	r3, [sp, #28]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	f77f ae2e 	ble.w	800973a <_dtoa_r+0x7ba>
 8009ade:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ae0:	9308      	str	r3, [sp, #32]
 8009ae2:	2001      	movs	r0, #1
 8009ae4:	e64d      	b.n	8009782 <_dtoa_r+0x802>
 8009ae6:	f1bb 0f00 	cmp.w	fp, #0
 8009aea:	f77f aed9 	ble.w	80098a0 <_dtoa_r+0x920>
 8009aee:	4656      	mov	r6, sl
 8009af0:	9802      	ldr	r0, [sp, #8]
 8009af2:	4621      	mov	r1, r4
 8009af4:	f7ff f9b9 	bl	8008e6a <quorem>
 8009af8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009afc:	f806 3b01 	strb.w	r3, [r6], #1
 8009b00:	eba6 020a 	sub.w	r2, r6, sl
 8009b04:	4593      	cmp	fp, r2
 8009b06:	ddb4      	ble.n	8009a72 <_dtoa_r+0xaf2>
 8009b08:	9902      	ldr	r1, [sp, #8]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	220a      	movs	r2, #10
 8009b0e:	4648      	mov	r0, r9
 8009b10:	f000 f968 	bl	8009de4 <__multadd>
 8009b14:	9002      	str	r0, [sp, #8]
 8009b16:	e7eb      	b.n	8009af0 <_dtoa_r+0xb70>
 8009b18:	0800ad50 	.word	0x0800ad50
 8009b1c:	0800acd4 	.word	0x0800acd4

08009b20 <_free_r>:
 8009b20:	b538      	push	{r3, r4, r5, lr}
 8009b22:	4605      	mov	r5, r0
 8009b24:	2900      	cmp	r1, #0
 8009b26:	d041      	beq.n	8009bac <_free_r+0x8c>
 8009b28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b2c:	1f0c      	subs	r4, r1, #4
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	bfb8      	it	lt
 8009b32:	18e4      	addlt	r4, r4, r3
 8009b34:	f000 f8e8 	bl	8009d08 <__malloc_lock>
 8009b38:	4a1d      	ldr	r2, [pc, #116]	@ (8009bb0 <_free_r+0x90>)
 8009b3a:	6813      	ldr	r3, [r2, #0]
 8009b3c:	b933      	cbnz	r3, 8009b4c <_free_r+0x2c>
 8009b3e:	6063      	str	r3, [r4, #4]
 8009b40:	6014      	str	r4, [r2, #0]
 8009b42:	4628      	mov	r0, r5
 8009b44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b48:	f000 b8e4 	b.w	8009d14 <__malloc_unlock>
 8009b4c:	42a3      	cmp	r3, r4
 8009b4e:	d908      	bls.n	8009b62 <_free_r+0x42>
 8009b50:	6820      	ldr	r0, [r4, #0]
 8009b52:	1821      	adds	r1, r4, r0
 8009b54:	428b      	cmp	r3, r1
 8009b56:	bf01      	itttt	eq
 8009b58:	6819      	ldreq	r1, [r3, #0]
 8009b5a:	685b      	ldreq	r3, [r3, #4]
 8009b5c:	1809      	addeq	r1, r1, r0
 8009b5e:	6021      	streq	r1, [r4, #0]
 8009b60:	e7ed      	b.n	8009b3e <_free_r+0x1e>
 8009b62:	461a      	mov	r2, r3
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	b10b      	cbz	r3, 8009b6c <_free_r+0x4c>
 8009b68:	42a3      	cmp	r3, r4
 8009b6a:	d9fa      	bls.n	8009b62 <_free_r+0x42>
 8009b6c:	6811      	ldr	r1, [r2, #0]
 8009b6e:	1850      	adds	r0, r2, r1
 8009b70:	42a0      	cmp	r0, r4
 8009b72:	d10b      	bne.n	8009b8c <_free_r+0x6c>
 8009b74:	6820      	ldr	r0, [r4, #0]
 8009b76:	4401      	add	r1, r0
 8009b78:	1850      	adds	r0, r2, r1
 8009b7a:	4283      	cmp	r3, r0
 8009b7c:	6011      	str	r1, [r2, #0]
 8009b7e:	d1e0      	bne.n	8009b42 <_free_r+0x22>
 8009b80:	6818      	ldr	r0, [r3, #0]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	6053      	str	r3, [r2, #4]
 8009b86:	4408      	add	r0, r1
 8009b88:	6010      	str	r0, [r2, #0]
 8009b8a:	e7da      	b.n	8009b42 <_free_r+0x22>
 8009b8c:	d902      	bls.n	8009b94 <_free_r+0x74>
 8009b8e:	230c      	movs	r3, #12
 8009b90:	602b      	str	r3, [r5, #0]
 8009b92:	e7d6      	b.n	8009b42 <_free_r+0x22>
 8009b94:	6820      	ldr	r0, [r4, #0]
 8009b96:	1821      	adds	r1, r4, r0
 8009b98:	428b      	cmp	r3, r1
 8009b9a:	bf04      	itt	eq
 8009b9c:	6819      	ldreq	r1, [r3, #0]
 8009b9e:	685b      	ldreq	r3, [r3, #4]
 8009ba0:	6063      	str	r3, [r4, #4]
 8009ba2:	bf04      	itt	eq
 8009ba4:	1809      	addeq	r1, r1, r0
 8009ba6:	6021      	streq	r1, [r4, #0]
 8009ba8:	6054      	str	r4, [r2, #4]
 8009baa:	e7ca      	b.n	8009b42 <_free_r+0x22>
 8009bac:	bd38      	pop	{r3, r4, r5, pc}
 8009bae:	bf00      	nop
 8009bb0:	200006a8 	.word	0x200006a8

08009bb4 <malloc>:
 8009bb4:	4b02      	ldr	r3, [pc, #8]	@ (8009bc0 <malloc+0xc>)
 8009bb6:	4601      	mov	r1, r0
 8009bb8:	6818      	ldr	r0, [r3, #0]
 8009bba:	f000 b825 	b.w	8009c08 <_malloc_r>
 8009bbe:	bf00      	nop
 8009bc0:	20000028 	.word	0x20000028

08009bc4 <sbrk_aligned>:
 8009bc4:	b570      	push	{r4, r5, r6, lr}
 8009bc6:	4e0f      	ldr	r6, [pc, #60]	@ (8009c04 <sbrk_aligned+0x40>)
 8009bc8:	460c      	mov	r4, r1
 8009bca:	6831      	ldr	r1, [r6, #0]
 8009bcc:	4605      	mov	r5, r0
 8009bce:	b911      	cbnz	r1, 8009bd6 <sbrk_aligned+0x12>
 8009bd0:	f000 fec6 	bl	800a960 <_sbrk_r>
 8009bd4:	6030      	str	r0, [r6, #0]
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	4628      	mov	r0, r5
 8009bda:	f000 fec1 	bl	800a960 <_sbrk_r>
 8009bde:	1c43      	adds	r3, r0, #1
 8009be0:	d103      	bne.n	8009bea <sbrk_aligned+0x26>
 8009be2:	f04f 34ff 	mov.w	r4, #4294967295
 8009be6:	4620      	mov	r0, r4
 8009be8:	bd70      	pop	{r4, r5, r6, pc}
 8009bea:	1cc4      	adds	r4, r0, #3
 8009bec:	f024 0403 	bic.w	r4, r4, #3
 8009bf0:	42a0      	cmp	r0, r4
 8009bf2:	d0f8      	beq.n	8009be6 <sbrk_aligned+0x22>
 8009bf4:	1a21      	subs	r1, r4, r0
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	f000 feb2 	bl	800a960 <_sbrk_r>
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d1f2      	bne.n	8009be6 <sbrk_aligned+0x22>
 8009c00:	e7ef      	b.n	8009be2 <sbrk_aligned+0x1e>
 8009c02:	bf00      	nop
 8009c04:	200006a4 	.word	0x200006a4

08009c08 <_malloc_r>:
 8009c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c0c:	1ccd      	adds	r5, r1, #3
 8009c0e:	f025 0503 	bic.w	r5, r5, #3
 8009c12:	3508      	adds	r5, #8
 8009c14:	2d0c      	cmp	r5, #12
 8009c16:	bf38      	it	cc
 8009c18:	250c      	movcc	r5, #12
 8009c1a:	2d00      	cmp	r5, #0
 8009c1c:	4606      	mov	r6, r0
 8009c1e:	db01      	blt.n	8009c24 <_malloc_r+0x1c>
 8009c20:	42a9      	cmp	r1, r5
 8009c22:	d904      	bls.n	8009c2e <_malloc_r+0x26>
 8009c24:	230c      	movs	r3, #12
 8009c26:	6033      	str	r3, [r6, #0]
 8009c28:	2000      	movs	r0, #0
 8009c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d04 <_malloc_r+0xfc>
 8009c32:	f000 f869 	bl	8009d08 <__malloc_lock>
 8009c36:	f8d8 3000 	ldr.w	r3, [r8]
 8009c3a:	461c      	mov	r4, r3
 8009c3c:	bb44      	cbnz	r4, 8009c90 <_malloc_r+0x88>
 8009c3e:	4629      	mov	r1, r5
 8009c40:	4630      	mov	r0, r6
 8009c42:	f7ff ffbf 	bl	8009bc4 <sbrk_aligned>
 8009c46:	1c43      	adds	r3, r0, #1
 8009c48:	4604      	mov	r4, r0
 8009c4a:	d158      	bne.n	8009cfe <_malloc_r+0xf6>
 8009c4c:	f8d8 4000 	ldr.w	r4, [r8]
 8009c50:	4627      	mov	r7, r4
 8009c52:	2f00      	cmp	r7, #0
 8009c54:	d143      	bne.n	8009cde <_malloc_r+0xd6>
 8009c56:	2c00      	cmp	r4, #0
 8009c58:	d04b      	beq.n	8009cf2 <_malloc_r+0xea>
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	4639      	mov	r1, r7
 8009c5e:	4630      	mov	r0, r6
 8009c60:	eb04 0903 	add.w	r9, r4, r3
 8009c64:	f000 fe7c 	bl	800a960 <_sbrk_r>
 8009c68:	4581      	cmp	r9, r0
 8009c6a:	d142      	bne.n	8009cf2 <_malloc_r+0xea>
 8009c6c:	6821      	ldr	r1, [r4, #0]
 8009c6e:	1a6d      	subs	r5, r5, r1
 8009c70:	4629      	mov	r1, r5
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7ff ffa6 	bl	8009bc4 <sbrk_aligned>
 8009c78:	3001      	adds	r0, #1
 8009c7a:	d03a      	beq.n	8009cf2 <_malloc_r+0xea>
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	442b      	add	r3, r5
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	f8d8 3000 	ldr.w	r3, [r8]
 8009c86:	685a      	ldr	r2, [r3, #4]
 8009c88:	bb62      	cbnz	r2, 8009ce4 <_malloc_r+0xdc>
 8009c8a:	f8c8 7000 	str.w	r7, [r8]
 8009c8e:	e00f      	b.n	8009cb0 <_malloc_r+0xa8>
 8009c90:	6822      	ldr	r2, [r4, #0]
 8009c92:	1b52      	subs	r2, r2, r5
 8009c94:	d420      	bmi.n	8009cd8 <_malloc_r+0xd0>
 8009c96:	2a0b      	cmp	r2, #11
 8009c98:	d917      	bls.n	8009cca <_malloc_r+0xc2>
 8009c9a:	1961      	adds	r1, r4, r5
 8009c9c:	42a3      	cmp	r3, r4
 8009c9e:	6025      	str	r5, [r4, #0]
 8009ca0:	bf18      	it	ne
 8009ca2:	6059      	strne	r1, [r3, #4]
 8009ca4:	6863      	ldr	r3, [r4, #4]
 8009ca6:	bf08      	it	eq
 8009ca8:	f8c8 1000 	streq.w	r1, [r8]
 8009cac:	5162      	str	r2, [r4, r5]
 8009cae:	604b      	str	r3, [r1, #4]
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f000 f82f 	bl	8009d14 <__malloc_unlock>
 8009cb6:	f104 000b 	add.w	r0, r4, #11
 8009cba:	1d23      	adds	r3, r4, #4
 8009cbc:	f020 0007 	bic.w	r0, r0, #7
 8009cc0:	1ac2      	subs	r2, r0, r3
 8009cc2:	bf1c      	itt	ne
 8009cc4:	1a1b      	subne	r3, r3, r0
 8009cc6:	50a3      	strne	r3, [r4, r2]
 8009cc8:	e7af      	b.n	8009c2a <_malloc_r+0x22>
 8009cca:	6862      	ldr	r2, [r4, #4]
 8009ccc:	42a3      	cmp	r3, r4
 8009cce:	bf0c      	ite	eq
 8009cd0:	f8c8 2000 	streq.w	r2, [r8]
 8009cd4:	605a      	strne	r2, [r3, #4]
 8009cd6:	e7eb      	b.n	8009cb0 <_malloc_r+0xa8>
 8009cd8:	4623      	mov	r3, r4
 8009cda:	6864      	ldr	r4, [r4, #4]
 8009cdc:	e7ae      	b.n	8009c3c <_malloc_r+0x34>
 8009cde:	463c      	mov	r4, r7
 8009ce0:	687f      	ldr	r7, [r7, #4]
 8009ce2:	e7b6      	b.n	8009c52 <_malloc_r+0x4a>
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	d1fb      	bne.n	8009ce4 <_malloc_r+0xdc>
 8009cec:	2300      	movs	r3, #0
 8009cee:	6053      	str	r3, [r2, #4]
 8009cf0:	e7de      	b.n	8009cb0 <_malloc_r+0xa8>
 8009cf2:	230c      	movs	r3, #12
 8009cf4:	6033      	str	r3, [r6, #0]
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	f000 f80c 	bl	8009d14 <__malloc_unlock>
 8009cfc:	e794      	b.n	8009c28 <_malloc_r+0x20>
 8009cfe:	6005      	str	r5, [r0, #0]
 8009d00:	e7d6      	b.n	8009cb0 <_malloc_r+0xa8>
 8009d02:	bf00      	nop
 8009d04:	200006a8 	.word	0x200006a8

08009d08 <__malloc_lock>:
 8009d08:	4801      	ldr	r0, [pc, #4]	@ (8009d10 <__malloc_lock+0x8>)
 8009d0a:	f7ff b8ac 	b.w	8008e66 <__retarget_lock_acquire_recursive>
 8009d0e:	bf00      	nop
 8009d10:	200006a0 	.word	0x200006a0

08009d14 <__malloc_unlock>:
 8009d14:	4801      	ldr	r0, [pc, #4]	@ (8009d1c <__malloc_unlock+0x8>)
 8009d16:	f7ff b8a7 	b.w	8008e68 <__retarget_lock_release_recursive>
 8009d1a:	bf00      	nop
 8009d1c:	200006a0 	.word	0x200006a0

08009d20 <_Balloc>:
 8009d20:	b570      	push	{r4, r5, r6, lr}
 8009d22:	69c6      	ldr	r6, [r0, #28]
 8009d24:	4604      	mov	r4, r0
 8009d26:	460d      	mov	r5, r1
 8009d28:	b976      	cbnz	r6, 8009d48 <_Balloc+0x28>
 8009d2a:	2010      	movs	r0, #16
 8009d2c:	f7ff ff42 	bl	8009bb4 <malloc>
 8009d30:	4602      	mov	r2, r0
 8009d32:	61e0      	str	r0, [r4, #28]
 8009d34:	b920      	cbnz	r0, 8009d40 <_Balloc+0x20>
 8009d36:	4b18      	ldr	r3, [pc, #96]	@ (8009d98 <_Balloc+0x78>)
 8009d38:	4818      	ldr	r0, [pc, #96]	@ (8009d9c <_Balloc+0x7c>)
 8009d3a:	216b      	movs	r1, #107	@ 0x6b
 8009d3c:	f000 fe2e 	bl	800a99c <__assert_func>
 8009d40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d44:	6006      	str	r6, [r0, #0]
 8009d46:	60c6      	str	r6, [r0, #12]
 8009d48:	69e6      	ldr	r6, [r4, #28]
 8009d4a:	68f3      	ldr	r3, [r6, #12]
 8009d4c:	b183      	cbz	r3, 8009d70 <_Balloc+0x50>
 8009d4e:	69e3      	ldr	r3, [r4, #28]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009d56:	b9b8      	cbnz	r0, 8009d88 <_Balloc+0x68>
 8009d58:	2101      	movs	r1, #1
 8009d5a:	fa01 f605 	lsl.w	r6, r1, r5
 8009d5e:	1d72      	adds	r2, r6, #5
 8009d60:	0092      	lsls	r2, r2, #2
 8009d62:	4620      	mov	r0, r4
 8009d64:	f000 fe38 	bl	800a9d8 <_calloc_r>
 8009d68:	b160      	cbz	r0, 8009d84 <_Balloc+0x64>
 8009d6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d6e:	e00e      	b.n	8009d8e <_Balloc+0x6e>
 8009d70:	2221      	movs	r2, #33	@ 0x21
 8009d72:	2104      	movs	r1, #4
 8009d74:	4620      	mov	r0, r4
 8009d76:	f000 fe2f 	bl	800a9d8 <_calloc_r>
 8009d7a:	69e3      	ldr	r3, [r4, #28]
 8009d7c:	60f0      	str	r0, [r6, #12]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d1e4      	bne.n	8009d4e <_Balloc+0x2e>
 8009d84:	2000      	movs	r0, #0
 8009d86:	bd70      	pop	{r4, r5, r6, pc}
 8009d88:	6802      	ldr	r2, [r0, #0]
 8009d8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009d94:	e7f7      	b.n	8009d86 <_Balloc+0x66>
 8009d96:	bf00      	nop
 8009d98:	0800ace1 	.word	0x0800ace1
 8009d9c:	0800ad61 	.word	0x0800ad61

08009da0 <_Bfree>:
 8009da0:	b570      	push	{r4, r5, r6, lr}
 8009da2:	69c6      	ldr	r6, [r0, #28]
 8009da4:	4605      	mov	r5, r0
 8009da6:	460c      	mov	r4, r1
 8009da8:	b976      	cbnz	r6, 8009dc8 <_Bfree+0x28>
 8009daa:	2010      	movs	r0, #16
 8009dac:	f7ff ff02 	bl	8009bb4 <malloc>
 8009db0:	4602      	mov	r2, r0
 8009db2:	61e8      	str	r0, [r5, #28]
 8009db4:	b920      	cbnz	r0, 8009dc0 <_Bfree+0x20>
 8009db6:	4b09      	ldr	r3, [pc, #36]	@ (8009ddc <_Bfree+0x3c>)
 8009db8:	4809      	ldr	r0, [pc, #36]	@ (8009de0 <_Bfree+0x40>)
 8009dba:	218f      	movs	r1, #143	@ 0x8f
 8009dbc:	f000 fdee 	bl	800a99c <__assert_func>
 8009dc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dc4:	6006      	str	r6, [r0, #0]
 8009dc6:	60c6      	str	r6, [r0, #12]
 8009dc8:	b13c      	cbz	r4, 8009dda <_Bfree+0x3a>
 8009dca:	69eb      	ldr	r3, [r5, #28]
 8009dcc:	6862      	ldr	r2, [r4, #4]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009dd4:	6021      	str	r1, [r4, #0]
 8009dd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009dda:	bd70      	pop	{r4, r5, r6, pc}
 8009ddc:	0800ace1 	.word	0x0800ace1
 8009de0:	0800ad61 	.word	0x0800ad61

08009de4 <__multadd>:
 8009de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de8:	690d      	ldr	r5, [r1, #16]
 8009dea:	4607      	mov	r7, r0
 8009dec:	460c      	mov	r4, r1
 8009dee:	461e      	mov	r6, r3
 8009df0:	f101 0c14 	add.w	ip, r1, #20
 8009df4:	2000      	movs	r0, #0
 8009df6:	f8dc 3000 	ldr.w	r3, [ip]
 8009dfa:	b299      	uxth	r1, r3
 8009dfc:	fb02 6101 	mla	r1, r2, r1, r6
 8009e00:	0c1e      	lsrs	r6, r3, #16
 8009e02:	0c0b      	lsrs	r3, r1, #16
 8009e04:	fb02 3306 	mla	r3, r2, r6, r3
 8009e08:	b289      	uxth	r1, r1
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e10:	4285      	cmp	r5, r0
 8009e12:	f84c 1b04 	str.w	r1, [ip], #4
 8009e16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e1a:	dcec      	bgt.n	8009df6 <__multadd+0x12>
 8009e1c:	b30e      	cbz	r6, 8009e62 <__multadd+0x7e>
 8009e1e:	68a3      	ldr	r3, [r4, #8]
 8009e20:	42ab      	cmp	r3, r5
 8009e22:	dc19      	bgt.n	8009e58 <__multadd+0x74>
 8009e24:	6861      	ldr	r1, [r4, #4]
 8009e26:	4638      	mov	r0, r7
 8009e28:	3101      	adds	r1, #1
 8009e2a:	f7ff ff79 	bl	8009d20 <_Balloc>
 8009e2e:	4680      	mov	r8, r0
 8009e30:	b928      	cbnz	r0, 8009e3e <__multadd+0x5a>
 8009e32:	4602      	mov	r2, r0
 8009e34:	4b0c      	ldr	r3, [pc, #48]	@ (8009e68 <__multadd+0x84>)
 8009e36:	480d      	ldr	r0, [pc, #52]	@ (8009e6c <__multadd+0x88>)
 8009e38:	21ba      	movs	r1, #186	@ 0xba
 8009e3a:	f000 fdaf 	bl	800a99c <__assert_func>
 8009e3e:	6922      	ldr	r2, [r4, #16]
 8009e40:	3202      	adds	r2, #2
 8009e42:	f104 010c 	add.w	r1, r4, #12
 8009e46:	0092      	lsls	r2, r2, #2
 8009e48:	300c      	adds	r0, #12
 8009e4a:	f000 fd99 	bl	800a980 <memcpy>
 8009e4e:	4621      	mov	r1, r4
 8009e50:	4638      	mov	r0, r7
 8009e52:	f7ff ffa5 	bl	8009da0 <_Bfree>
 8009e56:	4644      	mov	r4, r8
 8009e58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009e5c:	3501      	adds	r5, #1
 8009e5e:	615e      	str	r6, [r3, #20]
 8009e60:	6125      	str	r5, [r4, #16]
 8009e62:	4620      	mov	r0, r4
 8009e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e68:	0800ad50 	.word	0x0800ad50
 8009e6c:	0800ad61 	.word	0x0800ad61

08009e70 <__hi0bits>:
 8009e70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009e74:	4603      	mov	r3, r0
 8009e76:	bf36      	itet	cc
 8009e78:	0403      	lslcc	r3, r0, #16
 8009e7a:	2000      	movcs	r0, #0
 8009e7c:	2010      	movcc	r0, #16
 8009e7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e82:	bf3c      	itt	cc
 8009e84:	021b      	lslcc	r3, r3, #8
 8009e86:	3008      	addcc	r0, #8
 8009e88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e8c:	bf3c      	itt	cc
 8009e8e:	011b      	lslcc	r3, r3, #4
 8009e90:	3004      	addcc	r0, #4
 8009e92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e96:	bf3c      	itt	cc
 8009e98:	009b      	lslcc	r3, r3, #2
 8009e9a:	3002      	addcc	r0, #2
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	db05      	blt.n	8009eac <__hi0bits+0x3c>
 8009ea0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009ea4:	f100 0001 	add.w	r0, r0, #1
 8009ea8:	bf08      	it	eq
 8009eaa:	2020      	moveq	r0, #32
 8009eac:	4770      	bx	lr

08009eae <__lo0bits>:
 8009eae:	6803      	ldr	r3, [r0, #0]
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	f013 0007 	ands.w	r0, r3, #7
 8009eb6:	d00b      	beq.n	8009ed0 <__lo0bits+0x22>
 8009eb8:	07d9      	lsls	r1, r3, #31
 8009eba:	d421      	bmi.n	8009f00 <__lo0bits+0x52>
 8009ebc:	0798      	lsls	r0, r3, #30
 8009ebe:	bf49      	itett	mi
 8009ec0:	085b      	lsrmi	r3, r3, #1
 8009ec2:	089b      	lsrpl	r3, r3, #2
 8009ec4:	2001      	movmi	r0, #1
 8009ec6:	6013      	strmi	r3, [r2, #0]
 8009ec8:	bf5c      	itt	pl
 8009eca:	6013      	strpl	r3, [r2, #0]
 8009ecc:	2002      	movpl	r0, #2
 8009ece:	4770      	bx	lr
 8009ed0:	b299      	uxth	r1, r3
 8009ed2:	b909      	cbnz	r1, 8009ed8 <__lo0bits+0x2a>
 8009ed4:	0c1b      	lsrs	r3, r3, #16
 8009ed6:	2010      	movs	r0, #16
 8009ed8:	b2d9      	uxtb	r1, r3
 8009eda:	b909      	cbnz	r1, 8009ee0 <__lo0bits+0x32>
 8009edc:	3008      	adds	r0, #8
 8009ede:	0a1b      	lsrs	r3, r3, #8
 8009ee0:	0719      	lsls	r1, r3, #28
 8009ee2:	bf04      	itt	eq
 8009ee4:	091b      	lsreq	r3, r3, #4
 8009ee6:	3004      	addeq	r0, #4
 8009ee8:	0799      	lsls	r1, r3, #30
 8009eea:	bf04      	itt	eq
 8009eec:	089b      	lsreq	r3, r3, #2
 8009eee:	3002      	addeq	r0, #2
 8009ef0:	07d9      	lsls	r1, r3, #31
 8009ef2:	d403      	bmi.n	8009efc <__lo0bits+0x4e>
 8009ef4:	085b      	lsrs	r3, r3, #1
 8009ef6:	f100 0001 	add.w	r0, r0, #1
 8009efa:	d003      	beq.n	8009f04 <__lo0bits+0x56>
 8009efc:	6013      	str	r3, [r2, #0]
 8009efe:	4770      	bx	lr
 8009f00:	2000      	movs	r0, #0
 8009f02:	4770      	bx	lr
 8009f04:	2020      	movs	r0, #32
 8009f06:	4770      	bx	lr

08009f08 <__i2b>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	2101      	movs	r1, #1
 8009f0e:	f7ff ff07 	bl	8009d20 <_Balloc>
 8009f12:	4602      	mov	r2, r0
 8009f14:	b928      	cbnz	r0, 8009f22 <__i2b+0x1a>
 8009f16:	4b05      	ldr	r3, [pc, #20]	@ (8009f2c <__i2b+0x24>)
 8009f18:	4805      	ldr	r0, [pc, #20]	@ (8009f30 <__i2b+0x28>)
 8009f1a:	f240 1145 	movw	r1, #325	@ 0x145
 8009f1e:	f000 fd3d 	bl	800a99c <__assert_func>
 8009f22:	2301      	movs	r3, #1
 8009f24:	6144      	str	r4, [r0, #20]
 8009f26:	6103      	str	r3, [r0, #16]
 8009f28:	bd10      	pop	{r4, pc}
 8009f2a:	bf00      	nop
 8009f2c:	0800ad50 	.word	0x0800ad50
 8009f30:	0800ad61 	.word	0x0800ad61

08009f34 <__multiply>:
 8009f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f38:	4617      	mov	r7, r2
 8009f3a:	690a      	ldr	r2, [r1, #16]
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	bfa8      	it	ge
 8009f42:	463b      	movge	r3, r7
 8009f44:	4689      	mov	r9, r1
 8009f46:	bfa4      	itt	ge
 8009f48:	460f      	movge	r7, r1
 8009f4a:	4699      	movge	r9, r3
 8009f4c:	693d      	ldr	r5, [r7, #16]
 8009f4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	6879      	ldr	r1, [r7, #4]
 8009f56:	eb05 060a 	add.w	r6, r5, sl
 8009f5a:	42b3      	cmp	r3, r6
 8009f5c:	b085      	sub	sp, #20
 8009f5e:	bfb8      	it	lt
 8009f60:	3101      	addlt	r1, #1
 8009f62:	f7ff fedd 	bl	8009d20 <_Balloc>
 8009f66:	b930      	cbnz	r0, 8009f76 <__multiply+0x42>
 8009f68:	4602      	mov	r2, r0
 8009f6a:	4b41      	ldr	r3, [pc, #260]	@ (800a070 <__multiply+0x13c>)
 8009f6c:	4841      	ldr	r0, [pc, #260]	@ (800a074 <__multiply+0x140>)
 8009f6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009f72:	f000 fd13 	bl	800a99c <__assert_func>
 8009f76:	f100 0414 	add.w	r4, r0, #20
 8009f7a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009f7e:	4623      	mov	r3, r4
 8009f80:	2200      	movs	r2, #0
 8009f82:	4573      	cmp	r3, lr
 8009f84:	d320      	bcc.n	8009fc8 <__multiply+0x94>
 8009f86:	f107 0814 	add.w	r8, r7, #20
 8009f8a:	f109 0114 	add.w	r1, r9, #20
 8009f8e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009f92:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009f96:	9302      	str	r3, [sp, #8]
 8009f98:	1beb      	subs	r3, r5, r7
 8009f9a:	3b15      	subs	r3, #21
 8009f9c:	f023 0303 	bic.w	r3, r3, #3
 8009fa0:	3304      	adds	r3, #4
 8009fa2:	3715      	adds	r7, #21
 8009fa4:	42bd      	cmp	r5, r7
 8009fa6:	bf38      	it	cc
 8009fa8:	2304      	movcc	r3, #4
 8009faa:	9301      	str	r3, [sp, #4]
 8009fac:	9b02      	ldr	r3, [sp, #8]
 8009fae:	9103      	str	r1, [sp, #12]
 8009fb0:	428b      	cmp	r3, r1
 8009fb2:	d80c      	bhi.n	8009fce <__multiply+0x9a>
 8009fb4:	2e00      	cmp	r6, #0
 8009fb6:	dd03      	ble.n	8009fc0 <__multiply+0x8c>
 8009fb8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d055      	beq.n	800a06c <__multiply+0x138>
 8009fc0:	6106      	str	r6, [r0, #16]
 8009fc2:	b005      	add	sp, #20
 8009fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc8:	f843 2b04 	str.w	r2, [r3], #4
 8009fcc:	e7d9      	b.n	8009f82 <__multiply+0x4e>
 8009fce:	f8b1 a000 	ldrh.w	sl, [r1]
 8009fd2:	f1ba 0f00 	cmp.w	sl, #0
 8009fd6:	d01f      	beq.n	800a018 <__multiply+0xe4>
 8009fd8:	46c4      	mov	ip, r8
 8009fda:	46a1      	mov	r9, r4
 8009fdc:	2700      	movs	r7, #0
 8009fde:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009fe2:	f8d9 3000 	ldr.w	r3, [r9]
 8009fe6:	fa1f fb82 	uxth.w	fp, r2
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	fb0a 330b 	mla	r3, sl, fp, r3
 8009ff0:	443b      	add	r3, r7
 8009ff2:	f8d9 7000 	ldr.w	r7, [r9]
 8009ff6:	0c12      	lsrs	r2, r2, #16
 8009ff8:	0c3f      	lsrs	r7, r7, #16
 8009ffa:	fb0a 7202 	mla	r2, sl, r2, r7
 8009ffe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a002:	b29b      	uxth	r3, r3
 800a004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a008:	4565      	cmp	r5, ip
 800a00a:	f849 3b04 	str.w	r3, [r9], #4
 800a00e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a012:	d8e4      	bhi.n	8009fde <__multiply+0xaa>
 800a014:	9b01      	ldr	r3, [sp, #4]
 800a016:	50e7      	str	r7, [r4, r3]
 800a018:	9b03      	ldr	r3, [sp, #12]
 800a01a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a01e:	3104      	adds	r1, #4
 800a020:	f1b9 0f00 	cmp.w	r9, #0
 800a024:	d020      	beq.n	800a068 <__multiply+0x134>
 800a026:	6823      	ldr	r3, [r4, #0]
 800a028:	4647      	mov	r7, r8
 800a02a:	46a4      	mov	ip, r4
 800a02c:	f04f 0a00 	mov.w	sl, #0
 800a030:	f8b7 b000 	ldrh.w	fp, [r7]
 800a034:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a038:	fb09 220b 	mla	r2, r9, fp, r2
 800a03c:	4452      	add	r2, sl
 800a03e:	b29b      	uxth	r3, r3
 800a040:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a044:	f84c 3b04 	str.w	r3, [ip], #4
 800a048:	f857 3b04 	ldr.w	r3, [r7], #4
 800a04c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a050:	f8bc 3000 	ldrh.w	r3, [ip]
 800a054:	fb09 330a 	mla	r3, r9, sl, r3
 800a058:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a05c:	42bd      	cmp	r5, r7
 800a05e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a062:	d8e5      	bhi.n	800a030 <__multiply+0xfc>
 800a064:	9a01      	ldr	r2, [sp, #4]
 800a066:	50a3      	str	r3, [r4, r2]
 800a068:	3404      	adds	r4, #4
 800a06a:	e79f      	b.n	8009fac <__multiply+0x78>
 800a06c:	3e01      	subs	r6, #1
 800a06e:	e7a1      	b.n	8009fb4 <__multiply+0x80>
 800a070:	0800ad50 	.word	0x0800ad50
 800a074:	0800ad61 	.word	0x0800ad61

0800a078 <__pow5mult>:
 800a078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a07c:	4615      	mov	r5, r2
 800a07e:	f012 0203 	ands.w	r2, r2, #3
 800a082:	4607      	mov	r7, r0
 800a084:	460e      	mov	r6, r1
 800a086:	d007      	beq.n	800a098 <__pow5mult+0x20>
 800a088:	4c25      	ldr	r4, [pc, #148]	@ (800a120 <__pow5mult+0xa8>)
 800a08a:	3a01      	subs	r2, #1
 800a08c:	2300      	movs	r3, #0
 800a08e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a092:	f7ff fea7 	bl	8009de4 <__multadd>
 800a096:	4606      	mov	r6, r0
 800a098:	10ad      	asrs	r5, r5, #2
 800a09a:	d03d      	beq.n	800a118 <__pow5mult+0xa0>
 800a09c:	69fc      	ldr	r4, [r7, #28]
 800a09e:	b97c      	cbnz	r4, 800a0c0 <__pow5mult+0x48>
 800a0a0:	2010      	movs	r0, #16
 800a0a2:	f7ff fd87 	bl	8009bb4 <malloc>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	61f8      	str	r0, [r7, #28]
 800a0aa:	b928      	cbnz	r0, 800a0b8 <__pow5mult+0x40>
 800a0ac:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <__pow5mult+0xac>)
 800a0ae:	481e      	ldr	r0, [pc, #120]	@ (800a128 <__pow5mult+0xb0>)
 800a0b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a0b4:	f000 fc72 	bl	800a99c <__assert_func>
 800a0b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a0bc:	6004      	str	r4, [r0, #0]
 800a0be:	60c4      	str	r4, [r0, #12]
 800a0c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a0c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a0c8:	b94c      	cbnz	r4, 800a0de <__pow5mult+0x66>
 800a0ca:	f240 2171 	movw	r1, #625	@ 0x271
 800a0ce:	4638      	mov	r0, r7
 800a0d0:	f7ff ff1a 	bl	8009f08 <__i2b>
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0da:	4604      	mov	r4, r0
 800a0dc:	6003      	str	r3, [r0, #0]
 800a0de:	f04f 0900 	mov.w	r9, #0
 800a0e2:	07eb      	lsls	r3, r5, #31
 800a0e4:	d50a      	bpl.n	800a0fc <__pow5mult+0x84>
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	4622      	mov	r2, r4
 800a0ea:	4638      	mov	r0, r7
 800a0ec:	f7ff ff22 	bl	8009f34 <__multiply>
 800a0f0:	4631      	mov	r1, r6
 800a0f2:	4680      	mov	r8, r0
 800a0f4:	4638      	mov	r0, r7
 800a0f6:	f7ff fe53 	bl	8009da0 <_Bfree>
 800a0fa:	4646      	mov	r6, r8
 800a0fc:	106d      	asrs	r5, r5, #1
 800a0fe:	d00b      	beq.n	800a118 <__pow5mult+0xa0>
 800a100:	6820      	ldr	r0, [r4, #0]
 800a102:	b938      	cbnz	r0, 800a114 <__pow5mult+0x9c>
 800a104:	4622      	mov	r2, r4
 800a106:	4621      	mov	r1, r4
 800a108:	4638      	mov	r0, r7
 800a10a:	f7ff ff13 	bl	8009f34 <__multiply>
 800a10e:	6020      	str	r0, [r4, #0]
 800a110:	f8c0 9000 	str.w	r9, [r0]
 800a114:	4604      	mov	r4, r0
 800a116:	e7e4      	b.n	800a0e2 <__pow5mult+0x6a>
 800a118:	4630      	mov	r0, r6
 800a11a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a11e:	bf00      	nop
 800a120:	0800ae14 	.word	0x0800ae14
 800a124:	0800ace1 	.word	0x0800ace1
 800a128:	0800ad61 	.word	0x0800ad61

0800a12c <__lshift>:
 800a12c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a130:	460c      	mov	r4, r1
 800a132:	6849      	ldr	r1, [r1, #4]
 800a134:	6923      	ldr	r3, [r4, #16]
 800a136:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a13a:	68a3      	ldr	r3, [r4, #8]
 800a13c:	4607      	mov	r7, r0
 800a13e:	4691      	mov	r9, r2
 800a140:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a144:	f108 0601 	add.w	r6, r8, #1
 800a148:	42b3      	cmp	r3, r6
 800a14a:	db0b      	blt.n	800a164 <__lshift+0x38>
 800a14c:	4638      	mov	r0, r7
 800a14e:	f7ff fde7 	bl	8009d20 <_Balloc>
 800a152:	4605      	mov	r5, r0
 800a154:	b948      	cbnz	r0, 800a16a <__lshift+0x3e>
 800a156:	4602      	mov	r2, r0
 800a158:	4b28      	ldr	r3, [pc, #160]	@ (800a1fc <__lshift+0xd0>)
 800a15a:	4829      	ldr	r0, [pc, #164]	@ (800a200 <__lshift+0xd4>)
 800a15c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a160:	f000 fc1c 	bl	800a99c <__assert_func>
 800a164:	3101      	adds	r1, #1
 800a166:	005b      	lsls	r3, r3, #1
 800a168:	e7ee      	b.n	800a148 <__lshift+0x1c>
 800a16a:	2300      	movs	r3, #0
 800a16c:	f100 0114 	add.w	r1, r0, #20
 800a170:	f100 0210 	add.w	r2, r0, #16
 800a174:	4618      	mov	r0, r3
 800a176:	4553      	cmp	r3, sl
 800a178:	db33      	blt.n	800a1e2 <__lshift+0xb6>
 800a17a:	6920      	ldr	r0, [r4, #16]
 800a17c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a180:	f104 0314 	add.w	r3, r4, #20
 800a184:	f019 091f 	ands.w	r9, r9, #31
 800a188:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a18c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a190:	d02b      	beq.n	800a1ea <__lshift+0xbe>
 800a192:	f1c9 0e20 	rsb	lr, r9, #32
 800a196:	468a      	mov	sl, r1
 800a198:	2200      	movs	r2, #0
 800a19a:	6818      	ldr	r0, [r3, #0]
 800a19c:	fa00 f009 	lsl.w	r0, r0, r9
 800a1a0:	4310      	orrs	r0, r2
 800a1a2:	f84a 0b04 	str.w	r0, [sl], #4
 800a1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1aa:	459c      	cmp	ip, r3
 800a1ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800a1b0:	d8f3      	bhi.n	800a19a <__lshift+0x6e>
 800a1b2:	ebac 0304 	sub.w	r3, ip, r4
 800a1b6:	3b15      	subs	r3, #21
 800a1b8:	f023 0303 	bic.w	r3, r3, #3
 800a1bc:	3304      	adds	r3, #4
 800a1be:	f104 0015 	add.w	r0, r4, #21
 800a1c2:	4560      	cmp	r0, ip
 800a1c4:	bf88      	it	hi
 800a1c6:	2304      	movhi	r3, #4
 800a1c8:	50ca      	str	r2, [r1, r3]
 800a1ca:	b10a      	cbz	r2, 800a1d0 <__lshift+0xa4>
 800a1cc:	f108 0602 	add.w	r6, r8, #2
 800a1d0:	3e01      	subs	r6, #1
 800a1d2:	4638      	mov	r0, r7
 800a1d4:	612e      	str	r6, [r5, #16]
 800a1d6:	4621      	mov	r1, r4
 800a1d8:	f7ff fde2 	bl	8009da0 <_Bfree>
 800a1dc:	4628      	mov	r0, r5
 800a1de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	e7c5      	b.n	800a176 <__lshift+0x4a>
 800a1ea:	3904      	subs	r1, #4
 800a1ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1f4:	459c      	cmp	ip, r3
 800a1f6:	d8f9      	bhi.n	800a1ec <__lshift+0xc0>
 800a1f8:	e7ea      	b.n	800a1d0 <__lshift+0xa4>
 800a1fa:	bf00      	nop
 800a1fc:	0800ad50 	.word	0x0800ad50
 800a200:	0800ad61 	.word	0x0800ad61

0800a204 <__mcmp>:
 800a204:	690a      	ldr	r2, [r1, #16]
 800a206:	4603      	mov	r3, r0
 800a208:	6900      	ldr	r0, [r0, #16]
 800a20a:	1a80      	subs	r0, r0, r2
 800a20c:	b530      	push	{r4, r5, lr}
 800a20e:	d10e      	bne.n	800a22e <__mcmp+0x2a>
 800a210:	3314      	adds	r3, #20
 800a212:	3114      	adds	r1, #20
 800a214:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a218:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a21c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a220:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a224:	4295      	cmp	r5, r2
 800a226:	d003      	beq.n	800a230 <__mcmp+0x2c>
 800a228:	d205      	bcs.n	800a236 <__mcmp+0x32>
 800a22a:	f04f 30ff 	mov.w	r0, #4294967295
 800a22e:	bd30      	pop	{r4, r5, pc}
 800a230:	42a3      	cmp	r3, r4
 800a232:	d3f3      	bcc.n	800a21c <__mcmp+0x18>
 800a234:	e7fb      	b.n	800a22e <__mcmp+0x2a>
 800a236:	2001      	movs	r0, #1
 800a238:	e7f9      	b.n	800a22e <__mcmp+0x2a>
	...

0800a23c <__mdiff>:
 800a23c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a240:	4689      	mov	r9, r1
 800a242:	4606      	mov	r6, r0
 800a244:	4611      	mov	r1, r2
 800a246:	4648      	mov	r0, r9
 800a248:	4614      	mov	r4, r2
 800a24a:	f7ff ffdb 	bl	800a204 <__mcmp>
 800a24e:	1e05      	subs	r5, r0, #0
 800a250:	d112      	bne.n	800a278 <__mdiff+0x3c>
 800a252:	4629      	mov	r1, r5
 800a254:	4630      	mov	r0, r6
 800a256:	f7ff fd63 	bl	8009d20 <_Balloc>
 800a25a:	4602      	mov	r2, r0
 800a25c:	b928      	cbnz	r0, 800a26a <__mdiff+0x2e>
 800a25e:	4b3f      	ldr	r3, [pc, #252]	@ (800a35c <__mdiff+0x120>)
 800a260:	f240 2137 	movw	r1, #567	@ 0x237
 800a264:	483e      	ldr	r0, [pc, #248]	@ (800a360 <__mdiff+0x124>)
 800a266:	f000 fb99 	bl	800a99c <__assert_func>
 800a26a:	2301      	movs	r3, #1
 800a26c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a270:	4610      	mov	r0, r2
 800a272:	b003      	add	sp, #12
 800a274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a278:	bfbc      	itt	lt
 800a27a:	464b      	movlt	r3, r9
 800a27c:	46a1      	movlt	r9, r4
 800a27e:	4630      	mov	r0, r6
 800a280:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a284:	bfba      	itte	lt
 800a286:	461c      	movlt	r4, r3
 800a288:	2501      	movlt	r5, #1
 800a28a:	2500      	movge	r5, #0
 800a28c:	f7ff fd48 	bl	8009d20 <_Balloc>
 800a290:	4602      	mov	r2, r0
 800a292:	b918      	cbnz	r0, 800a29c <__mdiff+0x60>
 800a294:	4b31      	ldr	r3, [pc, #196]	@ (800a35c <__mdiff+0x120>)
 800a296:	f240 2145 	movw	r1, #581	@ 0x245
 800a29a:	e7e3      	b.n	800a264 <__mdiff+0x28>
 800a29c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a2a0:	6926      	ldr	r6, [r4, #16]
 800a2a2:	60c5      	str	r5, [r0, #12]
 800a2a4:	f109 0310 	add.w	r3, r9, #16
 800a2a8:	f109 0514 	add.w	r5, r9, #20
 800a2ac:	f104 0e14 	add.w	lr, r4, #20
 800a2b0:	f100 0b14 	add.w	fp, r0, #20
 800a2b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a2b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a2bc:	9301      	str	r3, [sp, #4]
 800a2be:	46d9      	mov	r9, fp
 800a2c0:	f04f 0c00 	mov.w	ip, #0
 800a2c4:	9b01      	ldr	r3, [sp, #4]
 800a2c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a2ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a2ce:	9301      	str	r3, [sp, #4]
 800a2d0:	fa1f f38a 	uxth.w	r3, sl
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	b283      	uxth	r3, r0
 800a2d8:	1acb      	subs	r3, r1, r3
 800a2da:	0c00      	lsrs	r0, r0, #16
 800a2dc:	4463      	add	r3, ip
 800a2de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a2e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a2e6:	b29b      	uxth	r3, r3
 800a2e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a2ec:	4576      	cmp	r6, lr
 800a2ee:	f849 3b04 	str.w	r3, [r9], #4
 800a2f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2f6:	d8e5      	bhi.n	800a2c4 <__mdiff+0x88>
 800a2f8:	1b33      	subs	r3, r6, r4
 800a2fa:	3b15      	subs	r3, #21
 800a2fc:	f023 0303 	bic.w	r3, r3, #3
 800a300:	3415      	adds	r4, #21
 800a302:	3304      	adds	r3, #4
 800a304:	42a6      	cmp	r6, r4
 800a306:	bf38      	it	cc
 800a308:	2304      	movcc	r3, #4
 800a30a:	441d      	add	r5, r3
 800a30c:	445b      	add	r3, fp
 800a30e:	461e      	mov	r6, r3
 800a310:	462c      	mov	r4, r5
 800a312:	4544      	cmp	r4, r8
 800a314:	d30e      	bcc.n	800a334 <__mdiff+0xf8>
 800a316:	f108 0103 	add.w	r1, r8, #3
 800a31a:	1b49      	subs	r1, r1, r5
 800a31c:	f021 0103 	bic.w	r1, r1, #3
 800a320:	3d03      	subs	r5, #3
 800a322:	45a8      	cmp	r8, r5
 800a324:	bf38      	it	cc
 800a326:	2100      	movcc	r1, #0
 800a328:	440b      	add	r3, r1
 800a32a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a32e:	b191      	cbz	r1, 800a356 <__mdiff+0x11a>
 800a330:	6117      	str	r7, [r2, #16]
 800a332:	e79d      	b.n	800a270 <__mdiff+0x34>
 800a334:	f854 1b04 	ldr.w	r1, [r4], #4
 800a338:	46e6      	mov	lr, ip
 800a33a:	0c08      	lsrs	r0, r1, #16
 800a33c:	fa1c fc81 	uxtah	ip, ip, r1
 800a340:	4471      	add	r1, lr
 800a342:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a346:	b289      	uxth	r1, r1
 800a348:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a34c:	f846 1b04 	str.w	r1, [r6], #4
 800a350:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a354:	e7dd      	b.n	800a312 <__mdiff+0xd6>
 800a356:	3f01      	subs	r7, #1
 800a358:	e7e7      	b.n	800a32a <__mdiff+0xee>
 800a35a:	bf00      	nop
 800a35c:	0800ad50 	.word	0x0800ad50
 800a360:	0800ad61 	.word	0x0800ad61

0800a364 <__d2b>:
 800a364:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a368:	460f      	mov	r7, r1
 800a36a:	2101      	movs	r1, #1
 800a36c:	ec59 8b10 	vmov	r8, r9, d0
 800a370:	4616      	mov	r6, r2
 800a372:	f7ff fcd5 	bl	8009d20 <_Balloc>
 800a376:	4604      	mov	r4, r0
 800a378:	b930      	cbnz	r0, 800a388 <__d2b+0x24>
 800a37a:	4602      	mov	r2, r0
 800a37c:	4b23      	ldr	r3, [pc, #140]	@ (800a40c <__d2b+0xa8>)
 800a37e:	4824      	ldr	r0, [pc, #144]	@ (800a410 <__d2b+0xac>)
 800a380:	f240 310f 	movw	r1, #783	@ 0x30f
 800a384:	f000 fb0a 	bl	800a99c <__assert_func>
 800a388:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a38c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a390:	b10d      	cbz	r5, 800a396 <__d2b+0x32>
 800a392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	f1b8 0300 	subs.w	r3, r8, #0
 800a39c:	d023      	beq.n	800a3e6 <__d2b+0x82>
 800a39e:	4668      	mov	r0, sp
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	f7ff fd84 	bl	8009eae <__lo0bits>
 800a3a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a3aa:	b1d0      	cbz	r0, 800a3e2 <__d2b+0x7e>
 800a3ac:	f1c0 0320 	rsb	r3, r0, #32
 800a3b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b4:	430b      	orrs	r3, r1
 800a3b6:	40c2      	lsrs	r2, r0
 800a3b8:	6163      	str	r3, [r4, #20]
 800a3ba:	9201      	str	r2, [sp, #4]
 800a3bc:	9b01      	ldr	r3, [sp, #4]
 800a3be:	61a3      	str	r3, [r4, #24]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	bf0c      	ite	eq
 800a3c4:	2201      	moveq	r2, #1
 800a3c6:	2202      	movne	r2, #2
 800a3c8:	6122      	str	r2, [r4, #16]
 800a3ca:	b1a5      	cbz	r5, 800a3f6 <__d2b+0x92>
 800a3cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a3d0:	4405      	add	r5, r0
 800a3d2:	603d      	str	r5, [r7, #0]
 800a3d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a3d8:	6030      	str	r0, [r6, #0]
 800a3da:	4620      	mov	r0, r4
 800a3dc:	b003      	add	sp, #12
 800a3de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3e2:	6161      	str	r1, [r4, #20]
 800a3e4:	e7ea      	b.n	800a3bc <__d2b+0x58>
 800a3e6:	a801      	add	r0, sp, #4
 800a3e8:	f7ff fd61 	bl	8009eae <__lo0bits>
 800a3ec:	9b01      	ldr	r3, [sp, #4]
 800a3ee:	6163      	str	r3, [r4, #20]
 800a3f0:	3020      	adds	r0, #32
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	e7e8      	b.n	800a3c8 <__d2b+0x64>
 800a3f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a3fe:	6038      	str	r0, [r7, #0]
 800a400:	6918      	ldr	r0, [r3, #16]
 800a402:	f7ff fd35 	bl	8009e70 <__hi0bits>
 800a406:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a40a:	e7e5      	b.n	800a3d8 <__d2b+0x74>
 800a40c:	0800ad50 	.word	0x0800ad50
 800a410:	0800ad61 	.word	0x0800ad61

0800a414 <__sfputc_r>:
 800a414:	6893      	ldr	r3, [r2, #8]
 800a416:	3b01      	subs	r3, #1
 800a418:	2b00      	cmp	r3, #0
 800a41a:	b410      	push	{r4}
 800a41c:	6093      	str	r3, [r2, #8]
 800a41e:	da08      	bge.n	800a432 <__sfputc_r+0x1e>
 800a420:	6994      	ldr	r4, [r2, #24]
 800a422:	42a3      	cmp	r3, r4
 800a424:	db01      	blt.n	800a42a <__sfputc_r+0x16>
 800a426:	290a      	cmp	r1, #10
 800a428:	d103      	bne.n	800a432 <__sfputc_r+0x1e>
 800a42a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a42e:	f7fe bbf2 	b.w	8008c16 <__swbuf_r>
 800a432:	6813      	ldr	r3, [r2, #0]
 800a434:	1c58      	adds	r0, r3, #1
 800a436:	6010      	str	r0, [r2, #0]
 800a438:	7019      	strb	r1, [r3, #0]
 800a43a:	4608      	mov	r0, r1
 800a43c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a440:	4770      	bx	lr

0800a442 <__sfputs_r>:
 800a442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a444:	4606      	mov	r6, r0
 800a446:	460f      	mov	r7, r1
 800a448:	4614      	mov	r4, r2
 800a44a:	18d5      	adds	r5, r2, r3
 800a44c:	42ac      	cmp	r4, r5
 800a44e:	d101      	bne.n	800a454 <__sfputs_r+0x12>
 800a450:	2000      	movs	r0, #0
 800a452:	e007      	b.n	800a464 <__sfputs_r+0x22>
 800a454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a458:	463a      	mov	r2, r7
 800a45a:	4630      	mov	r0, r6
 800a45c:	f7ff ffda 	bl	800a414 <__sfputc_r>
 800a460:	1c43      	adds	r3, r0, #1
 800a462:	d1f3      	bne.n	800a44c <__sfputs_r+0xa>
 800a464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a468 <_vfiprintf_r>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	460d      	mov	r5, r1
 800a46e:	b09d      	sub	sp, #116	@ 0x74
 800a470:	4614      	mov	r4, r2
 800a472:	4698      	mov	r8, r3
 800a474:	4606      	mov	r6, r0
 800a476:	b118      	cbz	r0, 800a480 <_vfiprintf_r+0x18>
 800a478:	6a03      	ldr	r3, [r0, #32]
 800a47a:	b90b      	cbnz	r3, 800a480 <_vfiprintf_r+0x18>
 800a47c:	f7fe fada 	bl	8008a34 <__sinit>
 800a480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a482:	07d9      	lsls	r1, r3, #31
 800a484:	d405      	bmi.n	800a492 <_vfiprintf_r+0x2a>
 800a486:	89ab      	ldrh	r3, [r5, #12]
 800a488:	059a      	lsls	r2, r3, #22
 800a48a:	d402      	bmi.n	800a492 <_vfiprintf_r+0x2a>
 800a48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a48e:	f7fe fcea 	bl	8008e66 <__retarget_lock_acquire_recursive>
 800a492:	89ab      	ldrh	r3, [r5, #12]
 800a494:	071b      	lsls	r3, r3, #28
 800a496:	d501      	bpl.n	800a49c <_vfiprintf_r+0x34>
 800a498:	692b      	ldr	r3, [r5, #16]
 800a49a:	b99b      	cbnz	r3, 800a4c4 <_vfiprintf_r+0x5c>
 800a49c:	4629      	mov	r1, r5
 800a49e:	4630      	mov	r0, r6
 800a4a0:	f7fe fbf8 	bl	8008c94 <__swsetup_r>
 800a4a4:	b170      	cbz	r0, 800a4c4 <_vfiprintf_r+0x5c>
 800a4a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4a8:	07dc      	lsls	r4, r3, #31
 800a4aa:	d504      	bpl.n	800a4b6 <_vfiprintf_r+0x4e>
 800a4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b0:	b01d      	add	sp, #116	@ 0x74
 800a4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b6:	89ab      	ldrh	r3, [r5, #12]
 800a4b8:	0598      	lsls	r0, r3, #22
 800a4ba:	d4f7      	bmi.n	800a4ac <_vfiprintf_r+0x44>
 800a4bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4be:	f7fe fcd3 	bl	8008e68 <__retarget_lock_release_recursive>
 800a4c2:	e7f3      	b.n	800a4ac <_vfiprintf_r+0x44>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4c8:	2320      	movs	r3, #32
 800a4ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4d2:	2330      	movs	r3, #48	@ 0x30
 800a4d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a684 <_vfiprintf_r+0x21c>
 800a4d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4dc:	f04f 0901 	mov.w	r9, #1
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	469a      	mov	sl, r3
 800a4e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e8:	b10a      	cbz	r2, 800a4ee <_vfiprintf_r+0x86>
 800a4ea:	2a25      	cmp	r2, #37	@ 0x25
 800a4ec:	d1f9      	bne.n	800a4e2 <_vfiprintf_r+0x7a>
 800a4ee:	ebba 0b04 	subs.w	fp, sl, r4
 800a4f2:	d00b      	beq.n	800a50c <_vfiprintf_r+0xa4>
 800a4f4:	465b      	mov	r3, fp
 800a4f6:	4622      	mov	r2, r4
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ffa1 	bl	800a442 <__sfputs_r>
 800a500:	3001      	adds	r0, #1
 800a502:	f000 80a7 	beq.w	800a654 <_vfiprintf_r+0x1ec>
 800a506:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a508:	445a      	add	r2, fp
 800a50a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a50c:	f89a 3000 	ldrb.w	r3, [sl]
 800a510:	2b00      	cmp	r3, #0
 800a512:	f000 809f 	beq.w	800a654 <_vfiprintf_r+0x1ec>
 800a516:	2300      	movs	r3, #0
 800a518:	f04f 32ff 	mov.w	r2, #4294967295
 800a51c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a520:	f10a 0a01 	add.w	sl, sl, #1
 800a524:	9304      	str	r3, [sp, #16]
 800a526:	9307      	str	r3, [sp, #28]
 800a528:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a52c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a52e:	4654      	mov	r4, sl
 800a530:	2205      	movs	r2, #5
 800a532:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a536:	4853      	ldr	r0, [pc, #332]	@ (800a684 <_vfiprintf_r+0x21c>)
 800a538:	f7f5 fe6a 	bl	8000210 <memchr>
 800a53c:	9a04      	ldr	r2, [sp, #16]
 800a53e:	b9d8      	cbnz	r0, 800a578 <_vfiprintf_r+0x110>
 800a540:	06d1      	lsls	r1, r2, #27
 800a542:	bf44      	itt	mi
 800a544:	2320      	movmi	r3, #32
 800a546:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a54a:	0713      	lsls	r3, r2, #28
 800a54c:	bf44      	itt	mi
 800a54e:	232b      	movmi	r3, #43	@ 0x2b
 800a550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a554:	f89a 3000 	ldrb.w	r3, [sl]
 800a558:	2b2a      	cmp	r3, #42	@ 0x2a
 800a55a:	d015      	beq.n	800a588 <_vfiprintf_r+0x120>
 800a55c:	9a07      	ldr	r2, [sp, #28]
 800a55e:	4654      	mov	r4, sl
 800a560:	2000      	movs	r0, #0
 800a562:	f04f 0c0a 	mov.w	ip, #10
 800a566:	4621      	mov	r1, r4
 800a568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a56c:	3b30      	subs	r3, #48	@ 0x30
 800a56e:	2b09      	cmp	r3, #9
 800a570:	d94b      	bls.n	800a60a <_vfiprintf_r+0x1a2>
 800a572:	b1b0      	cbz	r0, 800a5a2 <_vfiprintf_r+0x13a>
 800a574:	9207      	str	r2, [sp, #28]
 800a576:	e014      	b.n	800a5a2 <_vfiprintf_r+0x13a>
 800a578:	eba0 0308 	sub.w	r3, r0, r8
 800a57c:	fa09 f303 	lsl.w	r3, r9, r3
 800a580:	4313      	orrs	r3, r2
 800a582:	9304      	str	r3, [sp, #16]
 800a584:	46a2      	mov	sl, r4
 800a586:	e7d2      	b.n	800a52e <_vfiprintf_r+0xc6>
 800a588:	9b03      	ldr	r3, [sp, #12]
 800a58a:	1d19      	adds	r1, r3, #4
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	9103      	str	r1, [sp, #12]
 800a590:	2b00      	cmp	r3, #0
 800a592:	bfbb      	ittet	lt
 800a594:	425b      	neglt	r3, r3
 800a596:	f042 0202 	orrlt.w	r2, r2, #2
 800a59a:	9307      	strge	r3, [sp, #28]
 800a59c:	9307      	strlt	r3, [sp, #28]
 800a59e:	bfb8      	it	lt
 800a5a0:	9204      	strlt	r2, [sp, #16]
 800a5a2:	7823      	ldrb	r3, [r4, #0]
 800a5a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5a6:	d10a      	bne.n	800a5be <_vfiprintf_r+0x156>
 800a5a8:	7863      	ldrb	r3, [r4, #1]
 800a5aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5ac:	d132      	bne.n	800a614 <_vfiprintf_r+0x1ac>
 800a5ae:	9b03      	ldr	r3, [sp, #12]
 800a5b0:	1d1a      	adds	r2, r3, #4
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	9203      	str	r2, [sp, #12]
 800a5b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5ba:	3402      	adds	r4, #2
 800a5bc:	9305      	str	r3, [sp, #20]
 800a5be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a694 <_vfiprintf_r+0x22c>
 800a5c2:	7821      	ldrb	r1, [r4, #0]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	4650      	mov	r0, sl
 800a5c8:	f7f5 fe22 	bl	8000210 <memchr>
 800a5cc:	b138      	cbz	r0, 800a5de <_vfiprintf_r+0x176>
 800a5ce:	9b04      	ldr	r3, [sp, #16]
 800a5d0:	eba0 000a 	sub.w	r0, r0, sl
 800a5d4:	2240      	movs	r2, #64	@ 0x40
 800a5d6:	4082      	lsls	r2, r0
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	3401      	adds	r4, #1
 800a5dc:	9304      	str	r3, [sp, #16]
 800a5de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e2:	4829      	ldr	r0, [pc, #164]	@ (800a688 <_vfiprintf_r+0x220>)
 800a5e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5e8:	2206      	movs	r2, #6
 800a5ea:	f7f5 fe11 	bl	8000210 <memchr>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	d03f      	beq.n	800a672 <_vfiprintf_r+0x20a>
 800a5f2:	4b26      	ldr	r3, [pc, #152]	@ (800a68c <_vfiprintf_r+0x224>)
 800a5f4:	bb1b      	cbnz	r3, 800a63e <_vfiprintf_r+0x1d6>
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	3307      	adds	r3, #7
 800a5fa:	f023 0307 	bic.w	r3, r3, #7
 800a5fe:	3308      	adds	r3, #8
 800a600:	9303      	str	r3, [sp, #12]
 800a602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a604:	443b      	add	r3, r7
 800a606:	9309      	str	r3, [sp, #36]	@ 0x24
 800a608:	e76a      	b.n	800a4e0 <_vfiprintf_r+0x78>
 800a60a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a60e:	460c      	mov	r4, r1
 800a610:	2001      	movs	r0, #1
 800a612:	e7a8      	b.n	800a566 <_vfiprintf_r+0xfe>
 800a614:	2300      	movs	r3, #0
 800a616:	3401      	adds	r4, #1
 800a618:	9305      	str	r3, [sp, #20]
 800a61a:	4619      	mov	r1, r3
 800a61c:	f04f 0c0a 	mov.w	ip, #10
 800a620:	4620      	mov	r0, r4
 800a622:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a626:	3a30      	subs	r2, #48	@ 0x30
 800a628:	2a09      	cmp	r2, #9
 800a62a:	d903      	bls.n	800a634 <_vfiprintf_r+0x1cc>
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d0c6      	beq.n	800a5be <_vfiprintf_r+0x156>
 800a630:	9105      	str	r1, [sp, #20]
 800a632:	e7c4      	b.n	800a5be <_vfiprintf_r+0x156>
 800a634:	fb0c 2101 	mla	r1, ip, r1, r2
 800a638:	4604      	mov	r4, r0
 800a63a:	2301      	movs	r3, #1
 800a63c:	e7f0      	b.n	800a620 <_vfiprintf_r+0x1b8>
 800a63e:	ab03      	add	r3, sp, #12
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	462a      	mov	r2, r5
 800a644:	4b12      	ldr	r3, [pc, #72]	@ (800a690 <_vfiprintf_r+0x228>)
 800a646:	a904      	add	r1, sp, #16
 800a648:	4630      	mov	r0, r6
 800a64a:	f7fd fdb1 	bl	80081b0 <_printf_float>
 800a64e:	4607      	mov	r7, r0
 800a650:	1c78      	adds	r0, r7, #1
 800a652:	d1d6      	bne.n	800a602 <_vfiprintf_r+0x19a>
 800a654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a656:	07d9      	lsls	r1, r3, #31
 800a658:	d405      	bmi.n	800a666 <_vfiprintf_r+0x1fe>
 800a65a:	89ab      	ldrh	r3, [r5, #12]
 800a65c:	059a      	lsls	r2, r3, #22
 800a65e:	d402      	bmi.n	800a666 <_vfiprintf_r+0x1fe>
 800a660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a662:	f7fe fc01 	bl	8008e68 <__retarget_lock_release_recursive>
 800a666:	89ab      	ldrh	r3, [r5, #12]
 800a668:	065b      	lsls	r3, r3, #25
 800a66a:	f53f af1f 	bmi.w	800a4ac <_vfiprintf_r+0x44>
 800a66e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a670:	e71e      	b.n	800a4b0 <_vfiprintf_r+0x48>
 800a672:	ab03      	add	r3, sp, #12
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	462a      	mov	r2, r5
 800a678:	4b05      	ldr	r3, [pc, #20]	@ (800a690 <_vfiprintf_r+0x228>)
 800a67a:	a904      	add	r1, sp, #16
 800a67c:	4630      	mov	r0, r6
 800a67e:	f7fe f82f 	bl	80086e0 <_printf_i>
 800a682:	e7e4      	b.n	800a64e <_vfiprintf_r+0x1e6>
 800a684:	0800adba 	.word	0x0800adba
 800a688:	0800adc4 	.word	0x0800adc4
 800a68c:	080081b1 	.word	0x080081b1
 800a690:	0800a443 	.word	0x0800a443
 800a694:	0800adc0 	.word	0x0800adc0

0800a698 <__sflush_r>:
 800a698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6a0:	0716      	lsls	r6, r2, #28
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	460c      	mov	r4, r1
 800a6a6:	d454      	bmi.n	800a752 <__sflush_r+0xba>
 800a6a8:	684b      	ldr	r3, [r1, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	dc02      	bgt.n	800a6b4 <__sflush_r+0x1c>
 800a6ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	dd48      	ble.n	800a746 <__sflush_r+0xae>
 800a6b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6b6:	2e00      	cmp	r6, #0
 800a6b8:	d045      	beq.n	800a746 <__sflush_r+0xae>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a6c0:	682f      	ldr	r7, [r5, #0]
 800a6c2:	6a21      	ldr	r1, [r4, #32]
 800a6c4:	602b      	str	r3, [r5, #0]
 800a6c6:	d030      	beq.n	800a72a <__sflush_r+0x92>
 800a6c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6ca:	89a3      	ldrh	r3, [r4, #12]
 800a6cc:	0759      	lsls	r1, r3, #29
 800a6ce:	d505      	bpl.n	800a6dc <__sflush_r+0x44>
 800a6d0:	6863      	ldr	r3, [r4, #4]
 800a6d2:	1ad2      	subs	r2, r2, r3
 800a6d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6d6:	b10b      	cbz	r3, 800a6dc <__sflush_r+0x44>
 800a6d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6da:	1ad2      	subs	r2, r2, r3
 800a6dc:	2300      	movs	r3, #0
 800a6de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a6e0:	6a21      	ldr	r1, [r4, #32]
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	47b0      	blx	r6
 800a6e6:	1c43      	adds	r3, r0, #1
 800a6e8:	89a3      	ldrh	r3, [r4, #12]
 800a6ea:	d106      	bne.n	800a6fa <__sflush_r+0x62>
 800a6ec:	6829      	ldr	r1, [r5, #0]
 800a6ee:	291d      	cmp	r1, #29
 800a6f0:	d82b      	bhi.n	800a74a <__sflush_r+0xb2>
 800a6f2:	4a2a      	ldr	r2, [pc, #168]	@ (800a79c <__sflush_r+0x104>)
 800a6f4:	40ca      	lsrs	r2, r1
 800a6f6:	07d6      	lsls	r6, r2, #31
 800a6f8:	d527      	bpl.n	800a74a <__sflush_r+0xb2>
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	6062      	str	r2, [r4, #4]
 800a6fe:	04d9      	lsls	r1, r3, #19
 800a700:	6922      	ldr	r2, [r4, #16]
 800a702:	6022      	str	r2, [r4, #0]
 800a704:	d504      	bpl.n	800a710 <__sflush_r+0x78>
 800a706:	1c42      	adds	r2, r0, #1
 800a708:	d101      	bne.n	800a70e <__sflush_r+0x76>
 800a70a:	682b      	ldr	r3, [r5, #0]
 800a70c:	b903      	cbnz	r3, 800a710 <__sflush_r+0x78>
 800a70e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a712:	602f      	str	r7, [r5, #0]
 800a714:	b1b9      	cbz	r1, 800a746 <__sflush_r+0xae>
 800a716:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a71a:	4299      	cmp	r1, r3
 800a71c:	d002      	beq.n	800a724 <__sflush_r+0x8c>
 800a71e:	4628      	mov	r0, r5
 800a720:	f7ff f9fe 	bl	8009b20 <_free_r>
 800a724:	2300      	movs	r3, #0
 800a726:	6363      	str	r3, [r4, #52]	@ 0x34
 800a728:	e00d      	b.n	800a746 <__sflush_r+0xae>
 800a72a:	2301      	movs	r3, #1
 800a72c:	4628      	mov	r0, r5
 800a72e:	47b0      	blx	r6
 800a730:	4602      	mov	r2, r0
 800a732:	1c50      	adds	r0, r2, #1
 800a734:	d1c9      	bne.n	800a6ca <__sflush_r+0x32>
 800a736:	682b      	ldr	r3, [r5, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d0c6      	beq.n	800a6ca <__sflush_r+0x32>
 800a73c:	2b1d      	cmp	r3, #29
 800a73e:	d001      	beq.n	800a744 <__sflush_r+0xac>
 800a740:	2b16      	cmp	r3, #22
 800a742:	d11e      	bne.n	800a782 <__sflush_r+0xea>
 800a744:	602f      	str	r7, [r5, #0]
 800a746:	2000      	movs	r0, #0
 800a748:	e022      	b.n	800a790 <__sflush_r+0xf8>
 800a74a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a74e:	b21b      	sxth	r3, r3
 800a750:	e01b      	b.n	800a78a <__sflush_r+0xf2>
 800a752:	690f      	ldr	r7, [r1, #16]
 800a754:	2f00      	cmp	r7, #0
 800a756:	d0f6      	beq.n	800a746 <__sflush_r+0xae>
 800a758:	0793      	lsls	r3, r2, #30
 800a75a:	680e      	ldr	r6, [r1, #0]
 800a75c:	bf08      	it	eq
 800a75e:	694b      	ldreq	r3, [r1, #20]
 800a760:	600f      	str	r7, [r1, #0]
 800a762:	bf18      	it	ne
 800a764:	2300      	movne	r3, #0
 800a766:	eba6 0807 	sub.w	r8, r6, r7
 800a76a:	608b      	str	r3, [r1, #8]
 800a76c:	f1b8 0f00 	cmp.w	r8, #0
 800a770:	dde9      	ble.n	800a746 <__sflush_r+0xae>
 800a772:	6a21      	ldr	r1, [r4, #32]
 800a774:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a776:	4643      	mov	r3, r8
 800a778:	463a      	mov	r2, r7
 800a77a:	4628      	mov	r0, r5
 800a77c:	47b0      	blx	r6
 800a77e:	2800      	cmp	r0, #0
 800a780:	dc08      	bgt.n	800a794 <__sflush_r+0xfc>
 800a782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a78a:	81a3      	strh	r3, [r4, #12]
 800a78c:	f04f 30ff 	mov.w	r0, #4294967295
 800a790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a794:	4407      	add	r7, r0
 800a796:	eba8 0800 	sub.w	r8, r8, r0
 800a79a:	e7e7      	b.n	800a76c <__sflush_r+0xd4>
 800a79c:	20400001 	.word	0x20400001

0800a7a0 <_fflush_r>:
 800a7a0:	b538      	push	{r3, r4, r5, lr}
 800a7a2:	690b      	ldr	r3, [r1, #16]
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	b913      	cbnz	r3, 800a7b0 <_fflush_r+0x10>
 800a7aa:	2500      	movs	r5, #0
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	bd38      	pop	{r3, r4, r5, pc}
 800a7b0:	b118      	cbz	r0, 800a7ba <_fflush_r+0x1a>
 800a7b2:	6a03      	ldr	r3, [r0, #32]
 800a7b4:	b90b      	cbnz	r3, 800a7ba <_fflush_r+0x1a>
 800a7b6:	f7fe f93d 	bl	8008a34 <__sinit>
 800a7ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d0f3      	beq.n	800a7aa <_fflush_r+0xa>
 800a7c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a7c4:	07d0      	lsls	r0, r2, #31
 800a7c6:	d404      	bmi.n	800a7d2 <_fflush_r+0x32>
 800a7c8:	0599      	lsls	r1, r3, #22
 800a7ca:	d402      	bmi.n	800a7d2 <_fflush_r+0x32>
 800a7cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ce:	f7fe fb4a 	bl	8008e66 <__retarget_lock_acquire_recursive>
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	4621      	mov	r1, r4
 800a7d6:	f7ff ff5f 	bl	800a698 <__sflush_r>
 800a7da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7dc:	07da      	lsls	r2, r3, #31
 800a7de:	4605      	mov	r5, r0
 800a7e0:	d4e4      	bmi.n	800a7ac <_fflush_r+0xc>
 800a7e2:	89a3      	ldrh	r3, [r4, #12]
 800a7e4:	059b      	lsls	r3, r3, #22
 800a7e6:	d4e1      	bmi.n	800a7ac <_fflush_r+0xc>
 800a7e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ea:	f7fe fb3d 	bl	8008e68 <__retarget_lock_release_recursive>
 800a7ee:	e7dd      	b.n	800a7ac <_fflush_r+0xc>

0800a7f0 <__swhatbuf_r>:
 800a7f0:	b570      	push	{r4, r5, r6, lr}
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f8:	2900      	cmp	r1, #0
 800a7fa:	b096      	sub	sp, #88	@ 0x58
 800a7fc:	4615      	mov	r5, r2
 800a7fe:	461e      	mov	r6, r3
 800a800:	da0d      	bge.n	800a81e <__swhatbuf_r+0x2e>
 800a802:	89a3      	ldrh	r3, [r4, #12]
 800a804:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a808:	f04f 0100 	mov.w	r1, #0
 800a80c:	bf14      	ite	ne
 800a80e:	2340      	movne	r3, #64	@ 0x40
 800a810:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a814:	2000      	movs	r0, #0
 800a816:	6031      	str	r1, [r6, #0]
 800a818:	602b      	str	r3, [r5, #0]
 800a81a:	b016      	add	sp, #88	@ 0x58
 800a81c:	bd70      	pop	{r4, r5, r6, pc}
 800a81e:	466a      	mov	r2, sp
 800a820:	f000 f87c 	bl	800a91c <_fstat_r>
 800a824:	2800      	cmp	r0, #0
 800a826:	dbec      	blt.n	800a802 <__swhatbuf_r+0x12>
 800a828:	9901      	ldr	r1, [sp, #4]
 800a82a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a82e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a832:	4259      	negs	r1, r3
 800a834:	4159      	adcs	r1, r3
 800a836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a83a:	e7eb      	b.n	800a814 <__swhatbuf_r+0x24>

0800a83c <__smakebuf_r>:
 800a83c:	898b      	ldrh	r3, [r1, #12]
 800a83e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a840:	079d      	lsls	r5, r3, #30
 800a842:	4606      	mov	r6, r0
 800a844:	460c      	mov	r4, r1
 800a846:	d507      	bpl.n	800a858 <__smakebuf_r+0x1c>
 800a848:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	6123      	str	r3, [r4, #16]
 800a850:	2301      	movs	r3, #1
 800a852:	6163      	str	r3, [r4, #20]
 800a854:	b003      	add	sp, #12
 800a856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a858:	ab01      	add	r3, sp, #4
 800a85a:	466a      	mov	r2, sp
 800a85c:	f7ff ffc8 	bl	800a7f0 <__swhatbuf_r>
 800a860:	9f00      	ldr	r7, [sp, #0]
 800a862:	4605      	mov	r5, r0
 800a864:	4639      	mov	r1, r7
 800a866:	4630      	mov	r0, r6
 800a868:	f7ff f9ce 	bl	8009c08 <_malloc_r>
 800a86c:	b948      	cbnz	r0, 800a882 <__smakebuf_r+0x46>
 800a86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a872:	059a      	lsls	r2, r3, #22
 800a874:	d4ee      	bmi.n	800a854 <__smakebuf_r+0x18>
 800a876:	f023 0303 	bic.w	r3, r3, #3
 800a87a:	f043 0302 	orr.w	r3, r3, #2
 800a87e:	81a3      	strh	r3, [r4, #12]
 800a880:	e7e2      	b.n	800a848 <__smakebuf_r+0xc>
 800a882:	89a3      	ldrh	r3, [r4, #12]
 800a884:	6020      	str	r0, [r4, #0]
 800a886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a88a:	81a3      	strh	r3, [r4, #12]
 800a88c:	9b01      	ldr	r3, [sp, #4]
 800a88e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a892:	b15b      	cbz	r3, 800a8ac <__smakebuf_r+0x70>
 800a894:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a898:	4630      	mov	r0, r6
 800a89a:	f000 f851 	bl	800a940 <_isatty_r>
 800a89e:	b128      	cbz	r0, 800a8ac <__smakebuf_r+0x70>
 800a8a0:	89a3      	ldrh	r3, [r4, #12]
 800a8a2:	f023 0303 	bic.w	r3, r3, #3
 800a8a6:	f043 0301 	orr.w	r3, r3, #1
 800a8aa:	81a3      	strh	r3, [r4, #12]
 800a8ac:	89a3      	ldrh	r3, [r4, #12]
 800a8ae:	431d      	orrs	r5, r3
 800a8b0:	81a5      	strh	r5, [r4, #12]
 800a8b2:	e7cf      	b.n	800a854 <__smakebuf_r+0x18>

0800a8b4 <_putc_r>:
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	460d      	mov	r5, r1
 800a8b8:	4614      	mov	r4, r2
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	b118      	cbz	r0, 800a8c6 <_putc_r+0x12>
 800a8be:	6a03      	ldr	r3, [r0, #32]
 800a8c0:	b90b      	cbnz	r3, 800a8c6 <_putc_r+0x12>
 800a8c2:	f7fe f8b7 	bl	8008a34 <__sinit>
 800a8c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8c8:	07d8      	lsls	r0, r3, #31
 800a8ca:	d405      	bmi.n	800a8d8 <_putc_r+0x24>
 800a8cc:	89a3      	ldrh	r3, [r4, #12]
 800a8ce:	0599      	lsls	r1, r3, #22
 800a8d0:	d402      	bmi.n	800a8d8 <_putc_r+0x24>
 800a8d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8d4:	f7fe fac7 	bl	8008e66 <__retarget_lock_acquire_recursive>
 800a8d8:	68a3      	ldr	r3, [r4, #8]
 800a8da:	3b01      	subs	r3, #1
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	60a3      	str	r3, [r4, #8]
 800a8e0:	da05      	bge.n	800a8ee <_putc_r+0x3a>
 800a8e2:	69a2      	ldr	r2, [r4, #24]
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	db12      	blt.n	800a90e <_putc_r+0x5a>
 800a8e8:	b2eb      	uxtb	r3, r5
 800a8ea:	2b0a      	cmp	r3, #10
 800a8ec:	d00f      	beq.n	800a90e <_putc_r+0x5a>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	1c5a      	adds	r2, r3, #1
 800a8f2:	6022      	str	r2, [r4, #0]
 800a8f4:	701d      	strb	r5, [r3, #0]
 800a8f6:	b2ed      	uxtb	r5, r5
 800a8f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8fa:	07da      	lsls	r2, r3, #31
 800a8fc:	d405      	bmi.n	800a90a <_putc_r+0x56>
 800a8fe:	89a3      	ldrh	r3, [r4, #12]
 800a900:	059b      	lsls	r3, r3, #22
 800a902:	d402      	bmi.n	800a90a <_putc_r+0x56>
 800a904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a906:	f7fe faaf 	bl	8008e68 <__retarget_lock_release_recursive>
 800a90a:	4628      	mov	r0, r5
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	4629      	mov	r1, r5
 800a910:	4622      	mov	r2, r4
 800a912:	4630      	mov	r0, r6
 800a914:	f7fe f97f 	bl	8008c16 <__swbuf_r>
 800a918:	4605      	mov	r5, r0
 800a91a:	e7ed      	b.n	800a8f8 <_putc_r+0x44>

0800a91c <_fstat_r>:
 800a91c:	b538      	push	{r3, r4, r5, lr}
 800a91e:	4d07      	ldr	r5, [pc, #28]	@ (800a93c <_fstat_r+0x20>)
 800a920:	2300      	movs	r3, #0
 800a922:	4604      	mov	r4, r0
 800a924:	4608      	mov	r0, r1
 800a926:	4611      	mov	r1, r2
 800a928:	602b      	str	r3, [r5, #0]
 800a92a:	f7f7 fdeb 	bl	8002504 <_fstat>
 800a92e:	1c43      	adds	r3, r0, #1
 800a930:	d102      	bne.n	800a938 <_fstat_r+0x1c>
 800a932:	682b      	ldr	r3, [r5, #0]
 800a934:	b103      	cbz	r3, 800a938 <_fstat_r+0x1c>
 800a936:	6023      	str	r3, [r4, #0]
 800a938:	bd38      	pop	{r3, r4, r5, pc}
 800a93a:	bf00      	nop
 800a93c:	2000069c 	.word	0x2000069c

0800a940 <_isatty_r>:
 800a940:	b538      	push	{r3, r4, r5, lr}
 800a942:	4d06      	ldr	r5, [pc, #24]	@ (800a95c <_isatty_r+0x1c>)
 800a944:	2300      	movs	r3, #0
 800a946:	4604      	mov	r4, r0
 800a948:	4608      	mov	r0, r1
 800a94a:	602b      	str	r3, [r5, #0]
 800a94c:	f7f7 fdea 	bl	8002524 <_isatty>
 800a950:	1c43      	adds	r3, r0, #1
 800a952:	d102      	bne.n	800a95a <_isatty_r+0x1a>
 800a954:	682b      	ldr	r3, [r5, #0]
 800a956:	b103      	cbz	r3, 800a95a <_isatty_r+0x1a>
 800a958:	6023      	str	r3, [r4, #0]
 800a95a:	bd38      	pop	{r3, r4, r5, pc}
 800a95c:	2000069c 	.word	0x2000069c

0800a960 <_sbrk_r>:
 800a960:	b538      	push	{r3, r4, r5, lr}
 800a962:	4d06      	ldr	r5, [pc, #24]	@ (800a97c <_sbrk_r+0x1c>)
 800a964:	2300      	movs	r3, #0
 800a966:	4604      	mov	r4, r0
 800a968:	4608      	mov	r0, r1
 800a96a:	602b      	str	r3, [r5, #0]
 800a96c:	f7f7 fdf2 	bl	8002554 <_sbrk>
 800a970:	1c43      	adds	r3, r0, #1
 800a972:	d102      	bne.n	800a97a <_sbrk_r+0x1a>
 800a974:	682b      	ldr	r3, [r5, #0]
 800a976:	b103      	cbz	r3, 800a97a <_sbrk_r+0x1a>
 800a978:	6023      	str	r3, [r4, #0]
 800a97a:	bd38      	pop	{r3, r4, r5, pc}
 800a97c:	2000069c 	.word	0x2000069c

0800a980 <memcpy>:
 800a980:	440a      	add	r2, r1
 800a982:	4291      	cmp	r1, r2
 800a984:	f100 33ff 	add.w	r3, r0, #4294967295
 800a988:	d100      	bne.n	800a98c <memcpy+0xc>
 800a98a:	4770      	bx	lr
 800a98c:	b510      	push	{r4, lr}
 800a98e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a992:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a996:	4291      	cmp	r1, r2
 800a998:	d1f9      	bne.n	800a98e <memcpy+0xe>
 800a99a:	bd10      	pop	{r4, pc}

0800a99c <__assert_func>:
 800a99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a99e:	4614      	mov	r4, r2
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	4b09      	ldr	r3, [pc, #36]	@ (800a9c8 <__assert_func+0x2c>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	68d8      	ldr	r0, [r3, #12]
 800a9aa:	b14c      	cbz	r4, 800a9c0 <__assert_func+0x24>
 800a9ac:	4b07      	ldr	r3, [pc, #28]	@ (800a9cc <__assert_func+0x30>)
 800a9ae:	9100      	str	r1, [sp, #0]
 800a9b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9b4:	4906      	ldr	r1, [pc, #24]	@ (800a9d0 <__assert_func+0x34>)
 800a9b6:	462b      	mov	r3, r5
 800a9b8:	f000 f842 	bl	800aa40 <fiprintf>
 800a9bc:	f000 f852 	bl	800aa64 <abort>
 800a9c0:	4b04      	ldr	r3, [pc, #16]	@ (800a9d4 <__assert_func+0x38>)
 800a9c2:	461c      	mov	r4, r3
 800a9c4:	e7f3      	b.n	800a9ae <__assert_func+0x12>
 800a9c6:	bf00      	nop
 800a9c8:	20000028 	.word	0x20000028
 800a9cc:	0800add5 	.word	0x0800add5
 800a9d0:	0800ade2 	.word	0x0800ade2
 800a9d4:	0800ae10 	.word	0x0800ae10

0800a9d8 <_calloc_r>:
 800a9d8:	b570      	push	{r4, r5, r6, lr}
 800a9da:	fba1 5402 	umull	r5, r4, r1, r2
 800a9de:	b934      	cbnz	r4, 800a9ee <_calloc_r+0x16>
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	f7ff f911 	bl	8009c08 <_malloc_r>
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	b928      	cbnz	r0, 800a9f6 <_calloc_r+0x1e>
 800a9ea:	4630      	mov	r0, r6
 800a9ec:	bd70      	pop	{r4, r5, r6, pc}
 800a9ee:	220c      	movs	r2, #12
 800a9f0:	6002      	str	r2, [r0, #0]
 800a9f2:	2600      	movs	r6, #0
 800a9f4:	e7f9      	b.n	800a9ea <_calloc_r+0x12>
 800a9f6:	462a      	mov	r2, r5
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	f7fe f9a1 	bl	8008d40 <memset>
 800a9fe:	e7f4      	b.n	800a9ea <_calloc_r+0x12>

0800aa00 <__ascii_mbtowc>:
 800aa00:	b082      	sub	sp, #8
 800aa02:	b901      	cbnz	r1, 800aa06 <__ascii_mbtowc+0x6>
 800aa04:	a901      	add	r1, sp, #4
 800aa06:	b142      	cbz	r2, 800aa1a <__ascii_mbtowc+0x1a>
 800aa08:	b14b      	cbz	r3, 800aa1e <__ascii_mbtowc+0x1e>
 800aa0a:	7813      	ldrb	r3, [r2, #0]
 800aa0c:	600b      	str	r3, [r1, #0]
 800aa0e:	7812      	ldrb	r2, [r2, #0]
 800aa10:	1e10      	subs	r0, r2, #0
 800aa12:	bf18      	it	ne
 800aa14:	2001      	movne	r0, #1
 800aa16:	b002      	add	sp, #8
 800aa18:	4770      	bx	lr
 800aa1a:	4610      	mov	r0, r2
 800aa1c:	e7fb      	b.n	800aa16 <__ascii_mbtowc+0x16>
 800aa1e:	f06f 0001 	mvn.w	r0, #1
 800aa22:	e7f8      	b.n	800aa16 <__ascii_mbtowc+0x16>

0800aa24 <__ascii_wctomb>:
 800aa24:	4603      	mov	r3, r0
 800aa26:	4608      	mov	r0, r1
 800aa28:	b141      	cbz	r1, 800aa3c <__ascii_wctomb+0x18>
 800aa2a:	2aff      	cmp	r2, #255	@ 0xff
 800aa2c:	d904      	bls.n	800aa38 <__ascii_wctomb+0x14>
 800aa2e:	228a      	movs	r2, #138	@ 0x8a
 800aa30:	601a      	str	r2, [r3, #0]
 800aa32:	f04f 30ff 	mov.w	r0, #4294967295
 800aa36:	4770      	bx	lr
 800aa38:	700a      	strb	r2, [r1, #0]
 800aa3a:	2001      	movs	r0, #1
 800aa3c:	4770      	bx	lr
	...

0800aa40 <fiprintf>:
 800aa40:	b40e      	push	{r1, r2, r3}
 800aa42:	b503      	push	{r0, r1, lr}
 800aa44:	4601      	mov	r1, r0
 800aa46:	ab03      	add	r3, sp, #12
 800aa48:	4805      	ldr	r0, [pc, #20]	@ (800aa60 <fiprintf+0x20>)
 800aa4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa4e:	6800      	ldr	r0, [r0, #0]
 800aa50:	9301      	str	r3, [sp, #4]
 800aa52:	f7ff fd09 	bl	800a468 <_vfiprintf_r>
 800aa56:	b002      	add	sp, #8
 800aa58:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa5c:	b003      	add	sp, #12
 800aa5e:	4770      	bx	lr
 800aa60:	20000028 	.word	0x20000028

0800aa64 <abort>:
 800aa64:	b508      	push	{r3, lr}
 800aa66:	2006      	movs	r0, #6
 800aa68:	f000 f82c 	bl	800aac4 <raise>
 800aa6c:	2001      	movs	r0, #1
 800aa6e:	f7f7 fcf9 	bl	8002464 <_exit>

0800aa72 <_raise_r>:
 800aa72:	291f      	cmp	r1, #31
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4605      	mov	r5, r0
 800aa78:	460c      	mov	r4, r1
 800aa7a:	d904      	bls.n	800aa86 <_raise_r+0x14>
 800aa7c:	2316      	movs	r3, #22
 800aa7e:	6003      	str	r3, [r0, #0]
 800aa80:	f04f 30ff 	mov.w	r0, #4294967295
 800aa84:	bd38      	pop	{r3, r4, r5, pc}
 800aa86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aa88:	b112      	cbz	r2, 800aa90 <_raise_r+0x1e>
 800aa8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa8e:	b94b      	cbnz	r3, 800aaa4 <_raise_r+0x32>
 800aa90:	4628      	mov	r0, r5
 800aa92:	f000 f831 	bl	800aaf8 <_getpid_r>
 800aa96:	4622      	mov	r2, r4
 800aa98:	4601      	mov	r1, r0
 800aa9a:	4628      	mov	r0, r5
 800aa9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aaa0:	f000 b818 	b.w	800aad4 <_kill_r>
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d00a      	beq.n	800aabe <_raise_r+0x4c>
 800aaa8:	1c59      	adds	r1, r3, #1
 800aaaa:	d103      	bne.n	800aab4 <_raise_r+0x42>
 800aaac:	2316      	movs	r3, #22
 800aaae:	6003      	str	r3, [r0, #0]
 800aab0:	2001      	movs	r0, #1
 800aab2:	e7e7      	b.n	800aa84 <_raise_r+0x12>
 800aab4:	2100      	movs	r1, #0
 800aab6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aaba:	4620      	mov	r0, r4
 800aabc:	4798      	blx	r3
 800aabe:	2000      	movs	r0, #0
 800aac0:	e7e0      	b.n	800aa84 <_raise_r+0x12>
	...

0800aac4 <raise>:
 800aac4:	4b02      	ldr	r3, [pc, #8]	@ (800aad0 <raise+0xc>)
 800aac6:	4601      	mov	r1, r0
 800aac8:	6818      	ldr	r0, [r3, #0]
 800aaca:	f7ff bfd2 	b.w	800aa72 <_raise_r>
 800aace:	bf00      	nop
 800aad0:	20000028 	.word	0x20000028

0800aad4 <_kill_r>:
 800aad4:	b538      	push	{r3, r4, r5, lr}
 800aad6:	4d07      	ldr	r5, [pc, #28]	@ (800aaf4 <_kill_r+0x20>)
 800aad8:	2300      	movs	r3, #0
 800aada:	4604      	mov	r4, r0
 800aadc:	4608      	mov	r0, r1
 800aade:	4611      	mov	r1, r2
 800aae0:	602b      	str	r3, [r5, #0]
 800aae2:	f7f7 fcaf 	bl	8002444 <_kill>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d102      	bne.n	800aaf0 <_kill_r+0x1c>
 800aaea:	682b      	ldr	r3, [r5, #0]
 800aaec:	b103      	cbz	r3, 800aaf0 <_kill_r+0x1c>
 800aaee:	6023      	str	r3, [r4, #0]
 800aaf0:	bd38      	pop	{r3, r4, r5, pc}
 800aaf2:	bf00      	nop
 800aaf4:	2000069c 	.word	0x2000069c

0800aaf8 <_getpid_r>:
 800aaf8:	f7f7 bc9c 	b.w	8002434 <_getpid>

0800aafc <_init>:
 800aafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aafe:	bf00      	nop
 800ab00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab02:	bc08      	pop	{r3}
 800ab04:	469e      	mov	lr, r3
 800ab06:	4770      	bx	lr

0800ab08 <_fini>:
 800ab08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab0a:	bf00      	nop
 800ab0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab0e:	bc08      	pop	{r3}
 800ab10:	469e      	mov	lr, r3
 800ab12:	4770      	bx	lr
