#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Apr 05 22:42:52 2014
# Process ID: 7956
# Log file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-491] No black box instances found for design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'.
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
WARNING: [Netlist 29-5] Replacement cell view : fir_compiler_0 has additional ports (m_axis_data_tdata[16]) not seen in its original version.
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.oen_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:94010]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[11].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104797]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[16].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104833]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[13].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104869]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[18].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104905]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[5].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104941]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[0].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:104977]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[20].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105013]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[7].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105049]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[12].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105085]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[19].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105121]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[14].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105157]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[6].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105193]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[1].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105229]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[21].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105265]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[8].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105301]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[3].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105337]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[15].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105373]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[10].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105409]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[17].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105445]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[2].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105481]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[22].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105517]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[9].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105553]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.addr_pad/v[4].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105589]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'ethpads.emdc_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:105943]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'etxc_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:106005]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'ethpads.etxen_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:106039]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.ub_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:106073]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.cs_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:385903]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'ua1.dsutx_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:423150]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.wri_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:428669]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'ethpads.etxd_pad/v[1].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:428703]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'ethpads.etxd_pad/v[0].x0/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:428739]
WARNING: [Constraints 18-549] Could not create 'slew' constraint because cell 'mgpads.lb_pad/xcv.x0' is not directly connected to top level port. 'slew' is ignored by Vivado but preserved inside the database. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:432534]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:434925]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:434935]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.edf:434946]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp/leon3mp.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-7956-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iopad' instantiated as 'ethpads.emdio_pad' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.vhd:524]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iopadv' instantiated as 'bdr2' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3mp.vhd:436]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clkgen_virtex7' instantiated as 'xc7l.v' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/clkgen.vhd:92]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unisim_inpad' instantiated as 'xcv.x0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/inpad.vhd:49]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unisim_outpad' instantiated as 'xcv.x0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/outpad.vhd:51]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unisim_syncram_2p' instantiated as 'xc2v.x0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/syncram_2p.vhd:179]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unisim_syncram' instantiated as 'xc2v.x0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/syncram.vhd:112]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'unisim_syncram64' instantiated as 'nopar.s64.xc2v.x0' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/syncram64.vhd:120]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'gen_mult_pipe' instantiated as 'pipe2.arch0.dwm' [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/lib/techmap/maps/techmult.vhd:133]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 734.914 ; gain = 432.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 736.930 ; gain = 1.984

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net ua1.dsurx_pad/I10[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ua1.dsurx_pad/Led_OBUF[0]_inst_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][0]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][1]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][2]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[3] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][3]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][4]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[5] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][5]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[6] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][6]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[7] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][7]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][8]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/I80[9] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[tmsto][data][9]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/edclramnft.r1/dataout[10] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/edclramnft.r1/r[txlength][5]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/O6[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags0.dt0[1].dtags0/r[x][data][0][3]_i_7
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/O4[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/r[x][data][1][0]_i_1
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/O4[1] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/r[x][data][1][1]_i_1
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/O4[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/r[x][data][1][2]_i_1
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/O4[3] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/r[x][data][1][3]_i_2
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/product[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/r[x][icc][2]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/product[1] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/r[x][icc][2]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/p0/iu/I155[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/p0/iu/regs2.rl[set][0]_i_5
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/p0/iu/I156[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/p0/iu/regs2.rl[set][0]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_33_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][0]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_23_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][10]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_22_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][11]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_21_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][12]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_20_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][13]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_19_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][14]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_18_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][15]_i_5
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_17_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][16]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_16_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][17]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_15_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][18]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_14_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][19]_i_5
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_32_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][1]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_13_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][20]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_12_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][21]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_11_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][22]_i_5
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_10_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][23]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_9_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][24]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_8_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][25]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_7_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][26]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_5_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][28]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_4_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][29]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_31_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][2]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_3_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][30]_i_10
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_2_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][30]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_30_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][3]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_29_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][4]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_28_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][5]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_27_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][6]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_26_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][7]_i_3
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_25_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][8]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_24_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[e][op1][9]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][0]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][18]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][1]_i_5
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_12_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][21]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_9_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][24]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_6_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][27]_i_6
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][2]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][4]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][5]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/dataout[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][6]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_26_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][7]_i_4
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_24_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[e][op2][9]_i_4
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][0]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][10]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[14] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][14]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[15] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][15]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[16] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][16]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[17] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][17]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[18] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_2
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][1]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][2]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][3]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][4]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][5]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][6]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][7]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][8]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/ethc0/dataout[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/ethc0/r[rmsto][data][9]_i_1
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_23_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][10]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_22_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][11]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_21_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][12]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_20_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][13]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_19_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][14]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_18_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][15]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_17_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][16]_i_10
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_14_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][19]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_13_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][20]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_10_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][23]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_8_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][25]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_7_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][26]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/n_6_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x0/r[slv][hrdata][27]_i_8
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_5_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][28]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_4_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][29]_i_9
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_3_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][30]_i_7
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_2_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][31]_i_10
WARNING: [Opt 31-155] Driverless net leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/n_25_xc2v.x0 is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/r[slv][hrdata][8]_i_10
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/edclramnft.r1/dataout[10] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/edclramnft.r1/r[txaddr][10]_i_1
WARNING: [Opt 31-155] Driverless net eth0.e1/m100.u0/edclramnft.r1/dataout[11] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: eth0.e1/m100.u0/edclramnft.r1/r[txaddr][11]_i_1
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20cb668ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 756.473 ; gain = 19.543

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 171 cells.
Phase 2 Constant Propagation | Checksum: 2860f21d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 756.473 ; gain = 19.543

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1060 unconnected nets.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][16]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][17]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][18]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][19]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][20]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][21]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][22]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][23]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][24]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][25]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][26]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][27]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][28]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][29]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][30]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox bdr2 (iopadv) is driving pin D of primitive cell mg2.sr1/r_reg[data][31]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox clkgen0/xc7l.v (clkgen_virtex7) is driving pin D of primitive cell rst0/async.r_reg[0]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox clkgen0/xc7l.v (clkgen_virtex7) is driving pin C of primitive cell ahb0/r_reg[cfga11]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][16]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][26]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][27]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][28]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][29]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][30]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][31]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][17]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][18]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][19]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][20]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][21]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][22]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][23]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][24]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][25]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/r[txcnt][0]_i_2. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][10]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][11]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][12]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][13]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_19__4. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_18__6. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/r[txcnt][1]_i_3. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_31__4. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_30__4. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_29__4. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/r[txcnt][5]_i_5. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_27__5. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/r[txcnt][7]_i_4. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_25__5. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/edclramnft.r1/xc2v.x0 (unisim_syncram_2p) is driving pin I0 of primitive cell eth0.e1/m100.u0/ethc0/xc2v.x0_i_24__6. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][0]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][10]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][11]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][12]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][13]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][14]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][15]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][16]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][17]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][18]_i_2. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][19]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][1]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][20]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][21]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][22]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][23]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][24]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][25]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][26]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][27]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][28]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][29]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][2]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][30]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][31]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][3]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][4]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][5]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][6]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][7]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][8]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin I2 of primitive cell eth0.e1/m100.u0/ethc0/r[rmsto][data][9]_i_1. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][0]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][10]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][11]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][12]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][13]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][14]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][15]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][16]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][17]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][18]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][19]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][1]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][20]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][21]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][22]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][23]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][24]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
ERROR: [Opt 31-30] Blackbox eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0 (unisim_syncram_2p) is driving pin D of primitive cell eth0.e1/m100.u0/ethc0/r_reg[txdata][25]. This blackbox cannot be found in the existing library.
Resolution: Please check the input design and ensure that the specific blackbox module is defined. Once the design is modified, then re-run the Vivado flow.
INFO: [Common 17-14] Message 'Opt 31-30' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-11] Eliminated 31 unconnected cells.
Phase 3 Sweep | Checksum: 20250bbeb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 756.473 ; gain = 19.543
Implement Debug Cores | Checksum: 1e764a5ec
Logic Optimization | Checksum: 1e764a5ec
Ending Logic Optimization Task | Checksum: 20250bbeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 756.473 ; gain = 19.543
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 138 Warnings, 9 Critical Warnings and 100 Errors encountered.
opt_design failed
Found primitives driven by Empty Hierarchy Cells/Black boxes.
    while executing
"opt_design "
INFO: [Common 17-206] Exiting Vivado at Sat Apr 05 22:44:29 2014...
