Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Jan  6 21:52:42 2018
| Host         : PC-31 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 105 register/latch pins with no clock driven by root clock pin: _clk_16/curr_num_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: _display/clk_divider_reg[15]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: _setup/_clk_25MHz/curr_num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.737        0.000                      0                  187        0.167        0.000                      0                  187        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.737        0.000                      0                  187        0.167        0.000                      0                  187        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.815ns (42.848%)  route 2.421ns (57.152%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.618     5.139    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y27          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/Q
                         net (fo=22, routed)          0.781     6.377    key_de/inst/inst/Ps2Interface_i/counter[0]
    SLICE_X5Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.957 r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.957    key_de/inst/inst/Ps2Interface_i/counter_reg[4]_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.071    key_de/inst/inst/Ps2Interface_i/counter_reg[8]_i_3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.310 r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]_i_3/O[2]
                         net (fo=2, routed)           0.973     8.282    key_de/inst/inst/Ps2Interface_i/data1[11]
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.302     8.584 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_2/O
                         net (fo=1, routed)           0.667     9.251    key_de/inst/inst/Ps2Interface_i/counter[11]_i_2_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124     9.375 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.375    key_de/inst/inst/Ps2Interface_i/counter_next[11]
    SLICE_X7Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.502    14.843    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.031    15.112    key_de/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.952ns (22.501%)  route 3.279ns (77.499%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.617     5.138    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.015     6.610    key_de/inst/inst/Ps2Interface_i/counter[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.670     7.404    key_de/inst/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.528 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          0.926     8.454    key_de/inst/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     8.578 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_2/O
                         net (fo=1, routed)           0.667     9.245    key_de/inst/inst/Ps2Interface_i/counter[7]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.369 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.369    key_de/inst/inst/Ps2Interface_i/counter_next[7]
    SLICE_X4Y29          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.506    14.847    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y29          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.031    15.116    key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.952ns (22.546%)  route 3.271ns (77.454%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.617     5.138    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=8, routed)           1.015     6.610    key_de/inst/inst/Ps2Interface_i/counter[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_11/O
                         net (fo=1, routed)           0.670     7.404    key_de/inst/inst/Ps2Interface_i/counter[13]_i_11_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.528 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_7/O
                         net (fo=13, routed)          1.018     8.546    key_de/inst/inst/Ps2Interface_i/counter[13]_i_7_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.124     8.670 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_2/O
                         net (fo=1, routed)           0.567     9.237    key_de/inst/inst/Ps2Interface_i/counter[8]_i_2_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.124     9.361 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.361    key_de/inst/inst/Ps2Interface_i/counter_next[8]
    SLICE_X6Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.502    14.843    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDCE (Setup_fdce_C_D)        0.081    15.162    key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.182ns (29.372%)  route 2.842ns (70.628%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/Q
                         net (fo=6, routed)           0.986     6.587    key_de/inst/inst/Ps2Interface_i/counter[5]
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.152     6.739 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.687     7.426    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.326     7.752 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.503     8.255    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.379 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_2/O
                         net (fo=1, routed)           0.667     9.046    key_de/inst/inst/Ps2Interface_i/counter[2]_i_2_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124     9.170 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.170    key_de/inst/inst/Ps2Interface_i/counter_next[2]
    SLICE_X4Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.502    14.843    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y26          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)        0.031    15.099    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.323ns (32.831%)  route 2.707ns (67.169%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 f  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 r  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.573     8.299    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.124     8.423 f  key_de/been_break_i_2/O
                         net (fo=2, routed)           0.627     9.051    key_de/been_break_i_2_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     9.175    key_de/been_break_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.507    14.848    key_de/CLK
    SLICE_X1Y21          FDCE                                         r  key_de/been_break_reg/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.029    15.117    key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.349ns (33.262%)  route 2.707ns (66.738%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 f  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 f  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 r  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.573     8.299    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.124     8.423 f  key_de/been_break_i_2/O
                         net (fo=2, routed)           0.627     9.051    key_de/been_break_i_2_n_0
    SLICE_X1Y21          LUT3 (Prop_lut3_I1_O)        0.150     9.201 r  key_de/been_extend_i_1/O
                         net (fo=1, routed)           0.000     9.201    key_de/been_extend_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  key_de/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.507    14.848    key_de/CLK
    SLICE_X1Y21          FDCE                                         r  key_de/been_extend_reg/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y21          FDCE (Setup_fdce_C_D)        0.075    15.163    key_de/been_extend_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.199ns (32.021%)  route 2.545ns (67.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 r  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 f  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.327     8.054    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.178 r  key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.712     8.890    key_de/key[9]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.509    14.850    key_de/CLK
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.199ns (32.021%)  route 2.545ns (67.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 r  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 f  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.327     8.054    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.178 r  key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.712     8.890    key_de/key[9]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.509    14.850    key_de/CLK
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.199ns (32.021%)  route 2.545ns (67.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 r  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 f  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.327     8.054    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.178 r  key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.712     8.890    key_de/key[9]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.509    14.850    key_de/CLK
    SLICE_X1Y18          FDCE                                         r  key_de/key_reg[6]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.199ns (32.021%)  route 2.545ns (67.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.624     5.145    key_de/inst/inst/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           1.100     6.664    key_de/key_in[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.329     6.993 r  key_de/state[0]_i_3/O
                         net (fo=1, routed)           0.407     7.400    key_de/state[0]_i_3_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.327     7.727 f  key_de/state[0]_i_2/O
                         net (fo=4, routed)           0.327     8.054    key_de/state[0]_i_2_n_0
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.124     8.178 r  key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.712     8.890    key_de/key[9]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  key_de/key_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.509    14.850    key_de/CLK
    SLICE_X0Y18          FDCE                                         r  key_de/key_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.582     1.465    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y25          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.115     1.722    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[4]
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  key_de/inst/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.767    key_de/inst/inst/Ps2Interface_i/err_next
    SLICE_X2Y25          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.850     1.977    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y25          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.121     1.599    key_de/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.122     1.731    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.776 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[7]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.854     1.981    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.601    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.126     1.735    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.854     1.981    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y28          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.602    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.593     1.476    key_de/op/CLK
    SLICE_X0Y10          FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.062     1.666    key_de/op/signal_delay
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.099     1.765 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.765    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.864     1.991    key_de/op/CLK
    SLICE_X0Y10          FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091     1.567    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.226ns (74.457%)  route 0.078ns (25.543%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.583     1.466    key_de/inst/inst/clk
    SLICE_X0Y23          FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  key_de/inst/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.078     1.685    key_de/inst/inst/Ps2Interface_i/out[2]
    SLICE_X0Y23          MUXF7 (Prop_muxf7_S_O)       0.085     1.770 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    key_de/inst/inst/Ps2Interface_i_n_11
    SLICE_X0Y23          FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.851     1.978    key_de/inst/inst/clk
    SLICE_X0Y23          FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    key_de/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.332%)  route 0.150ns (44.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.583     1.466    key_de/inst/inst/clk
    SLICE_X1Y23          FDCE                                         r  key_de/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  key_de/inst/inst/tx_data_reg[7]/Q
                         net (fo=8, routed)           0.150     1.757    key_de/inst/inst/Ps2Interface_i/tx_data_reg[7]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  key_de/inst/inst/Ps2Interface_i/frame[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    key_de/inst/inst/Ps2Interface_i/p_1_in[6]
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.853     1.980    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.121     1.602    key_de/inst/inst/Ps2Interface_i/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.004%)  route 0.152ns (44.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.583     1.466    key_de/inst/inst/clk
    SLICE_X1Y23          FDCE                                         r  key_de/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  key_de/inst/inst/tx_data_reg[7]/Q
                         net (fo=8, routed)           0.152     1.759    key_de/inst/inst/Ps2Interface_i/tx_data_reg[7]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  key_de/inst/inst/Ps2Interface_i/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    key_de/inst/inst/Ps2Interface_i/p_1_in[5]
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.853     1.980    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120     1.601    key_de/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.123     1.755    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[6]
    SLICE_X1Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.853     1.980    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.070     1.551    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.966%)  route 0.152ns (45.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.582     1.465    key_de/inst/inst/clk
    SLICE_X1Y24          FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.152     1.759    key_de/inst/inst/Ps2Interface_i/tx_valid_reg
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  key_de/inst/inst/Ps2Interface_i/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    key_de/inst/inst/Ps2Interface_i/p_1_in[1]
    SLICE_X2Y24          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.850     1.977    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y24          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.121     1.599    key_de/inst/inst/Ps2Interface_i/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.966%)  route 0.152ns (45.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.582     1.465    key_de/inst/inst/clk
    SLICE_X1Y24          FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.152     1.759    key_de/inst/inst/Ps2Interface_i/tx_valid_reg
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    key_de/inst/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X2Y24          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.850     1.977    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y24          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.121     1.599    key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   _clk_16/curr_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   _clk_16/curr_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   _clk_16/curr_num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   _clk_16/curr_num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    key_de/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    key_de/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    key_de/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C



