Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 13:37:25 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 13:11:01 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:37:48 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:35:47 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:21:28 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:19:36 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:17:31 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 11:14:34 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 10:36:42 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb 22 23:31:49 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the upgrade of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb 22 23:31:49 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axi_dmac_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of zsys_axi_dmac_0_0 (analog.com:user:axi_dmac:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'DMA_AXI_PROTOCOL_SRC' from '0' to '1' has been ignored for IP 'zsys_axi_dmac_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv analog.com:user:axi_dmac:1.0 -user_name zsys_axi_dmac_0_0
set_property -dict "\
  CONFIG.ASYNC_CLK_DEST_REQ {false} \
  CONFIG.ASYNC_CLK_REQ_SRC {false} \
  CONFIG.ASYNC_CLK_SRC_DEST {false} \
  CONFIG.AXI_ID_WIDTH_DEST {4} \
  CONFIG.AXI_ID_WIDTH_SRC {4} \
  CONFIG.AXI_SLICE_DEST {false} \
  CONFIG.AXI_SLICE_SRC {false} \
  CONFIG.CYCLIC {false} \
  CONFIG.Component_Name {zsys_axi_dmac_0_0} \
  CONFIG.DISABLE_DEBUG_REGISTERS {false} \
  CONFIG.DMA_2D_TRANSFER {false} \
  CONFIG.DMA_AXI_ADDR_WIDTH {32} \
  CONFIG.DMA_AXI_PROTOCOL_DEST {0} \
  CONFIG.DMA_AXI_PROTOCOL_SRC {1} \
  CONFIG.DMA_DATA_WIDTH_DEST {64} \
  CONFIG.DMA_DATA_WIDTH_SRC {32} \
  CONFIG.DMA_LENGTH_WIDTH {24} \
  CONFIG.DMA_TYPE_DEST {0} \
  CONFIG.DMA_TYPE_SRC {1} \
  CONFIG.FIFO_SIZE {8} \
  CONFIG.ID {0} \
  CONFIG.MAX_BYTES_PER_BURST {128} \
  CONFIG.SYNC_TRANSFER_START {false} \
  CONFIG.fifo_rd_clk.ASSOCIATED_BUSIF {} \
  CONFIG.fifo_rd_clk.ASSOCIATED_RESET {} \
  CONFIG.fifo_rd_clk.CLK_DOMAIN {} \
  CONFIG.fifo_rd_clk.FREQ_HZ {100000000} \
  CONFIG.fifo_rd_clk.PHASE {0.000} \
  CONFIG.fifo_rd_signal_clock.ASSOCIATED_BUSIF {fifo_rd} \
  CONFIG.fifo_rd_signal_clock.ASSOCIATED_RESET {} \
  CONFIG.fifo_rd_signal_clock.CLK_DOMAIN {} \
  CONFIG.fifo_rd_signal_clock.FREQ_HZ {100000000} \
  CONFIG.fifo_rd_signal_clock.PHASE {0.000} \
  CONFIG.fifo_wr_clk.ASSOCIATED_BUSIF {fifo_wr} \
  CONFIG.fifo_wr_clk.ASSOCIATED_RESET {} \
  CONFIG.fifo_wr_clk.CLK_DOMAIN {} \
  CONFIG.fifo_wr_clk.FREQ_HZ {100000000} \
  CONFIG.fifo_wr_clk.PHASE {0.000} \
  CONFIG.fifo_wr_signal_clock.ASSOCIATED_BUSIF {fifo_wr} \
  CONFIG.fifo_wr_signal_clock.ASSOCIATED_RESET {} \
  CONFIG.fifo_wr_signal_clock.CLK_DOMAIN {} \
  CONFIG.fifo_wr_signal_clock.FREQ_HZ {100000000} \
  CONFIG.fifo_wr_signal_clock.PHASE {0.000} \
  CONFIG.irq.PortWidth {1} \
  CONFIG.irq.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.m_axis_aclk.ASSOCIATED_BUSIF {} \
  CONFIG.m_axis_aclk.ASSOCIATED_RESET {} \
  CONFIG.m_axis_aclk.CLK_DOMAIN {} \
  CONFIG.m_axis_aclk.FREQ_HZ {100000000} \
  CONFIG.m_axis_aclk.PHASE {0.000} \
  CONFIG.m_axis_signal_clock.ASSOCIATED_BUSIF {m_axis} \
  CONFIG.m_axis_signal_clock.ASSOCIATED_RESET {} \
  CONFIG.m_axis_signal_clock.CLK_DOMAIN {} \
  CONFIG.m_axis_signal_clock.FREQ_HZ {100000000} \
  CONFIG.m_axis_signal_clock.PHASE {0.000} \
  CONFIG.m_dest_axi.ADDR_WIDTH {32} \
  CONFIG.m_dest_axi.ARUSER_WIDTH {0} \
  CONFIG.m_dest_axi.AWUSER_WIDTH {0} \
  CONFIG.m_dest_axi.BUSER_WIDTH {0} \
  CONFIG.m_dest_axi.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.m_dest_axi.DATA_WIDTH {64} \
  CONFIG.m_dest_axi.FREQ_HZ {1e+08} \
  CONFIG.m_dest_axi.HAS_BRESP {1} \
  CONFIG.m_dest_axi.HAS_BURST {0} \
  CONFIG.m_dest_axi.HAS_CACHE {0} \
  CONFIG.m_dest_axi.HAS_LOCK {0} \
  CONFIG.m_dest_axi.HAS_PROT {0} \
  CONFIG.m_dest_axi.HAS_QOS {0} \
  CONFIG.m_dest_axi.HAS_REGION {0} \
  CONFIG.m_dest_axi.HAS_RRESP {0} \
  CONFIG.m_dest_axi.HAS_WSTRB {1} \
  CONFIG.m_dest_axi.ID_WIDTH {0} \
  CONFIG.m_dest_axi.MAX_BURST_LENGTH {16} \
  CONFIG.m_dest_axi.NUM_READ_OUTSTANDING {0} \
  CONFIG.m_dest_axi.NUM_READ_THREADS {1} \
  CONFIG.m_dest_axi.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.m_dest_axi.NUM_WRITE_THREADS {1} \
  CONFIG.m_dest_axi.PHASE {0.000} \
  CONFIG.m_dest_axi.PROTOCOL {AXI4} \
  CONFIG.m_dest_axi.READ_WRITE_MODE {WRITE_ONLY} \
  CONFIG.m_dest_axi.RUSER_BITS_PER_BYTE {0} \
  CONFIG.m_dest_axi.RUSER_WIDTH {0} \
  CONFIG.m_dest_axi.SUPPORTS_NARROW_BURST {0} \
  CONFIG.m_dest_axi.WUSER_BITS_PER_BYTE {0} \
  CONFIG.m_dest_axi.WUSER_WIDTH {0} \
  CONFIG.m_dest_axi_aclk.ASSOCIATED_BUSIF {m_dest_axi} \
  CONFIG.m_dest_axi_aclk.ASSOCIATED_RESET {m_dest_axi_aresetn} \
  CONFIG.m_dest_axi_aclk.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.m_dest_axi_aclk.FREQ_HZ {1e+08} \
  CONFIG.m_dest_axi_aclk.PHASE {0.000} \
  CONFIG.m_dest_axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.m_src_axi_aclk.ASSOCIATED_BUSIF {m_src_axi} \
  CONFIG.m_src_axi_aclk.ASSOCIATED_RESET {m_src_axi_aresetn} \
  CONFIG.m_src_axi_aclk.CLK_DOMAIN {} \
  CONFIG.m_src_axi_aclk.FREQ_HZ {100000000} \
  CONFIG.m_src_axi_aclk.PHASE {0.000} \
  CONFIG.m_src_axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.s_axi.ADDR_WIDTH {12} \
  CONFIG.s_axi.ARUSER_WIDTH {0} \
  CONFIG.s_axi.AWUSER_WIDTH {0} \
  CONFIG.s_axi.BUSER_WIDTH {0} \
  CONFIG.s_axi.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s_axi.DATA_WIDTH {32} \
  CONFIG.s_axi.FREQ_HZ {1e+08} \
  CONFIG.s_axi.HAS_BRESP {1} \
  CONFIG.s_axi.HAS_BURST {0} \
  CONFIG.s_axi.HAS_CACHE {0} \
  CONFIG.s_axi.HAS_LOCK {0} \
  CONFIG.s_axi.HAS_PROT {1} \
  CONFIG.s_axi.HAS_QOS {0} \
  CONFIG.s_axi.HAS_REGION {0} \
  CONFIG.s_axi.HAS_RRESP {1} \
  CONFIG.s_axi.HAS_WSTRB {1} \
  CONFIG.s_axi.ID_WIDTH {0} \
  CONFIG.s_axi.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi.NUM_READ_OUTSTANDING {2} \
  CONFIG.s_axi.NUM_READ_THREADS {1} \
  CONFIG.s_axi.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.s_axi.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi.PHASE {0.000} \
  CONFIG.s_axi.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi.RUSER_WIDTH {0} \
  CONFIG.s_axi.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi.WUSER_WIDTH {0} \
  CONFIG.s_axi_aclk.ASSOCIATED_BUSIF {s_axi} \
  CONFIG.s_axi_aclk.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.s_axi_aclk.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s_axi_aclk.FREQ_HZ {1e+08} \
  CONFIG.s_axi_aclk.PHASE {0.000} \
  CONFIG.s_axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.s_axis.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s_axis.FREQ_HZ {1e+08} \
  CONFIG.s_axis.HAS_TKEEP {0} \
  CONFIG.s_axis.HAS_TLAST {1} \
  CONFIG.s_axis.HAS_TREADY {1} \
  CONFIG.s_axis.HAS_TSTRB {0} \
  CONFIG.s_axis.LAYERED_METADATA {undef} \
  CONFIG.s_axis.PHASE {0.000} \
  CONFIG.s_axis.TDATA_NUM_BYTES {4} \
  CONFIG.s_axis.TDEST_WIDTH {0} \
  CONFIG.s_axis.TID_WIDTH {0} \
  CONFIG.s_axis.TUSER_WIDTH {1} \
  CONFIG.s_axis_aclk.ASSOCIATED_BUSIF {} \
  CONFIG.s_axis_aclk.ASSOCIATED_RESET {} \
  CONFIG.s_axis_aclk.CLK_DOMAIN {} \
  CONFIG.s_axis_aclk.FREQ_HZ {100000000} \
  CONFIG.s_axis_aclk.PHASE {0.000} \
  CONFIG.s_axis_signal_clock.ASSOCIATED_BUSIF {s_axis} \
  CONFIG.s_axis_signal_clock.ASSOCIATED_RESET {} \
  CONFIG.s_axis_signal_clock.CLK_DOMAIN {zsys_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s_axis_signal_clock.FREQ_HZ {1e+08} \
  CONFIG.s_axis_signal_clock.PHASE {0.000} " [get_ips zsys_axi_dmac_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jan 27 20:51:06 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the upgrade of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0) from (Rev. 10) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 15 17:22:07 2018
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'zsys_axis_adc_0_0'

1. Summary
----------

SUCCESS in the conversion of zsys_axis_adc_0_0 (user.org:user:axis_adc:1.0 (Rev. 10)) to Vivado generation flows.

