# systemverilog
SystemVerilog examples
In this repository, you will find basic systemverilog designs.
