<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lstm_new.cpp:93:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="input" LoopLoc="lstm_new.cpp:93:26" LoopName="VITIS_LOOP_93_5" ParentFunc="lstm_function(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" Length="variable" Direction="read" AccessID="inputseq" OrigID="for.body44.load.411" OrigAccess-DebugLoc="lstm_new.cpp:95:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lstm_new.cpp:104:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="output" LoopLoc="lstm_new.cpp:104:23" LoopName="VITIS_LOOP_104_6" ParentFunc="lstm_function(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" Length="variable" Direction="write" AccessID="outputseq" OrigID="for.inc70.store.11" OrigAccess-DebugLoc="lstm_new.cpp:106:12" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="lstm_new.cpp:90:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="input" LoopLoc="lstm_new.cpp:90:22" LoopName="VITIS_LOOP_90_4" ParentFunc="lstm_function(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" OrigID="inputseq" OrigAccess-DebugLoc="lstm_new.cpp:93:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lstm_new.cpp:104:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="lstm_new.cpp:104:23" LoopName="VITIS_LOOP_104_6" ParentFunc="lstm_function(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" OrigID="outputseq" OrigAccess-DebugLoc="lstm_new.cpp:104:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lstm_new.cpp:93:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" LoopLoc="lstm_new.cpp:93:26" LoopName="VITIS_LOOP_93_5" ParentFunc="lstm_function(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int)" OrigID="inputseq" OrigAccess-DebugLoc="lstm_new.cpp:93:26" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lstm_new.cpp:93:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_93_5' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="lstm_new.cpp:93:26" LoopName="VITIS_LOOP_93_5" Length="variable" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lstm_new.cpp:104:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_104_6' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="lstm_new.cpp:104:23" LoopName="VITIS_LOOP_104_6" Length="variable" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

