{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551925841104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551925841119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 21:30:40 2019 " "Processing started: Wed Mar 06 21:30:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551925841119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925841119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925841120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551925841998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551925841999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/serial_to_parallel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_subsystem " "Found entity 1: dsp_subsystem" {  } { { "dsp_subsystem.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/dsp_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/CLOCK_500.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/lab3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR50.v(194) " "Verilog HDL information at FIR50.v(194): always construct contains both blocking and non-blocking assignments" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 194 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551925855926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir50.v 1 1 " "Found 1 design units, including 1 entities, in source file fir50.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR50 " "Found entity 1: FIR50" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/multiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/divider.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/shiftregister.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551925855939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925855939 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FIR50.v(190) " "Verilog HDL Instantiation warning at FIR50.v(190): instance has no name" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 190 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1551925855941 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dsp_subsystem.v(19) " "Verilog HDL Instantiation warning at dsp_subsystem.v(19): instance has no name" {  } { { "dsp_subsystem.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/dsp_subsystem.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1551925855941 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dsp_subsystem.v(25) " "Verilog HDL Instantiation warning at dsp_subsystem.v(25): instance has no name" {  } { { "dsp_subsystem.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/dsp_subsystem.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1551925855941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR50 " "Elaborating entity \"FIR50\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551925856146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul1 FIR50.v(11) " "Verilog HDL or VHDL warning at FIR50.v(11): object \"mul1\" assigned a value but never read" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551925856159 "|FIR50"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul2 FIR50.v(12) " "Verilog HDL or VHDL warning at FIR50.v(12): object \"mul2\" assigned a value but never read" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551925856160 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(41) " "Verilog HDL assignment warning at FIR50.v(41): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856167 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(45) " "Verilog HDL assignment warning at FIR50.v(45): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856167 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(49) " "Verilog HDL assignment warning at FIR50.v(49): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856168 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(53) " "Verilog HDL assignment warning at FIR50.v(53): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856168 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(57) " "Verilog HDL assignment warning at FIR50.v(57): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856168 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(61) " "Verilog HDL assignment warning at FIR50.v(61): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856169 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(65) " "Verilog HDL assignment warning at FIR50.v(65): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856169 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(69) " "Verilog HDL assignment warning at FIR50.v(69): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856170 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(73) " "Verilog HDL assignment warning at FIR50.v(73): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856170 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(77) " "Verilog HDL assignment warning at FIR50.v(77): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856171 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(81) " "Verilog HDL assignment warning at FIR50.v(81): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856171 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(85) " "Verilog HDL assignment warning at FIR50.v(85): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856172 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(89) " "Verilog HDL assignment warning at FIR50.v(89): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856172 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(93) " "Verilog HDL assignment warning at FIR50.v(93): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856173 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(97) " "Verilog HDL assignment warning at FIR50.v(97): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856173 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(105) " "Verilog HDL assignment warning at FIR50.v(105): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856174 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(109) " "Verilog HDL assignment warning at FIR50.v(109): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856174 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(113) " "Verilog HDL assignment warning at FIR50.v(113): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856175 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(117) " "Verilog HDL assignment warning at FIR50.v(117): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856175 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(121) " "Verilog HDL assignment warning at FIR50.v(121): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856176 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(125) " "Verilog HDL assignment warning at FIR50.v(125): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856176 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(129) " "Verilog HDL assignment warning at FIR50.v(129): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856177 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(133) " "Verilog HDL assignment warning at FIR50.v(133): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856177 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(137) " "Verilog HDL assignment warning at FIR50.v(137): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856178 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(141) " "Verilog HDL assignment warning at FIR50.v(141): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856178 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(145) " "Verilog HDL assignment warning at FIR50.v(145): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856179 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(149) " "Verilog HDL assignment warning at FIR50.v(149): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856179 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(153) " "Verilog HDL assignment warning at FIR50.v(153): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856180 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(157) " "Verilog HDL assignment warning at FIR50.v(157): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856181 "|FIR50"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR50.v(161) " "Verilog HDL assignment warning at FIR50.v(161): truncated value with size 32 to match size of target (16)" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551925856181 "|FIR50"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "result FIR50.v(190) " "Verilog HDL Port Connection error at FIR50.v(190): output or inout port \"result\" must be connected to a structural net expression" {  } { { "FIR50.v" "" { Text "D:/3TB4/Lab3_hank/prelab/lab3_restored/FIR50.v" 190 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1551925856184 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551925856187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/3TB4/Lab3_hank/prelab/lab3_restored/output_files/lab3.map.smsg " "Generated suppressed messages file D:/3TB4/Lab3_hank/prelab/lab3_restored/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925856259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551925856401 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 06 21:30:56 2019 " "Processing ended: Wed Mar 06 21:30:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551925856401 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551925856401 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551925856401 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925856401 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551925857128 ""}
