Release 10.1.03 Map K.39 (lin64)
Xilinx Mapping Report File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -detail -ol high -cm speed
-register_duplication -smartguide smartguide.ncd -ignore_keep_hierarchy -pr b -k
4 -c 100 -tx off nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Thu Mar  3 15:42:26 2011

Design Summary
--------------
Number of errors:      0
Number of warnings: 2164
Logic Utilization:
  Total Number Slice Registers:      12,738 out of  47,232   26%
    Number used as Flip Flops:       12,442
    Number used as Latches:             296
  Number of 4 input LUTs:            16,810 out of  47,232   35%
Logic Distribution:
  Number of occupied Slices:         13,048 out of  23,616   55%
    Number of Slices containing only related logic:  13,048 out of  13,048 100%
    Number of Slices containing unrelated logic:          0 out of  13,048   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      18,026 out of  47,232   38%
    Number used as logic:            14,482
    Number used as a route-thru:      1,216
    Number used for Dual Port RAMs:   1,678
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          256
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:     234
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                     90 out of     232   38%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  1509 MB
Total REAL time to MAP completion:  7 mins 2 secs 
Total CPU time to MAP completion:   7 mins 1 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:120 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(32) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(33) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(34) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(35) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(36) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(37) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(38) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(39) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(40) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(41) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(42) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(43) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(44) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(45) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(46) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(47) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(48) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(49) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(50) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(51) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(52) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(53) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(54) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(55) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(56) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(57) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(58) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(59) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(60) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(61) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(62) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(63) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(80) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(81) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(82) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(83) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(84) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(85) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(86) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(87) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(88) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(89) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(90) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(91) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(92) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(93) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(94) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(95) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(96) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(97) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(98) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_addr(99) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(0) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(2) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(3) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(5) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(6) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_rd_wr_L(7) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(0) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(1) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(10) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(11) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(12) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(13) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(14) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(15) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(16) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(160) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(161) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(162) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(163) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(164) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(165) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(166) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(167) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(168) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(169) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(17) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(170) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(171) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(172) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(173) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(174) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(175) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(176) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(177) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(178) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(179) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(18) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(180) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(181) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(182) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(183) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(184) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(185) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(186) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(187) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(188) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(189) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(19) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(190) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(191) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(192) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(193) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(194) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(195) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(196) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(197) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(198) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(199) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(2) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(20) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(200) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(201) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(202) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(203) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(204) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(205) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(206) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(207) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(208) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(209) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(21) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(210) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(211) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(212) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(213) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(214) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(215) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(216) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(217) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(218) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(219) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(22) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(220) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(221) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(222) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(223) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(224) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(225) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(226) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(227) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(228) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(229) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(23) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(230) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(231) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(232) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(233) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(234) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(235) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(236) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(237) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(238) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(239) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(24) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(240) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(241) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(242) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(243) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(244) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(245) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(246) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(247) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(248) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(249) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(25) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(250) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(251) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(252) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(253) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(254) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(255) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(26) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(27) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(28) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(29) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(3) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(30) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(31) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(4) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(48) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(49) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(5) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(50) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(51) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(52) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(53) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(54) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(55) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(56) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(57) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(58) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(59) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(6) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(60) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(61) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(62) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(63) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(64) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(65) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(66) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(67) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(68) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(69) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(7) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(70) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(71) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(72) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(73) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(74) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(75) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(76) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(77) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(78) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(79) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(8) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(80) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(81) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(82) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(83) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(84) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(85) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(86) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(87) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(88) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(89) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(9) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(90) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(91) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(92) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(93) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(94) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(95) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(96) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(97) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(98) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_256kb_0_reg_wr_data(99) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(10) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(11) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(12) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(13) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(14) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(15) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(16) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(17) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(18) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(19) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(4) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(40) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(41) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(42) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(43) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(44) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(45) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(46) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(47) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(48) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(49) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(5) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(50) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(51) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(52) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(53) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(54) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(55) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(56) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(57) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(58) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(59) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(6) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(60) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(61) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(62) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(63) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(64) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(65) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(66) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(67) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(68) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(69) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(7) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(70) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(71) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(72) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(73) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(74) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(75) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(76) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(77) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(78) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(79) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(8) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_addr(9) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_rd_wr_L(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(10) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(100) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(101) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(102) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(103) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(104) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(105) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(106) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(107) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(108) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(109) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(11) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(110) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(111) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(112) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(113) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(114) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(115) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(116) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(117) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(118) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(119) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(12) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(120) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(121) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(122) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(123) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(124) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(125) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(126) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(127) has no
   load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(13) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(14) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(15) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(16) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(17) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(18) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(19) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(2) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(20) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(21) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(22) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(23) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(24) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(25) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(26) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(27) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(28) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(29) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(3) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(30) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(31) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(4) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(5) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(6) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(64) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(65) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(66) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(67) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(68) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(69) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(7) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(70) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(71) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(72) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(73) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(74) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(75) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(76) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(77) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(78) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(79) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(8) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(80) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(81) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(82) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(83) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(84) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(85) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(86) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(87) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(88) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(89) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(9) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(90) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(91) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(92) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(93) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(94) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(95) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(96) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(97) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(98) has no load.
WARNING:LIT:243 - Logical network nf2_core/core_4mb_reg_wr_data(99) has no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_reg_addr(0) has no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_reg_addr(1) has no load.
WARNING:LIT:243 - Logical network nf2_core/nf2_dma/sys_rxfifo_wr_valid_bytes(0)
   has no load.
WARNING:LIT:243 - Logical network nf2_core/nf2_dma/sys_rxfifo_wr_valid_bytes(1)
   has no load.
WARNING:LIT:243 - Logical network ddr2_dq(24) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(19) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(30) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(25) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(31) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(26) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(27) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(28) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(29) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs_n(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dqs(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(4) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(5) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(10) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(6) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(11) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(7) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(12) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(8) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(13) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(9) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(14) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(20) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(15) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(16) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(21) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(17) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(22) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(18) has no load.
WARNING:LIT:243 - Logical network ddr2_dq(23) has no load.
WARNING:LIT:243 - Logical network serial_RXN_0 has no load.
WARNING:LIT:243 - Logical network serial_RXN_1 has no load.
WARNING:LIT:243 - Logical network ddr2_cke has no load.
WARNING:LIT:243 - Logical network serial_RXP_0 has no load.
WARNING:LIT:243 - Logical network serial_RXP_1 has no load.
WARNING:LIT:243 - Logical network ddr2_rasb has no load.
WARNING:LIT:243 - Logical network ddr2_csb has no load.
WARNING:LIT:243 - Logical network ddr_clk_200 has no load.
WARNING:LIT:243 - Logical network ddr2_casb has no load.
WARNING:LIT:243 - Logical network ddr2_web has no load.
WARNING:LIT:243 - Logical network ddr2_odt0 has no load.
WARNING:LIT:243 - Logical network ddr2_rst_dqs_div_in has no load.
WARNING:LIT:243 - Logical network ddr2_clk0 has no load.
WARNING:LIT:243 - Logical network ddr2_clk1 has no load.
WARNING:LIT:243 - Logical network ddr2_rst_dqs_div_out has no load.
WARNING:LIT:243 - Logical network ddr2_clk0b has no load.
WARNING:LIT:243 - Logical network ddr2_clk1b has no load.
WARNING:LIT:243 - Logical network ddr_clk_200b has no load.
WARNING:LIT:243 - Logical network ddr2_ba(1) has no load.
WARNING:LIT:243 - Logical network ddr2_ba(0) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(3) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(2) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(1) has no load.
WARNING:LIT:243 - Logical network ddr2_dm(0) has no load.
WARNING:LIT:243 - Logical network ddr2_address(12) has no load.
WARNING:LIT:243 - Logical network ddr2_address(11) has no load.
WARNING:LIT:243 - Logical network ddr2_address(10) has no load.
WARNING:LIT:243 - Logical network ddr2_address(9) has no load.
WARNING:LIT:243 - Logical network ddr2_address(8) has no load.
WARNING:LIT:243 - Logical network ddr2_address(7) has no load.
WARNING:LIT:243 - Logical network ddr2_address(6) has no load.
WARNING:LIT:243 - Logical network ddr2_address(5) has no load.
WARNING:LIT:243 - Logical network ddr2_address(4) has no load.
WARNING:LIT:243 - Logical network ddr2_address(3) has no load.
WARNING:LIT:243 - Logical network ddr2_address(2) has no load.
WARNING:LIT:243 - Logical network ddr2_address(1) has no load.
WARNING:LIT:243 - Logical network ddr2_address(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   23/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   26/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   24/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   25/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   27/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   28/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   31/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   29/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   30/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   32/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   33/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   36/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   34/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   35/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   37/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   38/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   41/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   39/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   40/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   42/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   43/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   46/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   44/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   45/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   47/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   48/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   51/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   49/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   50/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   52/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   53/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   56/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   54/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   55/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   57/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   58/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   61/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   59/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   60/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   62/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   63/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   66/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   64/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   65/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   67/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   68/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   69/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   70/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   71/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue
   72/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/mac/match_addr<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/mac/match_addr<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/mac/match_addr<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/mac/match_addr<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<47> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<46> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<45> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<44> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<43> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<42> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<41> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<40> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<39> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<38> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<37> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<36> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<35> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<34> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<33> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<32> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<31> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<30> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<29> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<28> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<27> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<26> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<25> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<24> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<23> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<22> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<21> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<20> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<19> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<18> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<17> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<16> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<15> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<14> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<13> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/port/douta<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue1/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue2/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue3/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue6/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue4/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue5/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue7/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue8/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue11/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue9/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue10/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue12/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue13/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue16/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue14/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue15/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue17/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue18/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue21/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue19/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue20/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue22/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue23/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue26/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue24/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue25/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue27/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue28/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue31/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue29/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue30/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue32/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue33/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue36/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue34/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue35/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue37/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue38/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue41/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue39/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue40/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue42/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue43/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue46/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue44/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue45/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue47/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue48/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue51/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue49/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue50/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue52/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue53/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue56/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue54/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue55/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue57/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue58/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue61/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue59/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue60/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue62/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue63/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue66/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue64/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue65/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue67/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue68/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue69/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue70/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue71/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_port_lookup/input_fifo/Mram_queue72/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7
   ].gmac_tx_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/input_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/nearly_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/prog_full
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue15/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue14/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue16/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue17/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue18/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue19/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue22/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue20/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mram_
   queue21/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(16)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(17)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(18)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(19)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(20)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(21)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(22)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(23)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(24)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(25)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(26)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(27)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(28)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(29)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(30)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(31)
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(19) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(20) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(21) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(22) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(23) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(24) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(25) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(26) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(27) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(28) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(29) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(30) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_wr_data(31) has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(1) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(10) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(11) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(12) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(13) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(14) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(15) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(16) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(17) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(18) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(2) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(3) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(4) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(5) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(6) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(7) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(8) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg
   /rd_data_b(9) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(0) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(1) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(10) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(11) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(12) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(13) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(14) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(15) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(16) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(17) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(18) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(2) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(3) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(4) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(5) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(6) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(7) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(8) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg
   /rd_data_b(9) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_q_dma_rd_rdy has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/B
   U2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mra
   m_queue13/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/B
   U2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/nearly_f
   ull has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/prog_ful
   l has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue1/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue2/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue3/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue6/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue4/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue5/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue7/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue8/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue9/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue10/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue11/SPO has no load.
WARNING:LIT:243 - Logical network
   nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mra
   m_queue12/SPO has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[3].nf2_mac_grp/gmii_col
   has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[3].nf2_mac_grp/gmii_crs
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx_underrun has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[2].nf2_mac_grp/gmii_col
   has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[2].nf2_mac_grp/gmii_crs
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx_underrun has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[1].nf2_mac_grp/gmii_col
   has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[1].nf2_mac_grp/gmii_crs
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx_underrun has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[0].nf2_mac_grp/gmii_col
   has no load.
WARNING:LIT:243 - Logical network nf2_core/mac_groups[0].nf2_mac_grp/gmii_crs
   has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_
   count<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<12> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<11> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<10> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   full_thresh_assert<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<9> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<8> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<7> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<6> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<5> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<4> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<3> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/prog_
   empty_thresh_negate<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/ge
   n_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full has
   no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<2> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<1> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/gr
   f.rf/gcx.clkx/rd_pntr_gc_asreg<0> has no load.
WARNING:LIT:243 - Logical network
   nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx_underrun has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(32) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(33) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/cpci_rxfifo_rd_data(34) has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/r_almost_empty has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem3/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem1/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem2/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem4/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem5/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem8/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem6/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem7/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem9/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem10/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem13/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem11/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem12/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem14/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem15/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem16/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem17/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem18/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem19/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem22/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem20/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem21/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem23/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem24/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem25/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem26/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem27/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem28/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem31/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem29/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem30/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem32/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem33/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem34/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem35/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem36/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/Mram_mem37/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/r_almost_empty has no load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem3/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem1/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem2/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem4/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem5/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem6/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem7/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem8/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem9/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem12/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem10/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem11/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem13/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem14/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem15/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem16/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem17/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem18/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem21/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem19/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem20/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem22/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem23/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem24/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem25/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem26/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem27/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem28/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem29/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem30/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem31/SPO has no
   load.
WARNING:LIT:243 - Logical network
   nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/Mram_mem32/SPO has no
   load.
WARNING:LIT:243 - Logical network nf2_core/cpci_bus/pci2net_fifo/almost_full has
   no load.
WARNING:LIT:243 - Logical network nf2_core/cpci_bus/net2pci_fifo/full has no
   load.
WARNING:MapLib:701 - Signal serial_TXN_0 connected to top level port
   serial_TXN_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXN_1 connected to top level port
   serial_TXN_1 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_0 connected to top level port
   serial_TXP_0 has been removed.
WARNING:MapLib:701 - Signal serial_TXP_1 connected to top level port
   serial_TXP_1 has been removed.
WARNING:Pack:504 - The I/O component rgmii_0_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(0) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(0).
WARNING:Pack:504 - The I/O component rgmii_0_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(1) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(1).
WARNING:Pack:504 - The I/O component rgmii_0_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(2) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(2).
WARNING:Pack:504 - The I/O component rgmii_0_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_0_txd(3) has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_0_txd(3).
WARNING:Pack:504 - The I/O component rgmii_1_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(0) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(0).
WARNING:Pack:504 - The I/O component rgmii_1_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(1) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(1).
WARNING:Pack:504 - The I/O component rgmii_1_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(2) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(2).
WARNING:Pack:504 - The I/O component rgmii_1_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_1_txd(3) has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_1_txd(3).
WARNING:Pack:504 - The I/O component rgmii_2_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(0) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(0).
WARNING:Pack:504 - The I/O component rgmii_2_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(1) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(1).
WARNING:Pack:504 - The I/O component rgmii_2_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(2) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(2).
WARNING:Pack:504 - The I/O component rgmii_2_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_2_txd(3) has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_2_txd(3).
WARNING:Pack:504 - The I/O component rgmii_3_txd(0) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(0) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd0 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(0).
WARNING:Pack:504 - The I/O component rgmii_3_txd(1) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(1) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd1 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(1).
WARNING:Pack:504 - The I/O component rgmii_3_txd(2) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(2) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd2 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(2).
WARNING:Pack:504 - The I/O component rgmii_3_txd(3) has conflicting SLEW
   property values.  The symbol rgmii_3_txd(3) has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_txd3 has property value SLOW.  The system will
   use the property value attached to symbol rgmii_3_txd(3).
WARNING:Pack:504 - The I/O component rgmii_0_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_0_tx_ctl has property value FAST.  The
   symbol rgmii_0_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_0_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_0_txc has conflicting SLEW property
   values.  The symbol rgmii_0_txc has property value FAST.  The symbol
   rgmii_0_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_0_txc.
WARNING:Pack:504 - The I/O component rgmii_1_txc has conflicting SLEW property
   values.  The symbol rgmii_1_txc has property value FAST.  The symbol
   rgmii_1_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_1_txc.
WARNING:Pack:504 - The I/O component rgmii_2_txc has conflicting SLEW property
   values.  The symbol rgmii_2_txc has property value FAST.  The symbol
   rgmii_2_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_2_txc.
WARNING:Pack:504 - The I/O component rgmii_3_txc has conflicting SLEW property
   values.  The symbol rgmii_3_txc has property value FAST.  The symbol
   rgmii_3_io/drive_rgmii_txc has property value SLOW.  The system will use the
   property value attached to symbol rgmii_3_txc.
WARNING:Pack:504 - The I/O component rgmii_1_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_1_tx_ctl has property value FAST.  The
   symbol rgmii_1_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_1_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_2_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_2_tx_ctl has property value FAST.  The
   symbol rgmii_2_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_2_tx_ctl.
WARNING:Pack:504 - The I/O component rgmii_3_tx_ctl has conflicting SLEW
   property values.  The symbol rgmii_3_tx_ctl has property value FAST.  The
   symbol rgmii_3_io/drive_rgmii_tx_ctl has property value SLOW.  The system
   will use the property value attached to symbol rgmii_3_tx_ctl.
WARNING:Pack:266 - The function generator reset1_7 failed to merge with F5
   multiplexer
   nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator reset1_7 failed to merge with F5
   multiplexer
   nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator reset1_7 failed to merge with F5
   multiplexer
   nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator reset1_8 failed to merge with F5
   multiplexer
   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/state_nxt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/send_pkt_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/cam_cmp_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/port_dstaddr_not0005 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/cam_en_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   nf2_core/user_data_path/output_port_lookup/cam_we_not0001 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[0].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.
   bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB
   16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_in_q_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp18x36.ram.A>:<RAMB16_RAMB16A>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx
   _fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr
   /ramloop[1].ram.r/v2.ram/dp36x18.ram.B>:<RAMB16_RAMB16B>.  The block is
   configured to use input parity pins. There are dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_
   fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gene
   rator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram.A>:<RAMB16_RAMB16A>. 
   The block is configured to use input parity pins. There are dangling output
   parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _lo_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_wor
   ds_left_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2.A>:<
   RAMB16_RAMB16A>.  The block is configured to use input parity pins. There are
   dangling output parity pins.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_a
   ddr_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full
   _thresh_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB8> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB9> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB10> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB11> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB16> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB17> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB18> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generat
   or/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB19> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB24> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB25> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB26> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB27> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr
   _hi_reg/ram/Mram_ram.B>:<RAMB16_RAMB16B>.

Section 3 - Informational
-------------------------
INFO:Map:110 - output buffer 'phy_mdc_OBUF' driving design level port 'phy_mdc'
   is being pushed into module 'nf2_core/nf2_mdio' to enable I/O register usage.
   The buffer has been renamed as 'nf2_core/nf2_mdio/phy_mdc_OBUF'.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:980 - The following NGM file is used during SmartGuide:
   "nf2_top.ngm". The NGM file contains information on how the guide file was
   originally mapped. It is required for the best SmartGuide results.
INFO:MapLib:533 - The following XORCY(s) is/are demoted to LUTs because there is
   no MUXCY associated with them. Therefore, we cannot recognize the standard
   carry chain structure (5 of 262 are listed):
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(0)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(0)),
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(1)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(1)),
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(10)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(10)),
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(11)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(11)),
   XORCY symbol
   "nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_
   bytes_removed_reg/Madd_curr_plus_new_b_xor(12)" (output
   signal=nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_ove
   rhead_bytes_removed_reg/curr_plus_new_b(12))
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 443 block(s) removed
 302 block(s) optimized away
 470 signal(s) removed
1185 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae1/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<3>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<2>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<1>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/carrynet<0>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<0>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_0_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<1>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_1_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<2>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_2_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<3>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_3_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1<4>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aelogic/cae2/v1_4_and00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
             The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<0>" is loadless and has been
removed.
              Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_0_and00001" (ROM) removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_1_and00001" (ROM) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf1/v1_6_not00001" (ROM) removed.
Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[6].mid.mcy" (MUX)
removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<5>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[5].mid.mcy" (MUX)
removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<4>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[4].mid.mcy" (MUX)
removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<3>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[3].mid.mcy" (MUX)
removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<2>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[2].mid.mcy" (MUX)
removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<1>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[1].mid.mcy" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/carrynet<0>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/eqcase.big.mlp[0].fst.mfirst" (MUX)
removed.
           The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<1>" is loadless and has been
removed.
            Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_1_and00001_INV_0" (BUF) removed.
         The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<2>" is loadless and has been
removed.
          Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_2_and00001" (ROM) removed.
       The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<3>" is loadless and has been
removed.
        Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_3_and00001" (ROM) removed.
     The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<4>" is loadless and has been
removed.
      Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_4_and00001" (ROM) removed.
   The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<5>" is loadless and has been
removed.
    Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_5_and00001" (ROM) removed.
 The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1<6>" is loadless and has been
removed.
  Loadless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/thrmod/aflogic/caf2/v1_6_not00001_INV_0" (BUF) removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/N0" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/match_addr<3>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/match_addr<2>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/match_addr<1>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/match_addr<0>" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<3>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_int_3
" (FF) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_int_2
" (FF) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_int_1
" (FF) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_int_0
" (FF) removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/BU2/N4" is sourceless
and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<2>" (ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/mux0010_or0003" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/matches_bin<3>" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>62" (ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>8" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>12" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>43" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>26" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>38_SW0" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>38_SW0/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>62" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>90" (ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>38" is sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/_or00009"
is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<3>1" (ROM) removed.
 Sourceless block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>38" (ROM) removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>59/O" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>43_SW0/O" is sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<47>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<46>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<45>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<44>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<43>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<42>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<41>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<40>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<39>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<38>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<37>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<36>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<35>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<34>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<33>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<32>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<31>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<30>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<29>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<28>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<27>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<26>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<25>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<24>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<23>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<22>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<21>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<20>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<19>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<18>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<17>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<16>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<15>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<14>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<13>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<12>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<11>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<10>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<9>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<8>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<7>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<6>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<5>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<4>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<3>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<2>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<1>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/port/douta<0>" is
sourceless and has been removed.
The signal "nf2_core/user_data_path/output_port_lookup/input_fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/full" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N0" is
sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(16)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(16)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(17)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(17)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(18)" is
sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(18)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(1)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(10)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(11)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(12)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(13)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(14)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(15)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(2)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(3)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(4)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(5)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(6)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(7)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(8)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
d_data_b(9)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(1)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(10)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(11)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(12)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(13)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(14)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(15)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(16)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(17)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(18)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(2)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(3)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(4)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(5)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(6)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(7)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(8)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
d_data_b(9)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/wr_update_b_delayed" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(9)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(9)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(8)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(8)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(7)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(7)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(6)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(6)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(5)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(5)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(4)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(4)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(3)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(3)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(2)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(2)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(15)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(15)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(14)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(14)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(13)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(13)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(12)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(12)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(11)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(11)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(10)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(10)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(1)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(1)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(0)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/write_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/wr_update_b_delayed" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(9)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(9)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(8)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(8)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(7)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(7)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(6)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(6)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(5)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(5)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(4)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(4)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(3)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(3)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(2)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(2)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(15)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(15)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(14)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(14)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(13)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(13)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(12)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(12)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(11)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(11)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(10)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(10)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(1)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(1)" is sourceless and has been removed.
 Sourceless block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(0)1" (ROM) removed.
  The signal
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/write_data_b(0)" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0007" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N0"
is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/data_co
unt<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<2>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<2>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<1>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<1>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc<0>" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x<0>" is sourceless and has been
removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0009" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0010" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_xor0011" is sourceless and has been
removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0" (FF) removed.
The signal "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/full" is
sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<2>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<1>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF) removed.
  The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_asreg<0>" is sourceless and has been removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0008" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0009" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_xor0010" is sourceless and has been removed.
 Sourceless block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal "nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/N0" is
sourceless and has been removed.
The signal "nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/N0" is
sourceless and has been removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/almost_full" is sourceless and has
been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not0001" is sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
" (FF) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux0000" is sourceless and has been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" is
sourceless and has been removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_not00011" (ROM) removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000088" (ROM) removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" is sourceless and has been removed.
The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051" is sourceless and has been removed.
The signal "nf2_core/cpci_bus/pci2net_fifo/BU2/N29" is sourceless and has been
removed.
 Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051" (ROM) removed.
  The signal
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051/O" is sourceless and has been removed.
   Sourceless block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051/LUT4_L_BUF" (BUF) removed.
The signal "nf2_core/cpci_bus/net2pci_fifo/full" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "nf2_core/cpci_reg_addr(0)" is unused and has been removed.
The signal "nf2_core/cpci_reg_addr(1)" is unused and has been removed.
The signal "serial_TXN_0" is unused and has been removed.
 Unused block "serial_TXN_0_OBUFT" (TRI) removed.
The signal "serial_TXN_1" is unused and has been removed.
 Unused block "serial_TXN_1_OBUFT" (TRI) removed.
The signal "serial_TXP_0" is unused and has been removed.
 Unused block "serial_TXP_0_OBUFT" (TRI) removed.
The signal "serial_TXP_1" is unused and has been removed.
 Unused block "serial_TXP_1_OBUFT" (TRI) removed.
Unused block
"nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/net2pci_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000026" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i
_mux000051_SW0" (ROM) removed.
Unused block
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1" (FF)
removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/GND" (ZERO) removed.
Unused block "nf2_core/cpci_bus/pci2net_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0007_Result1" (ROM) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/GND
" (ZERO) removed.
Unused block
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/VCC
" (ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/GND"
(ZERO) removed.
Unused block "nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/VCC"
(ONE) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.flblk/clkmod/cx.wrx/Mxor_pntr_gc_xor0011_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/XST_GND
" (ZERO) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0008_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0009_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gcx.clkx/Mxor_rd_pntr_gc_xor0010_Result1" (ROM) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/GND" (ZERO)
removed.
Unused block
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/VCC" (ONE)
removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/wr_update_b_delayed" (SFF) removed.
Unused block
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/wr_update_b_delayed" (SFF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/GND" (ZERO) removed.
Unused block
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/VCC" (ONE) removed.
Unused block "serial_TXN_0" (PAD) removed.
Unused block "serial_TXN_1" (PAD) removed.
Unused block "serial_TXP_0" (PAD) removed.
Unused block "serial_TXP_1" (PAD) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/_or000010" (ROM)
removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/_or00009" (ROM)
removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>26" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>59" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<0>62" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>12" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>43" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>43_SW0" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<1>8" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_re
g<2>_SW0" (ROM) removed.
Unused block
"nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/mux0010_or00031"
(ROM) removed.
Unused block "nf2_core/user_data_path/output_port_lookup/mac/GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/output_port_lookup/mac/VCC" (ONE) removed.
Unused block "nf2_core/user_data_path/output_port_lookup/port/GND" (ZERO)
removed.
Unused block "nf2_core/user_data_path/output_port_lookup/port/VCC" (ONE)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		nf2_core/core_256kb_0_reg_grp/XST_GND
VCC 		nf2_core/core_256kb_0_reg_grp/XST_VCC
GND 		nf2_core/core_4mb_reg_grp/XST_GND
VCC 		nf2_core/core_4mb_reg_grp/XST_VCC
GND 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/net2pci_fifo/BU2/XST_VCC
GND 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_GND
VCC 		nf2_core/cpci_bus/pci2net_fifo/BU2/XST_VCC
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/XST_GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/XST_GND
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/XST_
GND
GND 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/XST_GND
VCC 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_GND
VCC
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/XST_VCC
GND
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/XST_
GND
VCC 		nf2_core/device_id_reg/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/XST_GND
VCC 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/XST_VCC
GND
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_GND
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/XST_VCC
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/XST_GND
GND
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_GN
D
VCC
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/XST_VC
C
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/XST_GND
GND 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/XST_GND
GND 		nf2_core/nf2_dma/nf2_dma_regs/XST_GND
VCC 		nf2_core/nf2_dma/nf2_dma_regs/XST_VCC
GND 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/XST_GND
GND 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/XST_GND
GND 		nf2_core/nf2_dma/timeout_synchronizer/XST_GND
GND 		nf2_core/nf2_mdio/XST_GND
VCC 		nf2_core/nf2_mdio/XST_VCC
GND 		nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/XST_GND
VCC 		nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/XST_VCC
GND 		nf2_core/unused_reg_core_4mb_0/XST_GND
VCC 		nf2_core/unused_reg_core_4mb_0/XST_VCC
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/XST_GND
GND 		nf2_core/user_data_path/input_arbiter/in_arb_regs/XST_GND
VCC 		nf2_core/user_data_path/input_arbiter/in_arb_regs/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/input_fifo/XST_GND
GND 		nf2_core/user_data_path/output_queues/input_fifo/fifo/XST_GND
VCC 		nf2_core/user_data_path/output_queues/input_fifo/fifo/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/XST_GN
D
GND 		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/XST_GND
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_r
eg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram/XST_VCC
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram_addr_b(0)_SW2
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
ram_addr_b(1)_SW2
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram/XST_VCC
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_b(0)_SW2
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
ram_addr_b(1)_SW2
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_
reg/ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram/XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
XST_VCC
GND
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram/XST_GND
VCC
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram/XST_VCC
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/XST_VCC
GND 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/XST_GND
VCC 		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/XST_VCC
GND 		nf2_core/user_data_path/output_queues/remove_pkt/XST_GND
VCC 		nf2_core/user_data_path/output_queues/remove_pkt/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/XST_VCC
GND
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/XST_GND
VCC
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/XST_VCC
GND 		nf2_core/user_data_path/output_queues/store_pkt/XST_GND
VCC 		nf2_core/user_data_path/output_queues/store_pkt/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/XST_VCC
GND 		nf2_core/user_data_path/output_port_lookup/mac/BU2/XST_GND
GND 		nf2_core/user_data_path/output_port_lookup/port/BU2/XST_GND
VCC 		nf2_core/user_data_path/output_port_lookup/port/BU2/XST_VCC
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_removed_reg/Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_by
tes_stored_reg/Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/Madd_wr_data_joint_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/Madd_wr_data_joint_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_curr_plus_new_a_cy(0)
MUXCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_curr_plus_new_a_cy(0)

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/_or00009/LUT4_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_r
eg<0>59/LUT4_L_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_r
eg<1>43_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_addr_bin_bf_r
eg<0>38_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_or0000_SW0/LUT2_L_BU
F
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i139/LUT4_D_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000094/LUT4_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux000054/LUT2_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i_mux0000132_SW0/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/gwas.wsts/ram_full_i_or0000257/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or0000241/LUT4_L_BUF
LOCALBUF
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/gras.rsts/ram_empty_fb_i_or000042/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_o
r0000118/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i54/LUT2
_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_o
r0000118/LUT4_L_BUF
LOCALBUF
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000
070_SW0/LUT3_L_BUF
INV 		nf2_core/user_data_path/output_port_lookup/in_rdy1_INV_0
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/ilog/WR_ADDR_INT<1>1/LUT
3_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/ilog/WR_ADDR_INT<0>1/LUT
3_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mem/gsrl.srlmem/gblks[0]
.glast.blkb/gedec.gdecm/DEC_10_mux000111/LUT4_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mem/gsrl.srlmem/gblks[0]
.glast.blkb/gedec.gdecm/DEC_0_mux000111/LUT4_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/clog/WREN1/LUT2_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mem/gsrl.srlmem/gblks[0]
.glast.blkb/gedec.gdecm/DEC_4_mux000111/LUT4_D_BUF
LOCALBUF
		nf2_core/user_data_path/output_port_lookup/mac/BU2/U0/mlog/match_bf_reg21/LUT4
_D_BUF
LOCALBUF
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LOCALBUF
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i_mux000327_SW0/LUT3_L_BUF
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(1)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(2)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(3)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(4)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(5)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(6)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(7)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(8)_rt
LUT1 		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(9)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(10)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(11)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(12)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(13)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(14)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(15)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(16)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(17)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(18)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(19)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(20)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(21)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(22)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(23)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(24)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(25)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(26)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(27)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(28)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(29)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_cy(30)_rt
LUT1
		nf2_core/user_data_path/input_arbiter/in_arb_regs/Mcount_eop_cnt_xor(31)_rt
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_wr_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_rd_p
tr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mcount_dept
h_xor(0)11_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_61_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_41_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_21_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_01_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_71_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_51_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_31_INV_0
INV 		nf2_core/user_data_path/input_arbiter/in_rdy_11_INV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/Mcount_wr_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/Mcount_rd_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_port_lookup/input_fifo/Mcount_depth_xor(0)11_IN
V_0
INV
		nf2_core/user_data_path/output_port_lookup/Madd_count_add0000_xor(0)11_INV_0
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(1)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(2)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(3)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(4)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(5)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(6)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(7)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(8)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(9)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(10)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(11)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(12)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(13)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(14)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(15)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(16)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_cy(17)_rt
LUT1
		nf2_core/user_data_path/output_queues/store_pkt/Madd_wr_0_addr_plus1_addsub000
0_xor(18)_rt
INV
		nf2_core/user_data_path/output_queues/store_pkt/Madd_stored_pkt_total_word_len
gth_add0000_xor(0)11_INV_0
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7]
.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(1)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(2)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(3)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(4)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(5)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(6)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(7)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(8)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(9)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(10)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(11)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(12)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(13)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(14)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(15)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(16)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_cy(17)_rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_cy(0)_
rt
LUT1
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_rd_0_addr_plus1_addsub00
00_xor(18)_rt
INV
		nf2_core/user_data_path/output_queues/remove_pkt/Madd_pkt_len_counter_add0000_
xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_wr_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_rd_ptr_xor(0)11_I
NV_0
INV
		nf2_core/user_data_path/output_queues/input_fifo/fifo/Mcount_depth_xor(0)11_IN
V_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Mcount
_depth_xor(0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_header_parser/header_parser_rdy1_INV_
0
INV 		nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_avail1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mcount_reg_cnt_xor(
0)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Maccum_addr_min_xor
(16)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Maccum_addr_max_xor
(16)11_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reset_inv1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progre
ss_mux00001_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/write_b_norst1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_r
eg/wr_update_b_inv1_INV_0
INV
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_
reg/wr_update_a_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<9>_rt
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/reset_inv1_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_wr_inv1_INV_
0
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<8>_rt
LUT1
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU
2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<7>_rt
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_wr_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_rd_ptr_xor(0)11_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Mcou
nt_depth_xor(0)11_INV_0
INV 		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_wr_inv1_INV_0
INV
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_q_dma_rd_inv1_INV_
0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_xor(13)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(4)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_xor(13)_rt
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_xor(13)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(4)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_xor(13)_rt
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_xor(13)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(4)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_xor(13)_rt
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_queue_en1_INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_en1_INV_0
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_full_i_cmp_ge0000_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/g
en_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen
_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc
_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd
/rpntr/Mcount_count_xor<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr
/wpntr/Mcount_count_xor<6>_rt
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_inv1
_INV_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_inv1_INV
_0
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(2)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(3)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(4)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(6)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(7)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(9)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_cy(10)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/Mcount_num_bytes_written_xor(11)_r
t
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<10>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<9>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<8>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<7>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<6>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<5>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<4>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<3>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<2>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<1>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_cy<0>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.rd/rpntr/Mcount_count_xor<11>_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf
.rf/gl0.wr/wpntr/Mcount_count_xor<8>_rt
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_inv1_IN
V_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_clkB_inv1_
INV_0
INV 		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/in_rdy1_INV_0
INV
		nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Mcount_byte_count_xor(0)11_INV_0
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Madd_tx_counter_next_add
sub0000_xor(13)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(1)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(2)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(3)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(4)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(4)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(5)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(6)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(7)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0
000_cy(8)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(9)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(10)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(11)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_cy(12)_rt
LUT1
		nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Madd_rx_counter_next_add
sub0000_xor(13)_rt
INV 		nf2_core/nf2_dma/nf2_dma_que_intfc/reset_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo_not00011_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wrst_n_inv1_INV_0
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(12)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(13)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(14)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(15)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(16)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(17)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(18)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(19)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(20)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(21)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(22)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(23)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(24)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(25)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(26)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(27)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(28)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(29)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_cy(30)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_regs/Madd_reg_file_in_addsub0000_xor(31)_rt
INV 		nf2_core/nf2_dma/timeout_synchronizer/ackA_clkB_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo_not00001_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rrst_n_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rrst_n_inv1_INV_0
INV
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>1
1_INV_0
INV
		nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<0>1
1_INV_0
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(1)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(2)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(3)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(4)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(5)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_cy(6)_rt
LUT1 		nf2_core/nf2_mdio/Mcount_mdc_counter_xor(7)_rt
INV 		nf2_core/nf2_mdio/phy_wr_data_not00031_INV_0
INV 		nf2_core/nf2_mdio/Mcount_cmd_counter_xor(0)11_INV_0
INV 		nf2_core/device_id_reg/req_acked_inv1_INV_0
INV 		nf2_core/invert_clk
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcount_watchdog_timer_cy(0)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcompar_tx_last_word_cy(1)_rt
LUT1 		nf2_core/nf2_dma/nf2_dma_bus_fsm/Mcompar_rx_last_word_cy(1)_rt
INV 		rgmii_3_io/not_tx_rgmii_clk_int1_INV_0
INV 		rgmii_3_io/not_tx_rgmii_clk90_int1_INV_0
INV 		rgmii_3_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_2_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_1_io/not_rx_rgmii_clk_int1_INV_0
INV 		rgmii_0_io/not_rx_rgmii_clk_int1_INV_0
INV 		nf2_core/cpci_bus/cpci_wr_rdy_nxt_norst1_INV_0
INV 		nf2_core/cpci_bus/cpci_rd_rdy_nxt_norst1_INV_0
INV 		nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req_not00031_INV_0
INV
		nf2_core/sram64.sram_arbiter/cnet_sram_sm/tri_en_ph1_cmp_eq0000_norst1_INV_0
INV 		nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_ack_del(3)_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3)_inv1_INV_0
INV 		nf2_core/sram64.sram_arbiter/cnet_sram_sm/access(0)_inv1_INV_0
INV 		sram2_tri_en_inv1_INV_0
INV 		phy_mdata_tri_inv1_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_not00001_INV_0
INV 		nf2_core/nf2_dma/nf2_dma_que_intfc_not00001_INV_0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/ram_din_a(0)1_SW0
LUT3
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/ram_din_a(0)1_SW0
LUT2
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/
ram_addr_a(0)31
LUT2
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/
ram_addr_a(0)31
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_remove
d_reg/Madd_wr_data_joint1
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_droppe
d_reg/Madd_wr_data_joint1
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/wr_update_b_or00001
LUT4
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored
_reg/Madd_wr_data_joint1
MUXCY
		nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
MUXCY
		nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU
2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_r
emoved_reg/Madd_wr_data_joint_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_s
tored_reg/Madd_wr_data_joint_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/
Madd_curr_plus_new_a_xor(0)
XORCY
		nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/
Madd_curr_plus_new_a_xor(0)

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| core_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_addr(0)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(1)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(2)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(3)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(4)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(5)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(6)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(7)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(8)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(9)                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(10)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(11)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(12)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(13)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(14)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(15)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(16)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(17)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(18)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(19)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(20)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(21)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(22)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(23)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(24)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_addr(25)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          | IFD      |
| cpci_addr(26)                      | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          | IFD      |
| cpci_clk                           | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_data(0)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(1)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(2)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(3)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(4)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(5)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(6)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(7)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(8)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(9)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(10)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(11)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(12)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(13)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(14)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(15)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(16)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(17)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(18)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(19)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(20)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(21)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(22)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(23)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(24)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(25)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(26)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(27)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(28)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(29)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(30)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_data(31)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| cpci_debug_data(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(2)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(3)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(4)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(5)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(6)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(7)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(8)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(9)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(10)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(11)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(12)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(13)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(14)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(15)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(16)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(17)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(18)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(19)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(20)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(21)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(22)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(23)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(24)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(25)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(26)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(27)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
| cpci_debug_data(28)                | IOB              | INPUT     | LVCMOS25             |          |      | INFF2        |          |          |
| cpci_rd_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| cpci_rd_wr_L                       | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_req                           | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| cpci_rp_cclk                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_din                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_done                       | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_en                         | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_rp_init_b                     | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| cpci_rp_prog_b                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| cpci_wr_rdy                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_clk(0)                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_clk(1)                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OUTDDR       |          |          |
| debug_data(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(20)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(21)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(22)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(23)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(24)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(25)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(26)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(27)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(28)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| debug_data(29)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data(30)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_data(31)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| debug_led                          | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| dma_data(0)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(1)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(2)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(3)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(4)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(5)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(6)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(7)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(8)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(9)                        | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(10)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(11)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(12)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(13)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(14)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(15)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(16)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(17)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(18)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(19)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(20)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(21)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(22)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(23)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(24)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(25)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(26)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(27)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(28)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(29)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(30)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_data(31)                       | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          | IFD      |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| dma_op_code_ack(0)                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_ack(1)                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_op_code_req(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_code_req(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(0)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(1)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(2)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_op_queue_id(3)                 | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_c2n              | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_q_nearly_full_n2c              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| dma_vld_c2n                        | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          | IFD      |
| dma_vld_n2c                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| gtx_clk                            | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| nf2_err                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| nf2_reset                          | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| phy_mdc                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| phy_mdio                           | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| rgmii_0_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_0_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_0_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_0_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_1_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_1_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_1_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_2_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_2_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_2_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_rx_ctl                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxc                        | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| rgmii_3_rxd(0)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(1)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(2)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_rxd(3)                     | IOB              | INPUT     | LVCMOS25             |          |      | INFF1        |          |          |
|                                    |                  |           |                      |          |      | INFF2        |          |          |
| rgmii_3_tx_ctl                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txc                        | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(0)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(1)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(2)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| rgmii_3_txd(3)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | FAST | OUTDDR       |          |          |
| sram1_addr(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_addr(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram1_bw(0)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(1)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(2)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_bw(3)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_data(0)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(1)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(2)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(3)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(4)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(5)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(6)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(7)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(8)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(9)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(10)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(11)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(12)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(13)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(14)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(15)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(16)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(17)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(18)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(19)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(20)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(21)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(22)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(23)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(24)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(25)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(26)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(27)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(28)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(29)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(30)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(31)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(32)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(33)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(34)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_data(35)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram1_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram1_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_addr(0)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(1)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(2)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(3)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(4)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(5)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(6)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(7)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(8)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(9)                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(10)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(11)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(12)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(13)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(14)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(15)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(16)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(17)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(18)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_addr(19)                     | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sram2_bw(0)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(1)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(2)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_bw(3)                        | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_data(0)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(1)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(2)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(3)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(4)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(5)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(6)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(7)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(8)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(9)                      | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(10)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(11)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(12)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(13)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(14)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(15)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(16)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(17)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(18)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(19)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(20)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(21)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(22)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(23)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(24)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(25)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(26)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(27)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(28)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(29)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(30)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(31)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(32)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(33)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(34)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_data(35)                     | IOB              | BIDIR     | LVCMOS25             | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |                      |          |      | OFF1         |          |          |
|                                    |                  |           |                      |          |      | ENFF1        |          |          |
| sram2_we                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW | OFF1         |          |          |
| sram2_zz                           | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------

Thu Mar 03 15:49:06 2011

  Estimated SmartGuide Results
  ----------------------------
  This section describes the guide results after placement. Re-implemented 
  components are components that were guided, but moved in order to satisfy
  timing requirements.

    Estimated Percentage of guided Components                 |  83.2%
    Estimated Percentage of re-implemented Components         |  11.2%
    Estimated Percentage of new/changed Components            |   5.6%
    Estimated Percentage of fully guided Nets                 |  73.3%
    Estimated Percentage of partially guided or unrouted Nets |  26.7%

  A detailed SmartGuide report (.GRF) can be generated during PAR by
  specifying the [-smartguide <guidefile[.ncd]>] switch on the PAR
  command line. The GRF file contains all components and nets that were
  not guided. A final summary report is always generated and is available
  in the PAR report file regardless of the PAR -smartguide switch.


Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
BUFGMUX "BUFGMUX_CORE_CLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_CPCI_CLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_0_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_1_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_2_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_RGMII_3_RXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_TXCLK":
DISABLE_ATTR:LOW



BUFGMUX "BUFGMUX_TXCLK90":
DISABLE_ATTR:LOW



DCM "CORE_DCM_CLK":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_0_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_1_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_2_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_3_RX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 90
X_CLKIN_PERIOD = 10.0000000000000000


DCM "RGMII_TX_DCM":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:7
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 10.0000000000000000


RAMB16
"nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_m
em_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp18x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2
/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].
ram.r/v2.ram/dp36x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/gbm
.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x
36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_
as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4]
.ram.r/v2.ram/dp2x18.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:8192X2
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.
rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2
.ram/dp36x4.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:4096X4
WRITEMODEA:WRITE_FIRST
INIT_A = 0
SRVAL_A = 0
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_port_lookup/port/BU2/U0/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2_noinit.ram/spram.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16 "nf2_core/user_data_path/output_queues/input_fifo/fifo/Mram_queue2":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_re
g/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:READ_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:1024X18
WRITEMODEB:READ_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_removed_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_byt
es_stored_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_re
moved_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_st
ored_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped
_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_re
g/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:READ_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:1024X18
WRITEMODEB:READ_FIRST
INIT_B = 00000
SRVAL_B = 00000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed
_reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_
reg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_r
eg/ram/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/r
am/Mram_ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:READ_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:READ_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000


RAMB16
"nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].
gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.
cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:512X36
WRITEMODEA:WRITE_FIRST
INIT_A = 000000000
SRVAL_A = 000000000
PORTB_ATTR:512X36
WRITEMODEB:WRITE_FIRST
INIT_B = 000000000
SRVAL_B = 000000000



Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------

This feature is not supported for this architecture.
