#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hdl/and.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/thread.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/gen.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/first_class.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/inheritance.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/swap.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/mult_test.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/a53.sv' '/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/generator.sv' '-full64' '-lca' '-sverilog' '-timescale=1ns/1ns' '-debug_acc+all' '-kdb' '-debug_access+all' '-suppress=LCA_FEATURES_ENABLED' '+incdir+/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver' '+define+DW_SUPPRESS_WARN' '-cm' 'line+cond+fsm+tgl+branch' '-cm_dir' './simv.vdb' '-msg_config=../vcs_warn.config' '-l' 'compile.log' '-top' 'gen_top' '-o' 'gen_top' 2>&1
