// Seed: 638727284
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_6,
    input supply1 id_4
);
  supply0 id_7;
  assign module_1.id_11 = 0;
  assign id_7 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output wand id_12
);
  wire id_14;
  xor primCall (id_9, id_8, id_14, id_6, id_2, id_1, id_11, id_7);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_7,
      id_5
  );
endmodule
