#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 22:57:02 2020
# Process ID: 7800
# Current directory: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1
# Command line: vivado.exe -log dbu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbu.tcl
# Log file: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/dbu.vds
# Journal file: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dbu.tcl -notrace
Command: synth_design -top dbu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.871 ; gain = 234.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/.Xil/Vivado-7800-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/.Xil/Vivado-7800-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:72]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.383 ; gain = 308.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.383 ; gain = 308.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.383 ; gain = 308.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1074.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32/dist_mem_512x32_in_context.xdc] for cell 'cpu_multicycle/mem'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32/dist_mem_512x32_in_context.xdc] for cell 'cpu_multicycle/mem'
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1177.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1177.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_multicycle/mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "reg_dst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_source" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ir_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_to_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_or_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_write_cond" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'nixietube'
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      IF |                    0000000000001 |                             0000
                      ID |                    0000000000010 |                             0001
                    R_EX |                    0000000000100 |                             0010
                    R_WB |                    0000000001000 |                             0011
                    I_EX |                    0000000010000 |                             0100
                    I_WB |                    0000000100000 |                             0101
                   LW_EX |                    0000001000000 |                             0110
                  LW_MEM |                    0000010000000 |                             0111
                   LW_WB |                    0000100000000 |                             1000
                   SW_EX |                    0001000000000 |                             1001
                  SW_MEM |                    0010000000000 |                             1010
                  BEQ_EX |                    0100000000000 |                             1011
                    J_EX |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'nixietube'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dbu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module edge_taker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 1     
Module cpu_multicycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module nixietube 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu_multicycle/cn/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nixietube/cnt_target_1000HZ_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nixietube/cnt_target_1000HZ_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nixietube/cnt_target_1000HZ_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nixietube/cnt_target_1000HZ_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nixietube/cnt_target_1000HZ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nixietube/cnt_target_1000HZ_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1177.641 ; gain = 411.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1194.547 ; gain = 428.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |dist_mem_512x32 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |dist_mem_512x32 |     1|
|2     |BUFG            |     2|
|3     |CARRY4          |    32|
|4     |LUT1            |     1|
|5     |LUT2            |    65|
|6     |LUT3            |    85|
|7     |LUT4            |    86|
|8     |LUT5            |   206|
|9     |LUT6            |   871|
|10    |MUXF7           |   413|
|11    |MUXF8           |    70|
|12    |FDCE            |  1262|
|13    |FDPE            |     1|
|14    |FDRE            |     6|
|15    |IBUF            |    10|
|16    |OBUF            |    32|
+------+----------------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |  3206|
|2     |  cpu_multicycle  |cpu_multicycle |  2982|
|3     |    ALU           |ALU            |    64|
|4     |    cn            |control_unit   |   255|
|5     |    rf            |register_file  |  2367|
|6     |  dec_edge_taker  |edge_taker     |     3|
|7     |  inc_edge_taker  |edge_taker_0   |    23|
|8     |  nixietube       |nixietube      |   131|
|9     |  step_edge_taker |edge_taker_1   |     3|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1199.809 ; gain = 330.660
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.809 ; gain = 433.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1211.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1211.980 ; gain = 731.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1211.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/dbu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dbu_utilization_synth.rpt -pb dbu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 22:58:21 2020...
