{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 16:17:31 2025 " "Info: Processing started: Tue Apr 08 16:17:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } } { "c:/users/computer/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/computer/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register in_pause register pause_counter\[1\] 490.44 MHz 2.039 ns Internal " "Info: Clock \"clk\" has Internal fmax of 490.44 MHz between source register \"in_pause\" and destination register \"pause_counter\[1\]\" (period= 2.039 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.850 ns + Longest register register " "Info: + Longest register to register delay is 1.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns in_pause 1 REG LCFF_X26_Y26_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 16; REG Node = 'in_pause'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pause } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.357 ns) 0.791 ns pause_counter\[2\]~0 2 COMB LCCOMB_X26_Y26_N14 3 " "Info: 2: + IC(0.434 ns) + CELL(0.357 ns) = 0.791 ns; Loc. = LCCOMB_X26_Y26_N14; Fanout = 3; COMB Node = 'pause_counter\[2\]~0'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { in_pause pause_counter[2]~0 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.746 ns) 1.850 ns pause_counter\[1\] 3 REG LCFF_X27_Y26_N21 4 " "Info: 3: + IC(0.313 ns) + CELL(0.746 ns) = 1.850 ns; Loc. = LCFF_X27_Y26_N21; Fanout = 4; REG Node = 'pause_counter\[1\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { pause_counter[2]~0 pause_counter[1] } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 59.62 % ) " "Info: Total cell delay = 1.103 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.747 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.747 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { in_pause pause_counter[2]~0 pause_counter[1] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.850 ns" { in_pause {} pause_counter[2]~0 {} pause_counter[1] {} } { 0.000ns 0.434ns 0.313ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.510 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.618 ns) 2.510 ns pause_counter\[1\] 2 REG LCFF_X27_Y26_N21 4 " "Info: 2: + IC(1.025 ns) + CELL(0.618 ns) = 2.510 ns; Loc. = LCFF_X27_Y26_N21; Fanout = 4; REG Node = 'pause_counter\[1\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { clk pause_counter[1] } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 59.16 % ) " "Info: Total cell delay = 1.485 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clk pause_counter[1] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clk {} clk~combout {} pause_counter[1] {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.515 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.618 ns) 2.515 ns in_pause 2 REG LCFF_X26_Y26_N3 16 " "Info: 2: + IC(1.030 ns) + CELL(0.618 ns) = 2.515 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 16; REG Node = 'in_pause'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk in_pause } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 59.05 % ) " "Info: Total cell delay = 1.485 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.030 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clk in_pause } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clk {} clk~combout {} in_pause {} } { 0.000ns 0.000ns 1.030ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clk pause_counter[1] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clk {} clk~combout {} pause_counter[1] {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clk in_pause } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clk {} clk~combout {} in_pause {} } { 0.000ns 0.000ns 1.030ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { in_pause pause_counter[2]~0 pause_counter[1] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.850 ns" { in_pause {} pause_counter[2]~0 {} pause_counter[1] {} } { 0.000ns 0.434ns 0.313ns } { 0.000ns 0.357ns 0.746ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clk pause_counter[1] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clk {} clk~combout {} pause_counter[1] {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clk in_pause } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clk {} clk~combout {} in_pause {} } { 0.000ns 0.000ns 1.030ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[4\] in_pause 6.882 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[4\]\" through register \"in_pause\" is 6.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.515 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.618 ns) 2.515 ns in_pause 2 REG LCFF_X26_Y26_N3 16 " "Info: 2: + IC(1.030 ns) + CELL(0.618 ns) = 2.515 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 16; REG Node = 'in_pause'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk in_pause } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 59.05 % ) " "Info: Total cell delay = 1.485 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.030 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clk in_pause } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clk {} clk~combout {} in_pause {} } { 0.000ns 0.000ns 1.030ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.273 ns + Longest register pin " "Info: + Longest register to pin delay is 4.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns in_pause 1 REG LCFF_X26_Y26_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 16; REG Node = 'in_pause'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pause } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.366 ns) 0.656 ns result~4 2 COMB LCCOMB_X26_Y26_N10 1 " "Info: 2: + IC(0.290 ns) + CELL(0.366 ns) = 0.656 ns; Loc. = LCCOMB_X26_Y26_N10; Fanout = 1; COMB Node = 'result~4'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { in_pause result~4 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(1.992 ns) 4.273 ns result\[4\] 3 PIN PIN_A19 0 " "Info: 3: + IC(1.625 ns) + CELL(1.992 ns) = 4.273 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'result\[4\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { result~4 result[4] } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.358 ns ( 55.18 % ) " "Info: Total cell delay = 2.358 ns ( 55.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 44.82 % ) " "Info: Total interconnect delay = 1.915 ns ( 44.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { in_pause result~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { in_pause {} result~4 {} result[4] {} } { 0.000ns 0.290ns 1.625ns } { 0.000ns 0.366ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clk in_pause } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clk {} clk~combout {} in_pause {} } { 0.000ns 0.000ns 1.030ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { in_pause result~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { in_pause {} result~4 {} result[4] {} } { 0.000ns 0.290ns 1.625ns } { 0.000ns 0.366ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 16:17:31 2025 " "Info: Processing ended: Tue Apr 08 16:17:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
