Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Aug 26 13:08:13 2022
| Host         : DESKTOP-E5S1MHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (99)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (99)
-------------------------------
 There are 99 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.438        0.000                      0                  260        0.137        0.000                      0                  260        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clk_out1_clockSetup    {0.000 5.000}      10.000          100.000         
  clkfbout_clockSetup    {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clockSetup_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clockSetup_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clockSetup          2.438        0.000                      0                  260        0.211        0.000                      0                  260        4.500        0.000                       0                   101  
  clkfbout_clockSetup                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clockSetup_1        2.439        0.000                      0                  260        0.211        0.000                      0                  260        4.500        0.000                       0                   101  
  clkfbout_clockSetup_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clockSetup_1  clk_out1_clockSetup          2.438        0.000                      0                  260        0.137        0.000                      0                  260  
clk_out1_clockSetup    clk_out1_clockSetup_1        2.438        0.000                      0                  260        0.137        0.000                      0                  260  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_clockSetup                           
(none)                 clk_out1_clockSetup_1                         
(none)                 clkfbout_clockSetup                           
(none)                 clkfbout_clockSetup_1                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup
  To Clock:  clk_out1_clockSetup

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  transmitter/stopNum_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.368    transmitter/stopNum_reg_n_0_[0]
    SLICE_X53Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  transmitter/stopNum[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    transmitter/stopNum[0]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.824    -0.866    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.091    -0.534    transmitter/stopNum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/index_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/index_reg_n_0_[23]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/index_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in5[23]
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.130    -0.492    transmitter/index_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/stopNum_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/stopNum_reg_n_0_[19]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/stopNum_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in4[19]
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.130    -0.492    transmitter/stopNum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  transmitter/index_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.347    transmitter/index_reg_n_0_[11]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.237 r  transmitter/index_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.237    transmitter/in5[11]
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.825    -0.865    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.130    -0.495    transmitter/index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/index_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/index_reg_n_0_[15]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/index_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in5[15]
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.130    -0.494    transmitter/index_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/index_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/index_reg_n_0_[19]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/index_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in5[19]
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.130    -0.493    transmitter/index_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/index_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/index_reg_n_0_[31]
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/index_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in5[31]
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.130    -0.490    transmitter/index_reg[31]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.627    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  transmitter/index_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.349    transmitter/index_reg_n_0_[3]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.239 r  transmitter/index_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.239    transmitter/in5[3]
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.822    -0.868    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.130    -0.497    transmitter/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/stopNum_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/stopNum_reg_n_0_[11]
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/stopNum_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in4[11]
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.130    -0.494    transmitter/stopNum_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/stopNum_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/stopNum_reg_n_0_[15]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/stopNum_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in4[15]
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.130    -0.493    transmitter/stopNum_reg[15]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clockSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y32     transmitter/TX_port_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26     transmitter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y28     transmitter/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y28     transmitter/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y29     transmitter/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y29     transmitter/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockSetup
  To Clock:  clkfbout_clockSetup

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup_1
  To Clock:  clk_out1_clockSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.313    transmitter/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.968    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.331    transmitter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.968    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.331    transmitter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  transmitter/stopNum_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.368    transmitter/stopNum_reg_n_0_[0]
    SLICE_X53Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  transmitter/stopNum[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    transmitter/stopNum[0]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.824    -0.866    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.091    -0.534    transmitter/stopNum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/index_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/index_reg_n_0_[23]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/index_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in5[23]
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.130    -0.492    transmitter/index_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/stopNum_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/stopNum_reg_n_0_[19]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/stopNum_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in4[19]
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.130    -0.492    transmitter/stopNum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  transmitter/index_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.347    transmitter/index_reg_n_0_[11]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.237 r  transmitter/index_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.237    transmitter/in5[11]
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.825    -0.865    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.130    -0.495    transmitter/index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/index_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/index_reg_n_0_[15]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/index_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in5[15]
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.130    -0.494    transmitter/index_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/index_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/index_reg_n_0_[19]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/index_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in5[19]
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.130    -0.493    transmitter/index_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/index_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/index_reg_n_0_[31]
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/index_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in5[31]
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.130    -0.490    transmitter/index_reg[31]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.627    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  transmitter/index_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.349    transmitter/index_reg_n_0_[3]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.239 r  transmitter/index_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.239    transmitter/in5[3]
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.822    -0.868    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.130    -0.497    transmitter/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/stopNum_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/stopNum_reg_n_0_[11]
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/stopNum_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in4[11]
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X52Y29         FDRE                                         r  transmitter/stopNum_reg[11]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.130    -0.494    transmitter/stopNum_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/stopNum_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/stopNum_reg_n_0_[15]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/stopNum_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in4[15]
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X52Y30         FDRE                                         r  transmitter/stopNum_reg[15]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.130    -0.493    transmitter/stopNum_reg[15]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clockSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y32     transmitter/TX_port_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26     transmitter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y28     transmitter/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y28     transmitter/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y29     transmitter/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y29     transmitter/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31     transmitter/FSM_sequential_status_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32     transmitter/TX_port_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26     transmitter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y28     transmitter/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockSetup_1
  To Clock:  clkfbout_clockSetup_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup_1
  To Clock:  clk_out1_clockSetup

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  transmitter/stopNum_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.368    transmitter/stopNum_reg_n_0_[0]
    SLICE_X53Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  transmitter/stopNum[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    transmitter/stopNum[0]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.824    -0.866    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.091    -0.460    transmitter/stopNum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/index_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/index_reg_n_0_[23]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/index_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in5[23]
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.130    -0.418    transmitter/index_reg[23]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/stopNum_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/stopNum_reg_n_0_[19]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/stopNum_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in4[19]
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.130    -0.418    transmitter/stopNum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/index_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/index_reg_n_0_[31]
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/index_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in5[31]
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.130    -0.416    transmitter/index_reg[31]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/stopNum_reg[27]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/stopNum_reg_n_0_[27]
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/stopNum_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in4[27]
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.130    -0.416    transmitter/stopNum_reg[27]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.562    -0.619    transmitter/clk_out1
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  transmitter/stopNum_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.341    transmitter/stopNum_reg_n_0_[31]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.231 r  transmitter/stopNum_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.231    transmitter/in4[31]
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.831    -0.859    transmitter/clk_out1
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.130    -0.415    transmitter/stopNum_reg[31]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  transmitter/index_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.347    transmitter/index_reg_n_0_[11]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.237 r  transmitter/index_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.237    transmitter/in5[11]
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.825    -0.865    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.130    -0.421    transmitter/index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/index_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/index_reg_n_0_[15]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/index_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in5[15]
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.130    -0.420    transmitter/index_reg[15]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/index_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/index_reg_n_0_[19]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/index_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in5[19]
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.074    -0.549    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.130    -0.419    transmitter/index_reg[19]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.627    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  transmitter/index_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.349    transmitter/index_reg_n_0_[3]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.239 r  transmitter/index_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.239    transmitter/in5[3]
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.822    -0.868    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.130    -0.423    transmitter/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup
  To Clock:  clk_out1_clockSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[16]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[17]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[18]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.021ns (44.215%)  route 3.812ns (55.785%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          1.033     5.874    transmitter/TX_port_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y30         FDRE                                         r  transmitter/count_reg[19]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[12]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[13]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[14]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.021ns (44.966%)  route 3.697ns (55.034%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.919     5.760    transmitter/TX_port_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.441     8.446    transmitter/clk_out1
    SLICE_X51Y29         FDRE                                         r  transmitter/count_reg[15]/C
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.637     8.312    transmitter/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[0]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.021ns (45.014%)  route 3.690ns (54.986%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.553    -0.959    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  transmitter/count_reg[1]/Q
                         net (fo=2, routed)           0.669     0.166    transmitter/count_reg[1]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.822 r  transmitter/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.822    transmitter/count1_carry_i_9_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.936 r  transmitter/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.936    transmitter/count1_carry_i_8_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.050 r  transmitter/count1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.050    transmitter/count1_carry__0_i_10_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.164 r  transmitter/count1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.164    transmitter/count1_carry__0_i_9_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  transmitter/count1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.278    transmitter/count1_carry__1_i_10_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  transmitter/count1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.392    transmitter/count1_carry__1_i_9_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.726 f  transmitter/count1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     2.543    transmitter/p_0_in[26]
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.303     2.846 r  transmitter/count1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     2.846    transmitter/count1_carry__2_i_7_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.396 r  transmitter/count1_carry__2/CO[3]
                         net (fo=7, routed)           1.293     4.689    transmitter/count1
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.841 r  transmitter/TX_port_i_1/O
                         net (fo=33, routed)          0.912     5.753    transmitter/TX_port_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.437     8.442    transmitter/clk_out1
    SLICE_X51Y26         FDRE                                         r  transmitter/count_reg[1]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.637     8.330    transmitter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  transmitter/stopNum_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.368    transmitter/stopNum_reg_n_0_[0]
    SLICE_X53Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  transmitter/stopNum[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    transmitter/stopNum[0]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.824    -0.866    transmitter/clk_out1
    SLICE_X53Y27         FDRE                                         r  transmitter/stopNum_reg[0]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.091    -0.460    transmitter/stopNum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/index_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/index_reg_n_0_[23]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/index_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in5[23]
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X50Y31         FDRE                                         r  transmitter/index_reg[23]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.130    -0.418    transmitter/index_reg[23]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.559    -0.622    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  transmitter/stopNum_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.344    transmitter/stopNum_reg_n_0_[19]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.234 r  transmitter/stopNum_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.234    transmitter/in4[19]
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.828    -0.862    transmitter/clk_out1
    SLICE_X52Y31         FDRE                                         r  transmitter/stopNum_reg[19]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.130    -0.418    transmitter/stopNum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/index_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/index_reg_n_0_[31]
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/index_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in5[31]
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X50Y33         FDRE                                         r  transmitter/index_reg[31]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.130    -0.416    transmitter/index_reg[31]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.561    -0.620    transmitter/clk_out1
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  transmitter/stopNum_reg[27]/Q
                         net (fo=1, routed)           0.114    -0.342    transmitter/stopNum_reg_n_0_[27]
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.232 r  transmitter/stopNum_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.232    transmitter/in4[27]
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.830    -0.860    transmitter/clk_out1
    SLICE_X52Y33         FDRE                                         r  transmitter/stopNum_reg[27]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.130    -0.416    transmitter/stopNum_reg[27]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/stopNum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/stopNum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.562    -0.619    transmitter/clk_out1
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  transmitter/stopNum_reg[31]/Q
                         net (fo=1, routed)           0.114    -0.341    transmitter/stopNum_reg_n_0_[31]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.231 r  transmitter/stopNum_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000    -0.231    transmitter/in4[31]
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.831    -0.859    transmitter/clk_out1
    SLICE_X52Y34         FDRE                                         r  transmitter/stopNum_reg[31]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.074    -0.545    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.130    -0.415    transmitter/stopNum_reg[31]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.556    -0.625    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  transmitter/index_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.347    transmitter/index_reg_n_0_[11]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.237 r  transmitter/index_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.237    transmitter/in5[11]
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.825    -0.865    transmitter/clk_out1
    SLICE_X50Y28         FDRE                                         r  transmitter/index_reg[11]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.074    -0.551    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.130    -0.421    transmitter/index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557    -0.624    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  transmitter/index_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.346    transmitter/index_reg_n_0_[15]
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  transmitter/index_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.236    transmitter/in5[15]
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.826    -0.864    transmitter/clk_out1
    SLICE_X50Y29         FDRE                                         r  transmitter/index_reg[15]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.130    -0.420    transmitter/index_reg[15]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.558    -0.623    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  transmitter/index_reg[19]/Q
                         net (fo=1, routed)           0.114    -0.345    transmitter/index_reg_n_0_[19]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.235 r  transmitter/index_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.235    transmitter/in5[19]
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.827    -0.863    transmitter/clk_out1
    SLICE_X50Y30         FDRE                                         r  transmitter/index_reg[19]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.074    -0.549    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.130    -0.419    transmitter/index_reg[19]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmitter/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.554    -0.627    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  transmitter/index_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.349    transmitter/index_reg_n_0_[3]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.239 r  transmitter/index_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.239    transmitter/in5[3]
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.822    -0.868    transmitter/clk_out1
    SLICE_X50Y26         FDRE                                         r  transmitter/index_reg[3]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.130    -0.423    transmitter/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.184    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clockSetup
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/TX_port_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTXport
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 3.974ns (43.461%)  route 5.170ns (56.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    -0.950    transmitter/clk_out1
    SLICE_X53Y32         FDRE                                         r  transmitter/TX_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  transmitter/TX_port_reg/Q
                         net (fo=1, routed)           5.170     4.676    uartTXport_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.194 r  uartTXport_OBUF_inst/O
                         net (fo=0)                   0.000     8.194    uartTXport
    A18                                                               r  uartTXport (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/TX_port_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTXport
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.272ns  (logic 1.360ns (41.554%)  route 1.913ns (58.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.560    -0.621    transmitter/clk_out1
    SLICE_X53Y32         FDRE                                         r  transmitter/TX_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  transmitter/TX_port_reg/Q
                         net (fo=1, routed)           1.913     1.432    uartTXport_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.651 r  uartTXport_OBUF_inst/O
                         net (fo=0)                   0.000     2.651    uartTXport
    A18                                                               r  uartTXport (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clockSetup_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/TX_port_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTXport
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 3.974ns (43.461%)  route 5.170ns (56.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    -0.950    transmitter/clk_out1
    SLICE_X53Y32         FDRE                                         r  transmitter/TX_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  transmitter/TX_port_reg/Q
                         net (fo=1, routed)           5.170     4.676    uartTXport_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.194 r  uartTXport_OBUF_inst/O
                         net (fo=0)                   0.000     8.194    uartTXport
    A18                                                               r  uartTXport (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/TX_port_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTXport
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.272ns  (logic 1.360ns (41.554%)  route 1.913ns (58.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=99, routed)          0.560    -0.621    transmitter/clk_out1
    SLICE_X53Y32         FDRE                                         r  transmitter/TX_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  transmitter/TX_port_reg/Q
                         net (fo=1, routed)           1.913     1.432    uartTXport_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.651 r  uartTXport_OBUF_inst/O
                         net (fo=0)                   0.000     2.651    uartTXport
    A18                                                               r  uartTXport (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockSetup
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockSetup_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





