// Cria componentes FETCH
create pc 0 0 32
create imemory 4 255 32 8
create add 7 1 32
create muxpc 6 0 32
create bus1 15 0 32 1 2
create bus2 15 0 32 1 2
create bus6 15 0 32 1 2
create bus7 15 0 32 1 2
// Cria componentes DECODE
create registers 2 32 32
create se 9 16 16 32
create 25to0 110 32 6 31
// Cria componentes EXECUTE
create muxa 6 0 32
create muxb 17 4 32
create alu 8 0 32
create not 10 0 32
create comp  51 0 32
//create zt 10 0 32
create bus3 15 0 32 1 3
create bus4 15 0 32 1 3
// Cria componentes MEMORY
//create dmemory 5 255 32 8
create dmemory 101 0
create bus5 15 0 32 1 3
// Cria componentes WRITEBACK
//create muxwb 6 0 32
create muxwb 17 4 32
// Conecta os componentes
link pc S1 bus1 E0
link bus1 S0 add E1
link bus1 S1 imemory E2
//link imemory S1 se E0
link imemory S1 bus6 E0
link bus6 S0 se E0
link bus6 S1 25to0 E0
link add S1 bus7 E0
link bus7 S0 muxpc E2
link bus7 S1 muxwb E2
link muxpc S1 bus2 E0
link bus2 S0 muxa E1
link bus2 S1 pc E1
link registers S1 bus3 E0
link registers S2 bus4 E0
link se S0 muxb E1
link 25to0 S0 muxb E3
link bus3 S1 muxa E2
link bus4 S0 muxb E0
link muxa S1 alu E1
link muxb S0 alu E2
link alu S1 bus5 E0
link bus3 S0 zt E1
link bus4 S1 dmemory E0
link bus5 S0 muxpc E1
link bus5 S1 dmemory E1
link bus5 S2 muxwb E1
link bus3 S2 comp E0
link bus4 S2 comp E1
link comp S0 not E1 
link not S1 muxpc SEL
link dmemory S0 muxwb E0
link muxwb S0 registers E1
