
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>IP Release Note - DFx_sTAP_PIC</title>
<style>
body {
    font-family: Geneva, Arial, Helvetica, sans-serif;
    font-size: 12px;
    border-width: 0px;
    margin: 0px;
}

body,html {
    height: 100%;
}

.release_note_notfilled {
    font-style: italic;
    color: #666 !important;
    border: 0 !important;
}

.release_note_editor {
    padding-left: 8px;
}

.release_note_main_section {
    width: 90%%;
    padding: 5px;
    height: 98%;
    overflow: auto;
    margin-left: 10px;
}

.release_note_edit_section {
    width: 80%;
    border: 1px dashed #ccc;
    padding: 5px;
    margin-left: 5px;
    margin-bottom: 5px;
}

.release_note_section {
    text-align: left;
    padding: 2px 2px 2px 8px;
    border: 1px solid #000;
    margin-bottom: 8px;
}

.release_note_titletext {
    font-weight: bold;
    font-family: arial;
    font-size: 10pt;
}

.release_note_alert {
    color: red;
    font-weight: bold;
}

.release_note_header {
    font-size: 12pt;
    font-weight: bolder;
    font-family: arial;
    padding-top: 30px;
    padding-bottom: 30px;
}

.release_note_info_table {
    border:1px;
    border-collapse:collapse;
    word-wrap:break-word;
    table-layout:fixed;
    font-size:10pt;
}

.release_note_info_table th {
    background-color:#ebf0f9;
    color:black;
    border:#517dbf 1pt solid;
    vertical-align:top;
    font-family:arial;
    text-align:center;
    padding: 5px 8px 5px 8px;
}

.release_note_info_table td {
    border:#517dbf 1pt solid;
    vertical-align:top;
    text-align:left;
    padding: 5px 8px 5px 8px;
    color: #00f;
}

.release_note_content {
    color: #00f;
    word-wrap: break-word;
    white-space:normal;
    font-family: arial;
    text-overflow: ellipsis;
    display:inline-block;
    vertical-align: baseline;
    text-align: left;
    padding: 5px;
}
</style>
</head>
<body>


<div class="release_note_main_section tab_content" style="display:block" id="ip_release_tab_1">
    <div class="release_note_header">The DTEG team is pleased to announce a collateral release.</div>
    <div class="release_note_section">
        <span class="release_note_titletext">This release is for the following customer project/product:</span><br/>
        
        <span class="release_note_content">10nm TTM,1222 Process Hardening Vehicle,Alder Lake PCH-LP Die,Arctic Sound DC4,AtlasPeak 3.0,Bear Rapids-D-HCC Base Die,Breton Sound,Cannon Lake H 8+2 Die,Cannon Lake PCH-H Die,Cannon Lake PCH-LP Die,Cannon Lake S/H/X 6+2 Die,Cedar Fork,Cheetah Mountain,Columbia River (Storm Lake 3) DIE,Crystal Sands,Earl Creek Die,Elixir Springs  Product,Emmitsburg,Gold Sand,Goldwater Lake,IBIS,Ice Lake PCH-H Die,Ice Lake PCH-LP Die,Ice Lake PCH-N Die,Ice Lake SP XCC,Ice Lake SP-HCC Die,Ice Lake-D-HCC,Kettle Canyon,Knights Hill SC Die,Knights Peak Die,Lakefield 1 Base,Maletti Hill,Monette Hill,Mount Steller,Mule Creek Canyon PCH Die,Ryefield Base Die,Ryefield Compute Die,Sapphire Rapids SP HCC/LCC,Sapphire Rapids SP-XCC Die,Snow Ridge BTS/HCC,Sunny Ridge Die,Sunrise Valley Product Grouping,Tiger Lake 8+0C Die,Tiger Lake H 8+2C Die,Tiger Lake H/S 8+2 Die,Tiger Lake PCH-H Die,Tiger Lake PCH-K Die,Tiger Lake PCH-LP Die,Tiger Lake S/H 8+1 Die,Tiger Lake U 4+1C Die,Tiger Lake U/Y 4+2 Die,X-GOLD 756,XMM7315</span>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Design Name:</span>
        <span class="release_note_content">DFx_sTAP_PIC</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">ZirconQA Score:</span>
        <input type='text' value='https://zircon.echo.intel.com/zircon/index.php/zirconReleaseDashboardTable.php?top_filter_checkbox=2&DSSMilestone_id=92370&Ver_id=all&App_id=all&showlatest=1' class="release_note_content" id="release_note_zqascore"></input>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Type/Milestone:</span>&nbsp;<span id="release_note_droptype" class="release_note_content">RTL1P0</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="release_note_titletext">IRR Revision:</span>&nbsp;<span id="release_note_droprev" class="release_note_content">PIC4_V2</span><br/>
        
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Date:</span><br/><span class="release_note_content">11/16/2017</span>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">HSD-ES tickets tagged for release:</span><br/><br/>
        <div id="release_note_hsds_writeback" class="release_note_editor">
	    <table class="release_note_info_table">
        <tr><th>Count</th><th>ID</th><th>Title</th><th>Status</th><th>Priority</th><th>Type</th><th>Owner</th><th>Submitted By</th></tr><tr id='release_note_hsd_id_220179128'><td>1</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=220179128' target='_blank'>220179128</a></td><td>SoC TAP HAS is not explicit about accessing opcodes(TDRs) with a higher level of security clearance than the current policy</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>mwiznero</td><td>mwiznero</td></tr><tr id='release_note_hsd_id_220725388'><td>2</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=220725388' target='_blank'>220725388</a></td><td>TAP HAS 1.0: Missing parameter to enable SWCOMP</td><td>complete</td><td>3-medium</td><td>bug</td><td>mwiznero</td><td>mwiznero</td></tr><tr id='release_note_hsd_id_1405881491'><td>3</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1405881491' target='_blank'>1405881491</a></td><td>Parameter control of TAPC_WTAP_SEL register default value required</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>badithya</td><td>lryerva</td></tr><tr id='release_note_hsd_id_1504612078'><td>4</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1504612078' target='_blank'>1504612078</a></td><td>Update SWCOMP parameters in the Integration Guide</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>badithya</td><td>badithya</td></tr><tr id='release_note_hsd_id_1604354760'><td>5</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604354760' target='_blank'>1604354760</a></td><td>sTAP RTL doesn't support sticky extest toggle. TAP HAS doesn't match this.</td><td>complete</td><td>3-medium</td><td>bug</td><td>mwiznero</td><td>vmuppar</td></tr><tr id='release_note_hsd_id_1604389040'><td>6</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604389040' target='_blank'>1604389040</a></td><td>Run Zircon related to UPF Rules for STAP</td><td>complete</td><td>2-high</td><td>enhancement</td><td>badithya</td><td>svbandan</td></tr><tr id='release_note_hsd_id_1604389043'><td>7</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604389043' target='_blank'>1604389043</a></td><td>Enable all Tools related to UPF in STAP</td><td>complete</td><td>2-high</td><td>enhancement</td><td>badithya</td><td>svbandan</td></tr><tr id='release_note_hsd_id_1604389050'><td>8</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604389050' target='_blank'>1604389050</a></td><td>Add stap_fsm_tlrs pin for STAP in TAP HAS</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>mwiznero</td><td>svbandan</td></tr><tr id='release_note_hsd_id_1604428837'><td>9</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604428837' target='_blank'>1604428837</a></td><td>SWCOMP should not be enabled on STAP by defualt</td><td>complete</td><td>3-medium</td><td>bug</td><td>badithya</td><td>sbulusu</td></tr><tr id='release_note_hsd_id_1604448995'><td>10</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604448995' target='_blank'>1604448995</a></td><td>SWCOMP reset should have one input that should be derived from internal powergood of any IP that has internal PGs</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>mwiznero</td><td>badithya</td></tr><tr id='release_note_hsd_id_1604449034'><td>11</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604449034' target='_blank'>1604449034</a></td><td>The SWCOMP and DRREG TDO mux to be placed in different power domains</td><td>complete</td><td>3-medium</td><td>bug</td><td>badithya</td><td>badithya</td></tr><tr id='release_note_hsd_id_1604449042'><td>12</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1604449042' target='_blank'>1604449042</a></td><td>Differences in HAS and RTL in SWCOMP registers</td><td>complete</td><td>3-medium</td><td>bug</td><td>mwiznero</td><td>badithya</td></tr>
        </table>
	   </div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Special notes regarding this release:</span><br/>
        <div id="rn_editor_notes" class="release_note_editor">None</div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments regarding this release:</span><br/>
        <div id="rn_editor_comments" class="release_note_editor">This a release of DTEG_sTAP_PIC4_2017WW45_RTL1P0_V2</div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release location:</span><br/><br/>
        <input type="checkbox" checked="checked">&nbsp;Intel Reuse Repository (IRR)<br/>
        <table class="release_note_info_table">
        <tr><th>IRR Component Name</th><th>IRR ID Number</th><th>IRR Revision</th><th>Download Link</th></tr>
        <tr><td id="release_note_compname">DFx sTAP_PIC</td><td id="release_note_irrid">99025183</td><td id="release_note_irrrev">RTL1P0_PIC4_V2</td><td id="release_note_irrlink"><a href="https://irrprod.cps.intel.com/irr/#99025183" target="_blank">https://irrprod.cps.intel.com/irr/#99025183</a></td></tr>
        </table>
        <br/>
        <span class="release_note_titletext">Comments regarding release location:</span><br/>
        <div id="rn_editor_relloc" class="release_note_editor"></div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Tool versions in this release:</span><br/><br/>
        <table class="release_note_info_table">
        <tr><th>Tool Name</th><th>Version</th></tr><tr><td>HDK</td><td>1.4.3</td></tr>
        </table>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Known issues, errata, or exceptions for this release:</span><br/>
        <div id="rn_editor_issues" class="release_note_editor">None</div>
    </div>
    <div id="hsds" class="release_note_section">
        <span class="release_note_titletext">HSD issues/bugs addressed by this release:<br/>
        <div id="rn_editor_hsd" class="release_note_editor"></div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Changes in this release compared to previous release:</span><br/>
        <div id="rn_editor_changes" class="release_note_editor">
        
            1) Bug fixes for SWCOMP module. ftap_pwrdomain_rst_b port added.   <br />
            2) HSDs addressed. <br />
			   3) Fishtail enabled. <br />
			   4) SoC TAP Spec updated. <br />
         
         </div>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Other IPs from IRR that this IP release was co-validated with:</span><br/>
        <div id="rn_editor_otherip" class="release_note_editor">DTEG_DfxSecurePluginPIC4_2017WW24_RTL1P0_V1</div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments on quality checks (if applicable):</span><br/>
        <div id="rn_editor_quality" class="release_note_editor">Zircon weighted score is 99%</div>
    </div>
    
</div>

</body>
</html>

