$date
	Mon Jun 15 18:11:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module PPA_adder_tb $end
$var wire 6 ! w [5:0] $end
$var wire 1 " ov $end
$var reg 6 # a [5:0] $end
$var reg 6 $ b [5:0] $end
$var reg 1 % c $end
$scope module adder $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 & jeden $end
$var wire 6 ' sum_comp_1 [5:0] $end
$var wire 6 ( sum_comp_2 [5:0] $end
$var wire 6 ) result [5:0] $end
$var wire 1 * p_5_4 $end
$var wire 1 + p_5_0 $end
$var wire 1 , p_4_0 $end
$var wire 1 - p_3_2 $end
$var wire 1 . p_3_0 $end
$var wire 1 / p_2_0 $end
$var wire 1 0 p_1_0 $end
$var wire 1 1 p5 $end
$var wire 1 2 p4 $end
$var wire 1 3 p3 $end
$var wire 1 4 p2 $end
$var wire 1 5 p1 $end
$var wire 1 6 p0 $end
$var wire 1 7 h5 $end
$var wire 1 8 h4 $end
$var wire 1 9 h3 $end
$var wire 1 : h2 $end
$var wire 1 ; h1 $end
$var wire 1 < h0 $end
$var wire 1 = g_5_4 $end
$var wire 1 > g_5_0 $end
$var wire 1 ? g_4_0 $end
$var wire 1 @ g_3_2 $end
$var wire 1 A g_3_0 $end
$var wire 1 B g_2_0 $end
$var wire 1 C g_1_0 $end
$var wire 1 D g5 $end
$var wire 1 E g4 $end
$var wire 1 F g3 $end
$var wire 1 G g2 $end
$var wire 1 H g1 $end
$var wire 1 I g0_new $end
$var wire 1 J g0 $end
$scope module Carry_in $end
$var wire 1 % c0 $end
$var wire 1 I g0_new $end
$var wire 1 K gate_and $end
$var wire 1 6 p0 $end
$var wire 1 J g0 $end
$upscope $end
$scope module S0 $end
$var wire 1 % c $end
$var wire 1 L s $end
$var wire 1 < h $end
$upscope $end
$scope module S1 $end
$var wire 1 I c $end
$var wire 1 M s $end
$var wire 1 ; h $end
$upscope $end
$scope module S2 $end
$var wire 1 N s $end
$var wire 1 : h $end
$var wire 1 C c $end
$upscope $end
$scope module S3 $end
$var wire 1 O s $end
$var wire 1 9 h $end
$var wire 1 B c $end
$upscope $end
$scope module S4 $end
$var wire 1 P s $end
$var wire 1 8 h $end
$var wire 1 A c $end
$upscope $end
$scope module S5 $end
$var wire 1 Q s $end
$var wire 1 7 h $end
$var wire 1 ? c $end
$upscope $end
$scope module gen0 $end
$var wire 1 J g $end
$var wire 1 < h $end
$var wire 1 6 p $end
$var wire 1 R x $end
$var wire 1 S y $end
$upscope $end
$scope module gen1 $end
$var wire 1 H g $end
$var wire 1 ; h $end
$var wire 1 5 p $end
$var wire 1 T x $end
$var wire 1 U y $end
$upscope $end
$scope module gen2 $end
$var wire 1 G g $end
$var wire 1 : h $end
$var wire 1 4 p $end
$var wire 1 V x $end
$var wire 1 W y $end
$upscope $end
$scope module gen3 $end
$var wire 1 F g $end
$var wire 1 9 h $end
$var wire 1 3 p $end
$var wire 1 X x $end
$var wire 1 Y y $end
$upscope $end
$scope module gen4 $end
$var wire 1 E g $end
$var wire 1 8 h $end
$var wire 1 2 p $end
$var wire 1 Z x $end
$var wire 1 [ y $end
$upscope $end
$scope module gen5 $end
$var wire 1 D g $end
$var wire 1 7 h $end
$var wire 1 1 p $end
$var wire 1 \ x $end
$var wire 1 ] y $end
$upscope $end
$scope module mod_1_0 $end
$var wire 1 H g1 $end
$var wire 1 I g2 $end
$var wire 1 C g_prim $end
$var wire 1 ^ gate_and $end
$var wire 1 5 p1 $end
$var wire 1 6 p2 $end
$var wire 1 0 p_prim $end
$upscope $end
$scope module mod_2_0 $end
$var wire 1 G g1 $end
$var wire 1 C g2 $end
$var wire 1 B g_prim $end
$var wire 1 _ gate_and $end
$var wire 1 4 p1 $end
$var wire 1 0 p2 $end
$var wire 1 / p_prim $end
$upscope $end
$scope module mod_3_0 $end
$var wire 1 C g2 $end
$var wire 1 A g_prim $end
$var wire 1 ` gate_and $end
$var wire 1 0 p2 $end
$var wire 1 . p_prim $end
$var wire 1 - p1 $end
$var wire 1 @ g1 $end
$upscope $end
$scope module mod_3_2 $end
$var wire 1 F g1 $end
$var wire 1 G g2 $end
$var wire 1 @ g_prim $end
$var wire 1 a gate_and $end
$var wire 1 3 p1 $end
$var wire 1 4 p2 $end
$var wire 1 - p_prim $end
$upscope $end
$scope module mod_4_0 $end
$var wire 1 E g1 $end
$var wire 1 A g2 $end
$var wire 1 ? g_prim $end
$var wire 1 b gate_and $end
$var wire 1 2 p1 $end
$var wire 1 . p2 $end
$var wire 1 , p_prim $end
$upscope $end
$scope module mod_5_0 $end
$var wire 1 A g2 $end
$var wire 1 > g_prim $end
$var wire 1 c gate_and $end
$var wire 1 . p2 $end
$var wire 1 + p_prim $end
$var wire 1 * p1 $end
$var wire 1 = g1 $end
$upscope $end
$scope module mod_5_4 $end
$var wire 1 D g1 $end
$var wire 1 E g2 $end
$var wire 1 = g_prim $end
$var wire 1 d gate_and $end
$var wire 1 1 p1 $end
$var wire 1 2 p2 $end
$var wire 1 * p_prim $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
b0 '
1&
0%
b0 $
b0 #
0"
b0 !
$end
#1000
1Q
b100001 !
b100001 )
1L
11
17
16
1<
1]
1R
b100000 $
b100000 (
b1 #
b1 '
#2000
0M
0Q
0I
01
07
06
0<
0K
b1 !
b1 )
1L
0]
0R
1%
b0 $
b0 (
b0 #
b0 '
#3000
1M
1I
1Q
1K
b100010 !
b100010 )
0L
11
17
16
1<
1]
1R
b100000 $
b100000 (
b1 #
b1 '
#4000
1,
1+
1/
1.
10
1N
1-
1O
1*
1P
0I
15
1;
14
1:
13
19
12
18
0K
b111111 !
b111111 )
1L
0]
1T
1V
1X
1Z
1\
0%
b0 $
b0 (
b111111 #
b111111 '
#5000
0Q
1?
1"
1>
0O
1b
1c
0P
1B
1A
1_
1`
0N
1C
0M
1^
1I
1K
b0 !
b0 )
0L
1%
#6000
1M
1a
1N
1@
1O
1d
1P
1=
1Q
1J
0<
1H
0;
1G
0:
1F
09
1E
08
1D
07
0K
b111110 !
b111110 )
0L
1S
1U
1W
1Y
1[
1]
0%
b111111 $
b111111 (
#7000
1K
b111111 !
b111111 )
1L
1%
#8000
0?
0"
0>
0b
0c
0B
0A
0_
0`
0C
0@
0=
0^
0a
1N
0d
1P
1O
1Q
0I
0J
1<
0G
1:
0E
18
0H
1;
0F
19
0D
17
0K
b111111 !
b111111 )
1L
0S
0W
0[
0T
0X
0\
0%
b101010 $
b101010 (
b10101 #
b10101 '
#9000
0Q
1?
1"
1>
0O
1b
1c
0P
1B
1A
1_
1`
0N
1C
0M
1^
1I
1K
b0 !
b0 )
0L
1%
#10000
1Q
0?
0"
0>
0b
0c
1P
0_
0,
0+
0A
0C
0.
0`
1M
0^
0N
0-
1O
0I
1G
0:
03
09
0K
b111011 !
b111011 )
1L
1S
1W
0Y
0]
0R
1\
0%
b111 $
b111 (
b110100 #
b110100 '
#11000
1_
1O
1C
0M
1B
0N
0P
0*
b1001 !
b1001 )
0Q
1H
0;
0G
1:
02
08
01
07
1T
0V
0Z
0\
b10 #
b10 '
#12000
0_
1Q
0C
1M
b101011 !
b101011 )
0N
11
17
0H
1;
1G
0:
0S
1]
1R
0T
1V
b100110 $
b100110 (
b101 #
b101 '
#13000
1O
1_
1^
1B
0Q
1C
1I
0G
1:
01
07
1H
0;
1K
b1010 !
b1010 )
0L
0W
0]
1T
1%
b10 $
b10 (
b111 #
b111 '
#14000
0O
0B
1"
1>
0_
b110 !
b110 )
1N
0/
1=
0C
0^
00
1?
1d
1*
11
17
0H
05
1E
12
0U
1W
1[
1]
0T
0V
1Z
b110100 $
b110100 (
b10001 #
b10001 '
#15000
1_
0"
0>
1C
1/
1Q
0=
1O
1^
10
0M
0?
0d
1P
1B
b111100 !
b111100 )
1N
15
1;
0E
18
1G
0:
1S
1U
0[
0]
0R
1V
1\
b111 $
b111 (
b110100 #
b110100 '
#16000
