module ymq47_zyq(en,in,out);
	input [3:0]in;
	input en;
	output [6:0]out;
	reg [6:0]d;
	assign out = d;
	always @(*)
	begin
		if(en)
		begin
		case(in)
		4'b0000:d = 7'b1111110;
		4'b0001:d = 7'b0110000;
		4'b0010:d = 7'b1101101;
		4'b0011:d = 7'b1111001;
		4'b0100:d = 7'b0110011;
		4'b0101:d = 7'b1011011;
		4'b0110:d = 7'b1011111;
		4'b0111:d = 7'b1110000;
		4'b1000:d = 7'b1111111;
		4'b1001:d = 7'b1110011;
		4'b1010:d = 7'b1110111;
		4'b1011:d = 7'b0011111;
		4'b1100:d = 7'b1001110;
		4'b1101:d = 7'b0111101;
		4'b1110:d = 7'b1001111;
		4'b1111:d = 7'b1000111;
		endcase
		end
		else d = 7'b0000000;
	end
endmodule
