<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-Knowledge/IC/EDA">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.2.0">
<title data-rh="true">电子设计自动化 | Doongz&#x27;s Site</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://doongz.github.io/docs/Knowledge/IC/EDA"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="电子设计自动化 | Doongz&#x27;s Site"><meta data-rh="true" name="description" content="电子设计自动化（英语：Electronic design automation，缩写：EDA）是指利用计算机辅助设计（CAD）软件，来完成超大规模集成电路（VLSI）芯片的功能设计、综合、验证、物理设计（包括布局、布线、版图、设计规则检查）等流程的设计方式。"><meta data-rh="true" property="og:description" content="电子设计自动化（英语：Electronic design automation，缩写：EDA）是指利用计算机辅助设计（CAD）软件，来完成超大规模集成电路（VLSI）芯片的功能设计、综合、验证、物理设计（包括布局、布线、版图、设计规则检查）等流程的设计方式。"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://doongz.github.io/docs/Knowledge/IC/EDA"><link data-rh="true" rel="alternate" href="https://doongz.github.io/docs/Knowledge/IC/EDA" hreflang="en"><link data-rh="true" rel="alternate" href="https://doongz.github.io/docs/Knowledge/IC/EDA" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="Doongz&#39;s Site RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="Doongz&#39;s Site Atom Feed">





<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/assets/css/styles.bbae31c2.css">
<link rel="preload" href="/assets/js/runtime~main.a61035f3.js" as="script">
<link rel="preload" href="/assets/js/main.7aad8990.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#docusaurus_skipToContent_fallback">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Home page</b></a><a class="navbar__item navbar__link" href="/docs/catalogue-algo">Algorithm</a><a class="navbar__item navbar__link" href="/docs/catalogue-skill">Skill</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/catalogue-knowledge">Knowledge</a><a class="navbar__item navbar__link" href="/community/support">Community</a><a class="navbar__item navbar__link" href="/blog">Blog</a><div class="navbar__item dropdown dropdown--hoverable"><a href="#" aria-haspopup="true" aria-expanded="false" role="button" class="navbar__link">Courses</a><ul class="dropdown__menu"><li><a href="https://github.com/doongz/mlc-ai" target="_blank" rel="noopener noreferrer" class="dropdown__link">Machine Learning Compilation<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/cs229" target="_blank" rel="noopener noreferrer" class="dropdown__link">Stanford CS229: Machine Learning<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/aics" target="_blank" rel="noopener noreferrer" class="dropdown__link">中国科学院 智能计算系统<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/cs50-ai" target="_blank" rel="noopener noreferrer" class="dropdown__link">Harvard CS50’s Introduction to AI with Python<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/mit-6.824" target="_blank" rel="noopener noreferrer" class="dropdown__link">MIT-6.824 Distributed Systems<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/os-workbench" target="_blank" rel="noopener noreferrer" class="dropdown__link">南京大学 操作系统：设计与实现<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/mit-6.s081" target="_blank" rel="noopener noreferrer" class="dropdown__link">MIT-6.S081 Operating Systems Engineering<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="navbar__items navbar__items--right"><a href="https://github.com/doongz" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/catalogue-knowledge">Catalogue</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/docs/Knowledge/IC/IC">IC</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Knowledge/IC/IC">IC</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/Knowledge/IC/EDA">电子设计自动化</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Knowledge/IC/FPGA">FPGA</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Knowledge/IC/Verilog">Verilog 简介</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/docs/Knowledge/计算机组成/">计算机组成-序</a><button aria-label="Toggle the collapsible sidebar category &#x27;计算机组成-序&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Knowledge/操作系统/计算机系统概述">操作系统</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Knowledge/计算机网络/计算机网络体系结构">计算机网络</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Knowledge/容器技术/docker原理">容器技术</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Knowledge/数据存储/设计数据密集型应用/序">数据存储</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Knowledge/AI/Tensor">AI</a></div></li></ul></nav></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">IC</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">电子设计自动化</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>电子设计自动化</h1><p><strong>电子设计自动化</strong>（英语：<strong>Electronic design automation</strong>，缩写：<strong>EDA</strong>）是指利用计算机辅助设计（CAD）软件，来完成<strong>超大规模集成电路（VLSI）芯片的功能设计、综合、验证、物理设计</strong>（包括布局、布线、版图、设计规则检查）等流程的设计方式。</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="一发展">一、发展<a class="hash-link" href="#一发展" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="历史">历史<a class="hash-link" href="#历史" title="Direct link to heading">​</a></h3><p>1、在电子设计自动化出现之前，<strong>设计人员必须「手工」完成集成电路的设计、布线等工作</strong>，这是因为当时所谓集成电路的复杂程度远不及现在。工业界开始使用几何学方法来制造用于电路光绘（photoplotter）的胶带。到了1970年代中期，开发人应尝试将整个设计过程自动化，而不仅仅满足于自动完成掩膜草图。第一个电路<a href="https://baike.baidu.com/item/%E5%B8%83%E5%B1%80" target="_blank" rel="noopener noreferrer">布局</a>、<a href="https://baike.baidu.com/item/%E5%B8%83%E7%BA%BF" target="_blank" rel="noopener noreferrer">布线</a>工具研发成功。设计自动化研讨会（Design Automation Conference）在这一时期被创立，旨在促进电子设计自动化的发展。</p><p>2、电子设计自动化发展的下一个重要阶段以卡弗尔·米德（Carver Mead）和<a href="https://baike.baidu.com/item/%E7%90%B3%C2%B7%E5%BA%B7%E7%BB%B4" target="_blank" rel="noopener noreferrer">琳·康维</a>于1980年发表的论文《<a href="https://baike.baidu.com/item/%E8%B6%85%E5%A4%A7%E8%A7%84%E6%A8%A1%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E7%B3%BB%E7%BB%9F%E5%AF%BC%E8%AE%BA/51096927" target="_blank" rel="noopener noreferrer">超大规模集成电路系统导论</a>》（<em>Introduction to VLSI Systems</em>）为标志。这一篇具有重大意义的论文提出了通过<a href="https://baike.baidu.com/item/%E7%BC%96%E7%A8%8B%E8%AF%AD%E8%A8%80" target="_blank" rel="noopener noreferrer">编程语言</a>来进行芯片设计的新思想。如果这一想法得到实现，芯片设计的复杂程度可以得到显著提升。这主要得益于用来进行集成电路<a href="https://baike.baidu.com/item/%E9%80%BB%E8%BE%91%E4%BB%BF%E7%9C%9F" target="_blank" rel="noopener noreferrer">逻辑仿真</a>、<a href="https://baike.baidu.com/item/%E5%8A%9F%E8%83%BD%E9%AA%8C%E8%AF%81" target="_blank" rel="noopener noreferrer">功能验证</a>的工具的性能得到相当的改善。随着计算机仿真技术的发展，设计项目可以在构建实际硬件电路之前进行<a href="https://baike.baidu.com/item/%E4%BB%BF%E7%9C%9F" target="_blank" rel="noopener noreferrer">仿真</a>，芯片<a href="https://baike.baidu.com/item/%E5%B8%83%E5%B1%80" target="_blank" rel="noopener noreferrer">布局</a>、<a href="https://baike.baidu.com/item/%E5%B8%83%E7%BA%BF/1516927" target="_blank" rel="noopener noreferrer">布线</a>对人工设计的要求降低，而且软件错误率不断降低。直至今日，尽管所用的语言和工具仍然不断在发展，但是通过编程语言来设计、验证电路预期行为，利用工具软件综合得到低抽象级（或称“后端”）<a href="https://baike.baidu.com/item/%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1/12728832" target="_blank" rel="noopener noreferrer">物理设计</a>的这种途径，仍然是数字集成电路设计的基础。</p><p>3、从1981年开始，电子设计自动化逐渐开始商业化。1984年的设计自动化会议（Design Automation Conference）上还举办了第一个以电子设计自动化为主题的销售展览。Gateway设计自动化在1986年推出了一种<a href="https://baike.baidu.com/item/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80" target="_blank" rel="noopener noreferrer">硬件描述语言</a><a href="https://baike.baidu.com/item/Verilog" target="_blank" rel="noopener noreferrer">Verilog</a>，这种语言在现在是最流行的高级抽象设计语言。1987年，在<a href="https://baike.baidu.com/item/%E7%BE%8E%E5%9B%BD%E5%9B%BD%E9%98%B2%E9%83%A8" target="_blank" rel="noopener noreferrer">美国国防部</a>的资助下，另一种硬件描述语言VHDL被创造出来。现代的电子设计自动化设计工具可以识别、读取不同类型的硬件描述。根据这些语言规范产生的各种仿真系统迅速被推出，使得设计人员可对设计的芯片进行直接仿真。后来，技术的发展更侧重于<a href="https://baike.baidu.com/item/%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88" target="_blank" rel="noopener noreferrer">逻辑综合</a>。</p><p><a href="https://baike.baidu.com/item/%E6%95%B0%E5%AD%97%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/6931724" target="_blank" rel="noopener noreferrer">数字集成电路</a>的设计都比较模块化（参见<a href="https://baike.baidu.com/item/%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1" target="_blank" rel="noopener noreferrer">集成电路设计</a>、<a href="https://baike.baidu.com/item/%E8%AE%BE%E8%AE%A1%E6%94%B6%E6%95%9B" target="_blank" rel="noopener noreferrer">设计收敛</a>（Design closure）和设计流（Design flow (EDA)））。半导体器件制造工艺需要标准化的设计描述，高抽象级的描述将被编译为信息单元（cell）的形式。设计人员在进行逻辑设计时尚无需考虑信息单元的具体硬件工艺。利用特定的集成电路制造工艺来实现硬件电路，信息单元就会实施预定义的逻辑或其他电子功能。半导体硬件厂商大多会为它们制造的元件提供“元件库”，并提供相应的标准化仿真模型。相比数字的电子设计自动化工具，<a href="https://baike.baidu.com/item/%E6%A8%A1%E6%8B%9F%E7%B3%BB%E7%BB%9F" target="_blank" rel="noopener noreferrer">模拟系统</a>的电子设计自动化工具大多并非模块化的，这是因为模拟电路的功能更加复杂，而且不同部分的相互影响较强，而且作用规律复杂，电子元件大多没有那么理想。Verilog AMS就是一种用于模拟电子设计的硬件描述语言。此文，设计人员可以使用<a href="https://baike.baidu.com/item/%E7%A1%AC%E4%BB%B6%E9%AA%8C%E8%AF%81%E8%AF%AD%E8%A8%80" target="_blank" rel="noopener noreferrer">硬件验证语言</a>来完成项目的验证工作最新的发展趋势是将集描述语言、验证语言集成为一体，典型的例子有<a href="https://baike.baidu.com/item/SystemVerilog" target="_blank" rel="noopener noreferrer">SystemVerilog</a>。</p><p>随着集成电路规模的扩大、半导体技术的发展，电子设计自动化的重要性急剧增加。这些工具的使用者包括半导体器件制造中心的硬件技术人员，他们的工作是操作半导体器件制造设备并管理整个工作车间。一些以设计为主要业务的公司，也会使用电子设计自动化软件来评估制造部门是否能够适应新的设计任务。电子设计自动化工具还被用来将设计的功能导入到类似<a href="https://baike.baidu.com/item/%E7%8E%B0%E5%9C%BA%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%97%A8%E9%98%B5%E5%88%97" target="_blank" rel="noopener noreferrer">现场可编程逻辑门阵列</a>的半定制<a href="https://baike.baidu.com/item/%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E5%99%A8%E4%BB%B6" target="_blank" rel="noopener noreferrer">可编程逻辑器件</a>，或者生产<a href="https://baike.baidu.com/item/%E5%85%A8%E5%AE%9A%E5%88%B6" target="_blank" rel="noopener noreferrer">全定制</a>的<a href="https://baike.baidu.com/item/%E4%B8%93%E7%94%A8%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF" target="_blank" rel="noopener noreferrer">专用集成电路</a>。</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="现况">现况<a class="hash-link" href="#现况" title="Direct link to heading">​</a></h3><p>现今数字电路非常模组化（参见<a href="https://baike.baidu.com/item/%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1/2090026" target="_blank" rel="noopener noreferrer">集成电路设计</a>、<a href="https://baike.baidu.com/item/%E8%AE%BE%E8%AE%A1%E6%94%B6%E6%95%9B" target="_blank" rel="noopener noreferrer">设计收敛</a>、设计流程 (EDA)），产线最前端将设计流程标准化，把设计流程区分为许多“细胞”（cells），而暂不考虑技术，接着细胞则以特定的集成电路技术实现逻辑或其他电子功能。制造商通常会提供组件库（libraries of components），以及符合标准模拟工具的模拟模型给生产流程。模拟 EDA 工具较不模组化，因为它需要更多的功能，零件间需要更多的互动，而零件一般说较不理想。</p><p>在电子产业中，由于半导体产业的规模日益扩大，EDA 扮演越来越重要的角色。使用这项技术的厂商多是从事半导体器件制造的<a href="https://baike.baidu.com/item/%E4%BB%A3%E5%B7%A5" target="_blank" rel="noopener noreferrer">代工</a>制造商，以及使用 EDA 模拟软件以评估生产情况的设计服务公司。EDA 工具也应用在<a href="https://baike.baidu.com/item/%E7%8E%B0%E5%9C%BA%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E9%97%A8%E9%98%B5%E5%88%97" target="_blank" rel="noopener noreferrer">现场可编程逻辑门阵列</a>的程序设计上。</p><p>2019年，我国EDA市场规模约为5.8亿美元，仅占全球市场的5.6%。中国EDA厂商总营收不到4.2亿元，只占全球市场份额的0.6%。 <!-- -->[3]<!-- --> </p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="二eda-软件聚焦点">二、EDA 软件聚焦点<a class="hash-link" href="#二eda-软件聚焦点" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="1设计">1、设计<a class="hash-link" href="#1设计" title="Direct link to heading">​</a></h3><p>主条目：<a href="https://en.wiki.hancel.org/wiki/Design_flow_(EDA)" target="_blank" rel="noopener noreferrer">设计流程（EDA）</a></p><p>设计流程主要通过几个主要组件来表征；这些包括：</p><ul><li><a href="https://en.wiki.hancel.org/wiki/High-level_synthesis" target="_blank" rel="noopener noreferrer">高级综合</a>（也称为行为综合或算法综合）——高级设计描述（例如在 C/C++ 中）被转换为<a href="https://en.wiki.hancel.org/wiki/Register-transfer_level" target="_blank" rel="noopener noreferrer">RTL</a>或寄存器传输级别，负责通过利用寄存器之间的交互来表示电路。</li><li><a href="https://en.wiki.hancel.org/wiki/Logic_synthesis" target="_blank" rel="noopener noreferrer">逻辑综合</a>——将<a href="https://en.wiki.hancel.org/wiki/Register-transfer_level" target="_blank" rel="noopener noreferrer">RTL</a>设计描述（例如用 Verilog 或 VHDL 编写）翻译成离散的<a href="https://en.wiki.hancel.org/wiki/Netlist" target="_blank" rel="noopener noreferrer">网表</a>或逻辑门的表示。</li><li><a href="https://en.wiki.hancel.org/wiki/Schematic_capture" target="_blank" rel="noopener noreferrer">原理图捕获</a>——用于标准单元数字、模拟、类 RF 捕获 Orcad 中的 CIS，由 Cadence 和 Proteus 中的 ISIS。[<em><a href="https://en.wiki.hancel.org/wiki/Wikipedia:Please_clarify" target="_blank" rel="noopener noreferrer">需要澄清</a></em>]</li><li><a href="https://en.wiki.hancel.org/wiki/Placement_(EDA)" target="_blank" rel="noopener noreferrer">布局</a>- 通常是<a href="https://en.wiki.hancel.org/wiki/Schematic-driven_layout" target="_blank" rel="noopener noreferrer">原理图驱动的布局</a>，例如 Cadence 的 Orcad 中的 Layout，Proteus 中的 ARES</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="2模拟">2、模拟<a class="hash-link" href="#2模拟" title="Direct link to heading">​</a></h3><p>主条目：<a href="https://en.wiki.hancel.org/wiki/Electronic_circuit_simulation" target="_blank" rel="noopener noreferrer">电子电路仿真</a></p><ul><li><a href="https://en.wiki.hancel.org/wiki/SPICE" target="_blank" rel="noopener noreferrer">晶体管模拟</a>——原理图/布局行为的低级晶体管模拟，在器件级精确。</li><li><a href="https://en.wiki.hancel.org/wiki/Logic_simulation" target="_blank" rel="noopener noreferrer">逻辑仿真</a><a href="https://en.wiki.hancel.org/wiki/Register-transfer_level" target="_blank" rel="noopener noreferrer">——RTL</a>或门网表的数字（<a href="https://en.wiki.hancel.org/wiki/Boolean_algebra" target="_blank" rel="noopener noreferrer">布尔</a>0/1）行为的数字仿真，在布尔级精确。</li><li>行为仿真——设计架构操作的高级仿真，在周期级或接口级准确。</li><li><a href="https://en.wiki.hancel.org/wiki/Hardware_emulation" target="_blank" rel="noopener noreferrer">硬件仿真</a>——使用专用硬件来仿真所提议设计的逻辑。有时可以插入系统代替尚未构建的芯片；这称为<strong>在线仿真</strong>。</li><li><a href="https://en.wiki.hancel.org/wiki/Technology_CAD" target="_blank" rel="noopener noreferrer">技术 CAD</a>模拟和分析底层工艺技术。器件的电气特性直接来自器件物理特性。</li><li><a href="https://en.wiki.hancel.org/wiki/Electromagnetic_field_solver" target="_blank" rel="noopener noreferrer">电磁场求解器</a>，或只是<a href="https://en.wiki.hancel.org/wiki/Electromagnetic_field_solver" target="_blank" rel="noopener noreferrer">场求解器</a>，直接求解麦克斯韦方程组，用于 IC 和 PCB 设计中感兴趣的案例。它们以比上面的<a href="https://en.wiki.hancel.org/wiki/Layout_extraction" target="_blank" rel="noopener noreferrer">布局提取</a>更慢但更准确而闻名。</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="3分析与验证">3、分析与验证<a class="hash-link" href="#3分析与验证" title="Direct link to heading">​</a></h3><ul><li><a href="https://en.wiki.hancel.org/wiki/Functional_verification" target="_blank" rel="noopener noreferrer">功能验证</a></li><li><a href="https://en.wiki.hancel.org/wiki/Clock_domain_crossing" target="_blank" rel="noopener noreferrer">时钟域交叉验证</a>（CDC 检查）：类似于<a href="https://en.wiki.hancel.org/wiki/Lint_programming_tool" target="_blank" rel="noopener noreferrer">linting</a>，但这些检查/工具专门用于检测和报告潜在问题，如<a href="https://en.wiki.hancel.org/wiki/Data_loss" target="_blank" rel="noopener noreferrer">数据丢失</a>、由于在设计中使用多个<a href="https://en.wiki.hancel.org/wiki/Clock_domain" target="_blank" rel="noopener noreferrer">时钟域而导致</a><a href="https://en.wiki.hancel.org/wiki/Metastability_in_electronics" target="_blank" rel="noopener noreferrer">的亚稳定性</a>。</li><li><a href="https://en.wiki.hancel.org/wiki/Formal_verification" target="_blank" rel="noopener noreferrer">形式验证</a>，也就是<a href="https://en.wiki.hancel.org/wiki/Model_checking" target="_blank" rel="noopener noreferrer">模型检查</a>：试图通过数学方法证明系统具有某些期望的属性，并且某些不希望的影响（例如<a href="https://en.wiki.hancel.org/wiki/Deadlock" target="_blank" rel="noopener noreferrer">死锁</a>）不会发生。</li><li><a href="https://en.wiki.hancel.org/wiki/Formal_equivalence_checking" target="_blank" rel="noopener noreferrer">等效性检查：芯片的</a><a href="https://en.wiki.hancel.org/wiki/RTLinux" target="_blank" rel="noopener noreferrer">RTL</a>描述和综合<a href="https://en.wiki.hancel.org/wiki/Netlist" target="_blank" rel="noopener noreferrer">网表</a>之间的算法比较，以确保<em>逻辑</em>级别的功能等效性。</li><li><a href="https://en.wiki.hancel.org/wiki/Static_timing_analysis" target="_blank" rel="noopener noreferrer">静态时序分析</a>：以与输入无关的方式分析电路的时序，从而找到所有可能输入的最坏情况。</li><li><a href="https://en.wiki.hancel.org/wiki/Physical_verification" target="_blank" rel="noopener noreferrer">物理验证</a>，PV：检查设计是否可以物理制造，并且最终的芯片不会有任何功能预防物理缺陷，并且符合原始规格。</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="4制造准备">4、制造准备<a class="hash-link" href="#4制造准备" title="Direct link to heading">​</a></h3><ul><li>掩模数据准备或 MDP - 实际光刻掩模的生成，用于物理制造芯片。<ul><li><em>芯片精加工</em>，包括定制名称和结构，以提高布局的可<a href="https://en.wiki.hancel.org/wiki/Design_for_manufacturability_(IC)" target="_blank" rel="noopener noreferrer">制造</a>性。后者的例子是密封环和填料结构。[<a href="https://en.wiki.hancel.org/wiki/Electronic_design_automation#cite_note-Layout-4" target="_blank" rel="noopener noreferrer">4<!-- -->]</a></li><li>生成带有测试图案和对准标记的<em>标线布局。</em></li><li><em>Layout-to-mask 准备</em>，通过图形操作增强版图数据，例如<a href="https://en.wiki.hancel.org/wiki/Resolution_enhancement_techniques" target="_blank" rel="noopener noreferrer">分辨率增强技术</a>或 RET——用于提高最终<a href="https://en.wiki.hancel.org/wiki/Photomask" target="_blank" rel="noopener noreferrer">光掩模</a>质量的方法。这还包括<a href="https://en.wiki.hancel.org/wiki/Optical_proximity_correction" target="_blank" rel="noopener noreferrer">光学邻近校正</a>或 OPC——在使用此掩模制造芯片时，对稍后发生的<a href="https://en.wiki.hancel.org/wiki/Diffraction" target="_blank" rel="noopener noreferrer">衍射</a>和<a href="https://en.wiki.hancel.org/wiki/Interference_(wave_propagation)" target="_blank" rel="noopener noreferrer">干涉</a>效应进行前期补偿。</li><li><em><a href="https://en.wiki.hancel.org/wiki/Mask_generation" target="_blank" rel="noopener noreferrer">掩码生成</a></em>——从分层设计中生成平面掩码图像。</li><li><em><a href="https://en.wiki.hancel.org/wiki/Automatic_test_pattern_generation" target="_blank" rel="noopener noreferrer">自动测试模式生成</a></em>或 ATPG – 系统地生成模式数据以执行尽可能多的逻辑门和其他组件。</li><li><em><a href="https://en.wiki.hancel.org/wiki/Built-in_self-test" target="_blank" rel="noopener noreferrer">内置自测</a></em>或 BIST – 安装独立的测试控制器以自动测试设计中的逻辑或存储器结构</li></ul></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="5功能安全">5、功能安全<a class="hash-link" href="#5功能安全" title="Direct link to heading">​</a></h3><ul><li><a href="https://en.wiki.hancel.org/w/index.php?title=Functional_safety_analysis&amp;action=edit&amp;redlink=1" target="_blank" rel="noopener noreferrer">功能安全分析</a>、及时故障 (FIT) 率的系统计算和设计的诊断覆盖率指标，以满足所需安全完整性级别的合规性要求。</li><li><a href="https://en.wiki.hancel.org/w/index.php?title=Functional_Safety_Synthesis&amp;action=edit&amp;redlink=1" target="_blank" rel="noopener noreferrer">功能安全综合</a>，为结构化元素（模块、RAM、ROM、寄存器文件、FIFO）添加可靠性增强，以提高故障检测/容错能力。这些包括（不限于），添加错误检测和/或纠正代码（汉明），用于故障检测和容错的冗余逻辑（重复/三次）和协议检查（接口奇偶校验、地址对齐、节拍计数）</li><li><a href="https://en.wiki.hancel.org/w/index.php?title=Functional_Safety_Verification&amp;action=edit&amp;redlink=1" target="_blank" rel="noopener noreferrer">功能安全验证</a>，故障活动的运行，包括将故障插入设计和验证安全机制以适当的方式对被认为涵盖的故障作出反应。</li></ul><hr><p>原理图捕捉程序：</p><p><img loading="lazy" src="/assets/images/12-d482360b2eca880a3bea8e058aee26cb.jpeg" width="1017" height="678" class="img_ev3q"></p><p>用于连接器设计的 PCB 布局和原理图：</p><p><img loading="lazy" src="/assets/images/13-bfb5f6c36db2bfbd6c022cb785aee280.jpeg" width="1400" height="1050" class="img_ev3q"></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="三社会意义">三、社会意义<a class="hash-link" href="#三社会意义" title="Direct link to heading">​</a></h2><p>EDA被誉为“芯片之母”，是电子设计的基石产业。拥有百亿美金的EDA市场构筑了整个电子产业的根基，可以说“谁掌握了EDA，谁就有了芯片领域的主导权。</p><p>”近年来，我国在多个领域面临关键核心技术“卡脖子”的危机，其中对芯片技术领域的制约尤为严重，尽快打破垄断、让芯片关键技术不再受制于人可谓刻不容缓。</p><p>对于我国来说，EDA芯片设计软件的国产化对于芯片领域的突破意义与光刻机制造同等重要。因此，中国团队拿下EDA全球冠军可以说为我国前沿科技领域研究注入了强心剂，极大程度上提振了我国突破技术封锁、实现高端芯片制造独立自主的信心。 <!-- -->[2]</p></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/Knowledge/IC/IC"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">IC</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/Knowledge/IC/FPGA"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">FPGA</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#一发展" class="table-of-contents__link toc-highlight">一、发展</a><ul><li><a href="#历史" class="table-of-contents__link toc-highlight">历史</a></li><li><a href="#现况" class="table-of-contents__link toc-highlight">现况</a></li></ul></li><li><a href="#二eda-软件聚焦点" class="table-of-contents__link toc-highlight">二、EDA 软件聚焦点</a><ul><li><a href="#1设计" class="table-of-contents__link toc-highlight">1、设计</a></li><li><a href="#2模拟" class="table-of-contents__link toc-highlight">2、模拟</a></li><li><a href="#3分析与验证" class="table-of-contents__link toc-highlight">3、分析与验证</a></li><li><a href="#4制造准备" class="table-of-contents__link toc-highlight">4、制造准备</a></li><li><a href="#5功能安全" class="table-of-contents__link toc-highlight">5、功能安全</a></li></ul></li><li><a href="#三社会意义" class="table-of-contents__link toc-highlight">三、社会意义</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">Blog</a></li><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2022 Doongz Inc. Built with Docusaurus.</div></div></div></footer></div>
<script src="/assets/js/runtime~main.a61035f3.js"></script>
<script src="/assets/js/main.7aad8990.js"></script>
</body>
</html>