\subsection{Verilog Code}
\subsubsection{MT9V034 and Al422b Test Code} \label{mt9v034TestCode}
\textbf{Top Module:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_top.v}
\doublespacing
\par
\textbf{Local Data Buffer:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_buffer.v}
\doublespacing