###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:23:18 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_preCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.325
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.475
- Arrival Time                  0.262
= Slack Time                   19.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.212 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.212 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 |   19.474 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.262 |   19.475 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.212 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -19.212 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -19.212 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -19.212 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -19.212 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -19.212 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.318
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.482
- Arrival Time                  0.262
= Slack Time                   19.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.220 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.220 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 |   19.482 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.262 |   19.482 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.220 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -19.220 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.000 |  -19.220 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.000 |   0.000 |  -19.220 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.000 |   0.000 |  -19.220 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -19.220 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.462
- Arrival Time                219.237
= Slack Time                  865.225
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1082.372 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1082.372 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1082.504 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1082.504 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.491 | 1082.715 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.491 | 1082.715 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1083.039 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.814 | 1083.039 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.296 | 218.110 | 1083.335 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.110 | 1083.335 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.517 | 218.627 | 1083.852 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.627 | 1083.852 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.217 | 218.844 | 1084.068 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.844 | 1084.068 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.288 | 219.132 | 1084.357 | 
     | U0_UART_RX/U0_RXFSM/U17/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.132 | 1084.357 | 
     | U0_UART_RX/U0_RXFSM/U17/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | OAI2B11X2M  | 0.105 | 219.237 | 1084.462 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | SDFFRQX2M   | 0.000 | 219.237 | 1084.462 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -865.225 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -865.225 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -865.225 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -865.225 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -865.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.459
- Arrival Time                219.228
= Slack Time                  865.231
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1082.378 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1082.379 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1082.511 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1082.511 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.491 | 1082.722 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.491 | 1082.722 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1083.046 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.814 | 1083.046 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.296 | 218.110 | 1083.342 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.110 | 1083.342 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.517 | 218.627 | 1083.859 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.627 | 1083.859 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.217 | 218.844 | 1084.075 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.844 | 1084.075 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.288 | 219.132 | 1084.363 | 
     | U0_UART_RX/U0_RXFSM/U21/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.132 | 1084.363 | 
     | U0_UART_RX/U0_RXFSM/U21/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | OAI2B11X2M  | 0.096 | 219.228 | 1084.459 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | SDFFRQX2M   | 0.000 | 219.228 | 1084.459 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -865.231 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -865.231 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -865.231 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L9_I1/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L9_I1/Y                         |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L10_I1/A                        |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | UART_CLK_m__L10_I1/Y                        |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.000 |   0.000 | -865.231 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.000 | -865.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.454
- Arrival Time                218.531
= Slack Time                  865.922
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1083.069 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1083.070 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1083.202 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1083.202 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.490 | 1083.413 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.490 | 1083.413 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1083.736 | 
     | U0_UART_RX/U0_Strt_Check/U2/C              |  ^   | U0_UART_RX/sample                 | AND3X2M     | 0.000 | 217.814 | 1083.737 | 
     | U0_UART_RX/U0_Strt_Check/U2/Y              |  ^   | U0_UART_RX/strt_glitch            | AND3X2M     | 0.258 | 218.072 | 1083.995 | 
     | U0_UART_RX/U0_RXFSM/U9/A                   |  ^   | U0_UART_RX/strt_glitch            | NOR2X2M     | 0.000 | 218.072 | 1083.995 | 
     | U0_UART_RX/U0_RXFSM/U9/Y                   |  v   | U0_UART_RX/U0_RXFSM/n18           | NOR2X2M     | 0.057 | 218.129 | 1084.051 | 
     | U0_UART_RX/U0_RXFSM/U8/A0                  |  v   | U0_UART_RX/U0_RXFSM/n18           | AOI211X2M   | 0.000 | 218.129 | 1084.051 | 
     | U0_UART_RX/U0_RXFSM/U8/Y                   |  ^   | U0_UART_RX/U0_RXFSM/n17           | AOI211X2M   | 0.248 | 218.377 | 1084.299 | 
     | U0_UART_RX/U0_RXFSM/U7/C0                  |  ^   | U0_UART_RX/U0_RXFSM/n17           | OAI211X2M   | 0.000 | 218.377 | 1084.299 | 
     | U0_UART_RX/U0_RXFSM/U7/Y                   |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | OAI211X2M   | 0.155 | 218.531 | 1084.454 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | SDFFRQX2M   | 0.000 | 218.531 | 1084.454 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -865.922 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -865.922 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -865.922 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -865.922 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -865.922 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[7]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.292
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.578
- Arrival Time                218.027
= Slack Time                  866.550
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                         |             |       | 217.147 | 1083.697 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A                   |  ^   | RX_IN                         | CLKNAND2X2M | 0.000 | 217.147 | 1083.698 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKNAND2X2M | 0.132 | 217.279 | 1083.830 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKXOR2X2M  | 0.000 | 217.279 | 1083.830 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | CLKXOR2X2M  | 0.211 | 217.491 | 1084.041 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | NOR2X1M     | 0.000 | 217.491 | 1084.041 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y                   |  ^   | U0_UART_RX/sample             | NOR2X1M     | 0.324 | 217.814 | 1084.364 | 
     | U0_UART_RX/U0_Deseralizer/U5/A0N                   |  ^   | U0_UART_RX/sample             | OAI2BB2X1M  | 0.000 | 217.814 | 1084.365 | 
     | U0_UART_RX/U0_Deseralizer/U5/Y                     |  ^   | U0_UART_RX/U0_Deseralizer/n25 | OAI2BB2X1M  | 0.213 | 218.027 | 1084.578 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | U0_UART_RX/U0_Deseralizer/n25 | SDFFRQX2M   | 0.000 | 218.027 | 1084.578 | 
     | /D                                                 |      |                               |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.550 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.550 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.550 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.000 |   0.000 | -866.550 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.000 | -866.550 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.584
- Arrival Time                217.750
= Slack Time                  866.834
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1083.937 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1083.937 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.303 | 1084.137 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.303 | 1084.137 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1084.412 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1084.412 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | NOR2BX2M  | 0.172 | 217.750 | 1084.584 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | SDFFRQX2M | 0.000 | 217.750 | 1084.584 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.834 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.834 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.834 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.000 |   0.000 | -866.834 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.000 | -866.834 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.284
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.586
- Arrival Time                217.742
= Slack Time                  866.844
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1083.947 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.104 | 1083.947 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.304 | 1084.147 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.304 | 1084.147 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1084.422 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.578 | 1084.422 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | NOR2X2M   | 0.164 | 217.742 | 1084.586 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | SDFFRQX2M | 0.000 | 217.742 | 1084.586 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.844 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.844 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.844 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -866.844 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -866.844 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.282
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.588
- Arrival Time                217.732
= Slack Time                  866.856
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1083.959 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1083.959 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.303 | 1084.160 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.303 | 1084.160 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1084.434 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1084.434 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | NOR2BX2M  | 0.154 | 217.732 | 1084.588 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | SDFFRQX2M | 0.000 | 217.732 | 1084.588 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.856 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.856 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.856 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -866.856 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -866.856 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.281
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.589
- Arrival Time                217.730
= Slack Time                  866.859
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1083.962 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.104 | 1083.963 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.304 | 1084.163 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.304 | 1084.163 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1084.437 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1084.438 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | NOR2BX2M  | 0.152 | 217.730 | 1084.589 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | SDFFRQX2M | 0.000 | 217.730 | 1084.589 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.859 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.859 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.859 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -866.859 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -866.859 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/D (v) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.468
- Arrival Time                217.602
= Slack Time                  866.866
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 217.147 | 1084.013 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  ^   | RX_IN                                              | OAI211X2M | 0.000 | 217.147 | 1084.013 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  v   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.137 | 217.284 | 1084.150 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  v   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.284 | 1084.150 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.240 | 217.524 | 1084.390 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/B               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.524 | 1084.390 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | NOR2X2M   | 0.078 | 217.602 | 1084.468 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | SDFFRQX2M | 0.000 | 217.602 | 1084.468 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -866.866 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.866 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.866 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -866.866 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -866.866 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.468
- Arrival Time                217.567
= Slack Time                  866.901
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |    Cell     | Delay | Arrival | Required | 
     |                                              |      |                                             |             |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |             |       | 217.147 | 1084.048 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A             |  ^   | RX_IN                                       | CLKNAND2X2M | 0.000 | 217.147 | 1084.048 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKNAND2X2M | 0.132 | 217.280 | 1084.181 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKXOR2X2M  | 0.000 | 217.280 | 1084.181 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | CLKXOR2X2M  | 0.229 | 217.508 | 1084.409 | 
     | U0_UART_RX/U0_Data_Sampler/U15/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | NOR2X1M     | 0.000 | 217.508 | 1084.409 | 
     | U0_UART_RX/U0_Data_Sampler/U15/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | NOR2X1M     | 0.059 | 217.567 | 1084.468 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | SDFFRQX2M   | 0.000 | 217.567 | 1084.468 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |   0.000 | -866.901 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.901 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.901 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.000 |   0.000 | -866.901 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.000 | -866.901 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.466
- Arrival Time                217.490
= Slack Time                  866.977
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |           |       | 217.147 | 1084.124 | 
     | U0_UART_RX/U0_Data_Sampler/U19/B             |  ^   | RX_IN                                       | XNOR2X1M  | 0.000 | 217.147 | 1084.124 | 
     | U0_UART_RX/U0_Data_Sampler/U19/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | XNOR2X1M  | 0.248 | 217.395 | 1084.371 | 
     | U0_UART_RX/U0_Data_Sampler/U18/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | NOR2X1M   | 0.000 | 217.395 | 1084.371 | 
     | U0_UART_RX/U0_Data_Sampler/U18/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | NOR2X1M   | 0.095 | 217.490 | 1084.466 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | SDFFRQX2M | 0.000 | 217.490 | 1084.466 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |   0.000 | -866.977 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -866.977 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -866.977 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.000 |   0.000 | -866.977 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.000 | -866.977 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.325
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.545
- Arrival Time                  0.262
= Slack Time                  1084.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 | 1084.282 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 | 1084.282 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 | 1084.544 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.262 | 1084.545 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |   0.000 | -1084.282 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -1084.282 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -1084.282 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -1084.282 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.000 |   0.000 | -1084.282 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Recovery                      0.318
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1084.552
- Arrival Time                  0.262
= Slack Time                  1084.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 | 1084.290 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 | 1084.290 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 | 1084.552 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.262 | 1084.552 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |   0.000 | -1084.290 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.000 |   0.000 | -1084.290 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.000 | -1084.290 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.000 |   0.000 | -1084.290 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.000 |   0.000 | -1084.290 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   TX_OUT                                        (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q (v) triggered by  
leading edge of 'TX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              217.014
+ Phase Shift                 8680.560
= Required Time               8463.546
- Arrival Time                  2.275
= Slack Time                  8461.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                    Net                     |      Cell      | Delay | Arrival | Required | 
     |                                                |      |                                            |                |       |  Time   |   Time   | 
     |------------------------------------------------+------+--------------------------------------------+----------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                            |  ^   | UART_TX_CLK                                | ClkDiv_test_1  |       |   0.002 | 8461.272 | 
     | U2_mux2X1/U1/A                                 |  ^   | UART_TX_CLK                                | MX2X4M         | 0.000 |   0.002 | 8461.272 | 
     | U2_mux2X1/U1/Y                                 |  ^   | UART_TX_CLK_m                              | MX2X4M         | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L1_I0/A                         |  ^   | UART_TX_CLK_m                              | CLKBUFX20M     | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L1_I0/Y                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKBUFX20M     | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L2_I0/A                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKINVX40M     | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L2_I0/Y                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX40M     | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L3_I0/A                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX32M     | 0.000 |   0.002 | 8461.272 | 
     | UART_TX_CLK_m__L3_I0/Y                         |  ^   | UART_TX_CLK_m__L3_N0                       | CLKINVX32M     | 0.000 |   0.002 | 8461.272 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N0                       | SDFFRQX2M      | 0.000 |   0.002 | 8461.272 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q  |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | SDFFRQX2M      | 0.551 |   0.553 | 8461.823 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U2/S0           |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | MX4X1M         | 0.000 |   0.553 | 8461.823 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U2/Y            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n1          | MX4X1M         | 0.333 |   0.885 | 8462.155 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/B            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n1          | MX2X2M         | 0.000 |   0.885 | 8462.155 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/Y            |  ^   | U0_Uart_TX_Top/Serial_Data                 | MX2X2M         | 0.186 |   1.071 | 8462.342 | 
     | U0_Uart_TX_Top/U0_MUX/U4/B0                    |  ^   | U0_Uart_TX_Top/Serial_Data                 | AOI22X1M       | 0.000 |   1.071 | 8462.342 | 
     | U0_Uart_TX_Top/U0_MUX/U4/Y                     |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | AOI22X1M       | 0.117 |   1.188 | 8462.458 | 
     | U0_Uart_TX_Top/U0_MUX/U2/A0                    |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | OAI2B2X1M      | 0.000 |   1.188 | 8462.458 | 
     | U0_Uart_TX_Top/U0_MUX/U2/Y                     |  ^   | FE_OFN18_TX_OUT                            | OAI2B2X1M      | 0.327 |   1.515 | 8462.785 | 
     | FE_OFC19_TX_OUT/A                              |  ^   | FE_OFN18_TX_OUT                            | BUFX10M        | 0.000 |   1.515 | 8462.785 | 
     | FE_OFC19_TX_OUT/Y                              |  ^   | TX_OUT                                     | BUFX10M        | 0.717 |   2.231 | 8463.502 | 
     | TX_OUT                                         |  ^   | TX_OUT                                     | SYSTEM_TOP_dft | 0.044 |   2.275 | 8463.546 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 

