Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 18:01:48 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      6 |            1 |
|     11 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+-------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+-------------------------+------------------+----------------+
|  clock_IBUF_BUFG | main_i/busy_i_1_n_0           | main_i/state[5]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG | main_i/state[5]_i_2_n_0       | main_i/state[5]_i_1_n_0 |                5 |              6 |
|  clock_IBUF_BUFG |                               | main_i/state[5]_i_1_n_0 |                7 |             11 |
|  clock_IBUF_BUFG | main_i/index000               | main_i/state[5]_i_1_n_0 |                9 |             32 |
|  clock_IBUF_BUFG | main_i/index001               | main_i/state[5]_i_1_n_0 |                6 |             32 |
|  clock_IBUF_BUFG | main_i/tempint000[31]_i_1_n_0 | main_i/state[5]_i_1_n_0 |                5 |             32 |
|  clock_IBUF_BUFG | main_i/opt_temp_000[31]       | main_i/state[5]_i_1_n_0 |               12 |             32 |
|  clock_IBUF_BUFG | main_i/v004_i                 | main_i/state[5]_i_1_n_0 |               12 |             32 |
+------------------+-------------------------------+-------------------------+------------------+----------------+


