// Seed: 4087876155
module module_0;
  reg  id_1;
  wire id_2;
  ;
  reg id_3;
  initial begin : LABEL_0
    id_1 <= id_2;
    if (1 && 1) begin : LABEL_1
      id_3 <= id_2;
    end
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4
    , id_14,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wand id_12
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_15;
  ;
endmodule
