// Seed: 609153894
module module_0 (
    output reg id_0,
    input logic id_1,
    output id_2
    , id_5,
    input id_3,
    input id_4
);
  initial
    if (id_1) id_2 = id_3 == id_3;
    else id_0 <= id_4;
endmodule
