// Seed: 3040784107
module module_0 ();
  wire id_1;
endmodule
module module_1;
  function id_1;
    input id_2;
    reg id_3 = ~"";
    begin : LABEL_0
      if (1) @(posedge 1) id_2 <= 1 - id_1;
    end
  endfunction
  module_0 modCall_1 ();
  assign {id_2, id_2} = 1;
  assign id_1 = 1;
  reg id_4;
  reg id_5 = id_3;
  always id_4 <= id_2 != 1'b0;
  wire id_6;
  assign id_3 = id_1;
  assign id_5 = 1;
  if (1) always id_3 <= id_2 - 1;
endmodule
