set_min_delay 4.0 -from [get_ports clk1] -rise_from [get_clocks {core_clk}] -fall_from * -through * -rise_through and1 -to [get_ports clk*] -rise_to {clk1 clk2} -fall_to xor1 -ignore_clock_latency -probe -reset_path
