ARM GAS  /tmp/ccYuft3o.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM6_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM6_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM6_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM6 init function */
ARM GAS  /tmp/ccYuft3o.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM6_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  43:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 43 3 is_stmt 1 view .LVU3
  46              		.loc 1 43 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim6.Init.Prescaler = 50-1;
  50              		.loc 1 44 3 is_stmt 1 view .LVU5
  51              		.loc 1 44 24 is_stmt 0 view .LVU6
  52 0010 3122     		movs	r2, #49
  53 0012 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim6.Init.Period = 0xffff-1;
  57              		.loc 1 46 3 is_stmt 1 view .LVU9
  58              		.loc 1 46 21 is_stmt 0 view .LVU10
  59 0016 4FF6FE72 		movw	r2, #65534
  60 001a C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 32 is_stmt 0 view .LVU12
  63 001c 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 48 3 is_stmt 1 view .LVU13
  65              		.loc 1 48 7 is_stmt 0 view .LVU14
  66 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
ARM GAS  /tmp/ccYuft3o.s 			page 3


  68              		.loc 1 48 6 view .LVU15
  69 0022 50B9     		cbnz	r0, .L5
  70              	.L2:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 52 3 is_stmt 1 view .LVU16
  72              		.loc 1 52 37 is_stmt 0 view .LVU17
  73 0024 0023     		movs	r3, #0
  74 0026 0093     		str	r3, [sp]
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 53 3 is_stmt 1 view .LVU18
  76              		.loc 1 53 33 is_stmt 0 view .LVU19
  77 0028 0193     		str	r3, [sp, #4]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  78              		.loc 1 54 3 is_stmt 1 view .LVU20
  79              		.loc 1 54 7 is_stmt 0 view .LVU21
  80 002a 6946     		mov	r1, sp
  81 002c 0648     		ldr	r0, .L7
  82 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 54 6 view .LVU22
  85 0032 28B9     		cbnz	r0, .L6
  86              	.L1:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  59:Core/Src/tim.c **** 
  60:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  61:Core/Src/tim.c **** 
  62:Core/Src/tim.c **** }
  87              		.loc 1 62 1 view .LVU23
  88 0034 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0036 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
  95              	.LCFI3:
  96              		.cfi_restore_state
  50:Core/Src/tim.c ****   }
  97              		.loc 1 50 5 is_stmt 1 view .LVU24
  98 003a FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003e F1E7     		b	.L2
 101              	.L6:
  56:Core/Src/tim.c ****   }
 102              		.loc 1 56 5 view .LVU25
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 62 1 is_stmt 0 view .LVU26
 106 0044 F6E7     		b	.L1
 107              	.L8:
 108 0046 00BF     		.align	2
ARM GAS  /tmp/ccYuft3o.s 			page 4


 109              	.L7:
 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE130:
 115              		.section	.text.MX_TIM7_Init,"ax",%progbits
 116              		.align	1
 117              		.global	MX_TIM7_Init
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	MX_TIM7_Init:
 124              	.LFB131:
  63:Core/Src/tim.c **** /* TIM7 init function */
  64:Core/Src/tim.c **** void MX_TIM7_Init(void)
  65:Core/Src/tim.c **** {
 125              		.loc 1 65 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129 0000 00B5     		push	{lr}
 130              	.LCFI4:
 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 14, -4
 133 0002 83B0     		sub	sp, sp, #12
 134              	.LCFI5:
 135              		.cfi_def_cfa_offset 16
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 136              		.loc 1 71 3 view .LVU28
 137              		.loc 1 71 27 is_stmt 0 view .LVU29
 138 0004 0023     		movs	r3, #0
 139 0006 0093     		str	r3, [sp]
 140 0008 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  76:Core/Src/tim.c ****   htim7.Instance = TIM7;
 141              		.loc 1 76 3 is_stmt 1 view .LVU30
 142              		.loc 1 76 18 is_stmt 0 view .LVU31
 143 000a 0F48     		ldr	r0, .L15
 144 000c 0F4A     		ldr	r2, .L15+4
 145 000e 0260     		str	r2, [r0]
  77:Core/Src/tim.c ****   htim7.Init.Prescaler = 50-1;
 146              		.loc 1 77 3 is_stmt 1 view .LVU32
 147              		.loc 1 77 24 is_stmt 0 view .LVU33
 148 0010 3122     		movs	r2, #49
 149 0012 4260     		str	r2, [r0, #4]
  78:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 150              		.loc 1 78 3 is_stmt 1 view .LVU34
 151              		.loc 1 78 26 is_stmt 0 view .LVU35
ARM GAS  /tmp/ccYuft3o.s 			page 5


 152 0014 8360     		str	r3, [r0, #8]
  79:Core/Src/tim.c ****   htim7.Init.Period = 0xffff-1;
 153              		.loc 1 79 3 is_stmt 1 view .LVU36
 154              		.loc 1 79 21 is_stmt 0 view .LVU37
 155 0016 4FF6FE72 		movw	r2, #65534
 156 001a C260     		str	r2, [r0, #12]
  80:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 157              		.loc 1 80 3 is_stmt 1 view .LVU38
 158              		.loc 1 80 32 is_stmt 0 view .LVU39
 159 001c 8361     		str	r3, [r0, #24]
  81:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 160              		.loc 1 81 3 is_stmt 1 view .LVU40
 161              		.loc 1 81 7 is_stmt 0 view .LVU41
 162 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 163              	.LVL4:
 164              		.loc 1 81 6 view .LVU42
 165 0022 50B9     		cbnz	r0, .L13
 166              	.L10:
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 167              		.loc 1 85 3 is_stmt 1 view .LVU43
 168              		.loc 1 85 37 is_stmt 0 view .LVU44
 169 0024 0023     		movs	r3, #0
 170 0026 0093     		str	r3, [sp]
  86:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 171              		.loc 1 86 3 is_stmt 1 view .LVU45
 172              		.loc 1 86 33 is_stmt 0 view .LVU46
 173 0028 0193     		str	r3, [sp, #4]
  87:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 174              		.loc 1 87 3 is_stmt 1 view .LVU47
 175              		.loc 1 87 7 is_stmt 0 view .LVU48
 176 002a 6946     		mov	r1, sp
 177 002c 0648     		ldr	r0, .L15
 178 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 179              	.LVL5:
 180              		.loc 1 87 6 view .LVU49
 181 0032 28B9     		cbnz	r0, .L14
 182              	.L9:
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** }
 183              		.loc 1 95 1 view .LVU50
 184 0034 03B0     		add	sp, sp, #12
 185              	.LCFI6:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 4
 188              		@ sp needed
 189 0036 5DF804FB 		ldr	pc, [sp], #4
 190              	.L13:
 191              	.LCFI7:
ARM GAS  /tmp/ccYuft3o.s 			page 6


 192              		.cfi_restore_state
  83:Core/Src/tim.c ****   }
 193              		.loc 1 83 5 is_stmt 1 view .LVU51
 194 003a FFF7FEFF 		bl	Error_Handler
 195              	.LVL6:
 196 003e F1E7     		b	.L10
 197              	.L14:
  89:Core/Src/tim.c ****   }
 198              		.loc 1 89 5 view .LVU52
 199 0040 FFF7FEFF 		bl	Error_Handler
 200              	.LVL7:
 201              		.loc 1 95 1 is_stmt 0 view .LVU53
 202 0044 F6E7     		b	.L9
 203              	.L16:
 204 0046 00BF     		.align	2
 205              	.L15:
 206 0048 00000000 		.word	.LANCHOR1
 207 004c 00140040 		.word	1073746944
 208              		.cfi_endproc
 209              	.LFE131:
 211              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 212              		.align	1
 213              		.global	HAL_TIM_Base_MspInit
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu fpv4-sp-d16
 219              	HAL_TIM_Base_MspInit:
 220              	.LVL8:
 221              	.LFB132:
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  98:Core/Src/tim.c **** {
 222              		.loc 1 98 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 8
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		.loc 1 98 1 is_stmt 0 view .LVU55
 227 0000 00B5     		push	{lr}
 228              	.LCFI8:
 229              		.cfi_def_cfa_offset 4
 230              		.cfi_offset 14, -4
 231 0002 83B0     		sub	sp, sp, #12
 232              	.LCFI9:
 233              		.cfi_def_cfa_offset 16
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 234              		.loc 1 100 3 is_stmt 1 view .LVU56
 235              		.loc 1 100 20 is_stmt 0 view .LVU57
 236 0004 0368     		ldr	r3, [r0]
 237              		.loc 1 100 5 view .LVU58
 238 0006 154A     		ldr	r2, .L23
 239 0008 9342     		cmp	r3, r2
 240 000a 05D0     		beq	.L21
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 103:Core/Src/tim.c **** 
ARM GAS  /tmp/ccYuft3o.s 			page 7


 104:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 105:Core/Src/tim.c ****     /* TIM6 clock enable */
 106:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 241              		.loc 1 111 8 is_stmt 1 view .LVU59
 242              		.loc 1 111 10 is_stmt 0 view .LVU60
 243 000c 144A     		ldr	r2, .L23+4
 244 000e 9342     		cmp	r3, r2
 245 0010 0FD0     		beq	.L22
 246              	.LVL9:
 247              	.L17:
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 116:Core/Src/tim.c ****     /* TIM7 clock enable */
 117:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 120:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 121:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c **** }
 248              		.loc 1 126 1 view .LVU61
 249 0012 03B0     		add	sp, sp, #12
 250              	.LCFI10:
 251              		.cfi_remember_state
 252              		.cfi_def_cfa_offset 4
 253              		@ sp needed
 254 0014 5DF804FB 		ldr	pc, [sp], #4
 255              	.LVL10:
 256              	.L21:
 257              	.LCFI11:
 258              		.cfi_restore_state
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 259              		.loc 1 106 5 is_stmt 1 view .LVU62
 260              	.LBB2:
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 261              		.loc 1 106 5 view .LVU63
 262 0018 0023     		movs	r3, #0
 263 001a 0093     		str	r3, [sp]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 264              		.loc 1 106 5 view .LVU64
 265 001c 114B     		ldr	r3, .L23+8
 266 001e 1A6C     		ldr	r2, [r3, #64]
 267 0020 42F01002 		orr	r2, r2, #16
 268 0024 1A64     		str	r2, [r3, #64]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 269              		.loc 1 106 5 view .LVU65
 270 0026 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /tmp/ccYuft3o.s 			page 8


 271 0028 03F01003 		and	r3, r3, #16
 272 002c 0093     		str	r3, [sp]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 273              		.loc 1 106 5 view .LVU66
 274 002e 009B     		ldr	r3, [sp]
 275              	.LBE2:
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 276              		.loc 1 106 5 view .LVU67
 277 0030 EFE7     		b	.L17
 278              	.L22:
 117:Core/Src/tim.c **** 
 279              		.loc 1 117 5 view .LVU68
 280              	.LBB3:
 117:Core/Src/tim.c **** 
 281              		.loc 1 117 5 view .LVU69
 282 0032 0022     		movs	r2, #0
 283 0034 0192     		str	r2, [sp, #4]
 117:Core/Src/tim.c **** 
 284              		.loc 1 117 5 view .LVU70
 285 0036 0B4B     		ldr	r3, .L23+8
 286 0038 196C     		ldr	r1, [r3, #64]
 287 003a 41F02001 		orr	r1, r1, #32
 288 003e 1964     		str	r1, [r3, #64]
 117:Core/Src/tim.c **** 
 289              		.loc 1 117 5 view .LVU71
 290 0040 1B6C     		ldr	r3, [r3, #64]
 291 0042 03F02003 		and	r3, r3, #32
 292 0046 0193     		str	r3, [sp, #4]
 117:Core/Src/tim.c **** 
 293              		.loc 1 117 5 view .LVU72
 294 0048 019B     		ldr	r3, [sp, #4]
 295              	.LBE3:
 117:Core/Src/tim.c **** 
 296              		.loc 1 117 5 view .LVU73
 120:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 297              		.loc 1 120 5 view .LVU74
 298 004a 0121     		movs	r1, #1
 299 004c 3720     		movs	r0, #55
 300              	.LVL11:
 120:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 301              		.loc 1 120 5 is_stmt 0 view .LVU75
 302 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 303              	.LVL12:
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 304              		.loc 1 121 5 is_stmt 1 view .LVU76
 305 0052 3720     		movs	r0, #55
 306 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 307              	.LVL13:
 308              		.loc 1 126 1 is_stmt 0 view .LVU77
 309 0058 DBE7     		b	.L17
 310              	.L24:
 311 005a 00BF     		.align	2
 312              	.L23:
 313 005c 00100040 		.word	1073745920
 314 0060 00140040 		.word	1073746944
 315 0064 00380240 		.word	1073887232
 316              		.cfi_endproc
ARM GAS  /tmp/ccYuft3o.s 			page 9


 317              	.LFE132:
 319              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_TIM_Base_MspDeInit
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv4-sp-d16
 327              	HAL_TIM_Base_MspDeInit:
 328              	.LVL14:
 329              	.LFB133:
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 129:Core/Src/tim.c **** {
 330              		.loc 1 129 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		.loc 1 129 1 is_stmt 0 view .LVU79
 335 0000 08B5     		push	{r3, lr}
 336              	.LCFI12:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 340              		.loc 1 131 3 is_stmt 1 view .LVU80
 341              		.loc 1 131 20 is_stmt 0 view .LVU81
 342 0002 0368     		ldr	r3, [r0]
 343              		.loc 1 131 5 view .LVU82
 344 0004 0B4A     		ldr	r2, .L31
 345 0006 9342     		cmp	r3, r2
 346 0008 03D0     		beq	.L29
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 136:Core/Src/tim.c ****     /* Peripheral clock disable */
 137:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 347              		.loc 1 142 8 is_stmt 1 view .LVU83
 348              		.loc 1 142 10 is_stmt 0 view .LVU84
 349 000a 0B4A     		ldr	r2, .L31+4
 350 000c 9342     		cmp	r3, r2
 351 000e 07D0     		beq	.L30
 352              	.LVL15:
 353              	.L25:
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 147:Core/Src/tim.c ****     /* Peripheral clock disable */
 148:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
ARM GAS  /tmp/ccYuft3o.s 			page 10


 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 151:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c **** }
 354              		.loc 1 156 1 view .LVU85
 355 0010 08BD     		pop	{r3, pc}
 356              	.LVL16:
 357              	.L29:
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 358              		.loc 1 137 5 is_stmt 1 view .LVU86
 359 0012 02F50A32 		add	r2, r2, #141312
 360 0016 136C     		ldr	r3, [r2, #64]
 361 0018 23F01003 		bic	r3, r3, #16
 362 001c 1364     		str	r3, [r2, #64]
 363 001e F7E7     		b	.L25
 364              	.L30:
 148:Core/Src/tim.c **** 
 365              		.loc 1 148 5 view .LVU87
 366 0020 02F50932 		add	r2, r2, #140288
 367 0024 136C     		ldr	r3, [r2, #64]
 368 0026 23F02003 		bic	r3, r3, #32
 369 002a 1364     		str	r3, [r2, #64]
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 370              		.loc 1 151 5 view .LVU88
 371 002c 3720     		movs	r0, #55
 372              	.LVL17:
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 373              		.loc 1 151 5 is_stmt 0 view .LVU89
 374 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 375              	.LVL18:
 376              		.loc 1 156 1 view .LVU90
 377 0032 EDE7     		b	.L25
 378              	.L32:
 379              		.align	2
 380              	.L31:
 381 0034 00100040 		.word	1073745920
 382 0038 00140040 		.word	1073746944
 383              		.cfi_endproc
 384              	.LFE133:
 386              		.global	htim7
 387              		.global	htim6
 388              		.section	.bss.htim6,"aw",%nobits
 389              		.align	2
 390              		.set	.LANCHOR0,. + 0
 393              	htim6:
 394 0000 00000000 		.space	72
 394      00000000 
 394      00000000 
 394      00000000 
 394      00000000 
 395              		.section	.bss.htim7,"aw",%nobits
 396              		.align	2
 397              		.set	.LANCHOR1,. + 0
ARM GAS  /tmp/ccYuft3o.s 			page 11


 400              	htim7:
 401 0000 00000000 		.space	72
 401      00000000 
 401      00000000 
 401      00000000 
 401      00000000 
 402              		.text
 403              	.Letext0:
 404              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 405              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 406              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 407              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 408              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 409              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 410              		.file 8 "Core/Inc/tim.h"
 411              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 412              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 413              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccYuft3o.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccYuft3o.s:18     .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/ccYuft3o.s:26     .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/ccYuft3o.s:110    .text.MX_TIM6_Init:0000000000000048 $d
     /tmp/ccYuft3o.s:116    .text.MX_TIM7_Init:0000000000000000 $t
     /tmp/ccYuft3o.s:123    .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
     /tmp/ccYuft3o.s:206    .text.MX_TIM7_Init:0000000000000048 $d
     /tmp/ccYuft3o.s:212    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccYuft3o.s:219    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccYuft3o.s:313    .text.HAL_TIM_Base_MspInit:000000000000005c $d
     /tmp/ccYuft3o.s:320    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccYuft3o.s:327    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccYuft3o.s:381    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/ccYuft3o.s:400    .bss.htim7:0000000000000000 htim7
     /tmp/ccYuft3o.s:393    .bss.htim6:0000000000000000 htim6
     /tmp/ccYuft3o.s:389    .bss.htim6:0000000000000000 $d
     /tmp/ccYuft3o.s:396    .bss.htim7:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
