# SAP-1 CPU Design (Verilog)

This project implements a SAP-1 CPU and a 4-bit multiplier using Verilog.
The design was developed in Quartus and tested on a DE10 FPGA.

## Features
- SAP-1 CPU architecture
- 4-bit multiplier
- Registers, ALU, and control logic
- Functional verification using testbenches
- Hardware testing with FPGA switches and LEDs

## Tools & Technologies
- Verilog
- Quartus
- DE10 FPGA

