\newcommand{\hcfirst}[0]{HC_{first}}
\newacronym{hcfirst}{$\hcfirst$}{the minimum {hammer count} {required to induce the first bitflip}} 
% \newacronym{taggon}{$t_{AggOn}$}{the time period during which the aggressor row is kept active}
% \newacronym{nrh}{$N_{RH}$}{}
\newacronym{ber}{$BER$}{bit error rate}
\newacronym{wcdp}{$WCDP$}{worst-case data pattern}
%\newcommand{\nummodules}{\param{15}}
\newcommand{\numchips}{\agy{2}{144}}
\newcommand{\numworkloadmixes}{\agy{4}{120}}
\newcommand{\wlcnt}{\numworkloadmixes{}}
\newacronym{taggon}{$t_{AggOn}$}{aggressor row on time}
\newacronym{taggoff}{$t_{AggOff}$}{time that an aggressor row stays closed}
\newacronym{tras}{$t_{RAS}$}{charge restoration latency}
\newacronym{trp}{$t_{RP}$}{precharge latency}
\newcommand{\trc}[0]{t_{RC}}
\newacronym{trc}{$\trc{}$}{row activation cycle}
\newacronym{trcd}{$t_{RCD}$}{row activation latency}
\newacronym{tcl}{$t_{CL}$}{column access latency}
\newacronym{tcwl}{$t_{CWL}$}{column write latency}
\newcommand{\tfaw}[0]{t_{FAW}}
\newacronym{tfaw}{$\tfaw{}$}{four row activation window}
\newcommand{\trefw}[0]{t_{REFW}}
\newacronym{trefw}{$\trefw{}$}{refresh window}
\newcommand{\trefi}[0]{t_{REFI}}
\newacronym{trefi}{$\trefi{}$}{refresh interval}
\newacronym{trrslack}{$t_{RefSlack}$}{{the maximum delay between the time a {periodic}/{preventive} refresh is generated and the time the refresh is performed}}
\newacronym{tapa}{$t_{APA}$}{the latency of issuing $ACT-PRE-ACT$ command sequence}
\newacronym{ref}{$REF$}{refresh}
\newacronym{act}{$ACT$}{activate}
\newacronym{pre}{$PRE$}{precharge}
\newcommand{\trfc}[0]{t_{RFC}}
\newacronym{trfc}{$\trfc{}$}{refresh latency}
\newacronym{iqr}{$IQR$}{interquartile range}
\newacronym{cv}{$CV$}{the coefficient of variation}
\newacronym{hc}{$HC$}{hammer count}
\newcommand{\pth}[0]{p_{th}}
\newacronym{pth}{$\pth{}$}{{PARA's probability threshold}}
\newcommand{\pf}[0]{p_{failure}}
\newacronym{pf}{$\pf{}$}{failure probability over a sufficiently long time}
\newcommand{\prh}[0]{p_{RH}}
\newacronym{prh}{$\prh{}$}{reliability target for a \gls{trefw}}

\newcommand{\cchip}[0]{D_{chip}}
\newacronym{cchip}{$\cchip{}$}{chip density}

\newcommand{\rbcpki}[0]{RBCPKI}
\newacronym{rbcpki}{$\rbcpki{}$}{row buffer conflicts per kilo instruction}

\newcommand{\mpki}[0]{MPKI}
\newacronym{mpki}{$\mpki{}$}{misses per kilo instruction}

\newcommand{\vdd}[0]{V_{DD}}
\newacronym{vdd}{$\vdd{}$}{supply voltage}

\newcommand{\gnd}[0]{GND}
\newacronym{gnd}{$\gnd{}$}{ground}

\newcommand{\rd}[0]{RD}
\newacronym{rd}{$\rd{}$}{read}

\newcommand{\dramwr}[0]{WR}
\newacronym{wr}{$\dramwr{}$}{write}

\newcommand{\phenomenon}[0]{VRD}
\newacronym{phenomenon}{\phenomenon}{Variable Read Disturbance}
