
---------- Begin Simulation Statistics ----------
final_tick                               719199796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699488                       # Number of bytes of host memory used
host_op_rate                                   287643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   640.29                       # Real time elapsed on the host
host_tick_rate                             1123241083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.719200                       # Number of seconds simulated
sim_ticks                                719199796000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957229                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560988                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565507                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562026                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570192                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2713                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.191998                       # CPI: cycles per instruction
system.cpu.discardedOps                          4265                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894813                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169066                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       497996197                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.139043                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        719199796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       221203599                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           31                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5259380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5243708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10523365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5243739                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              322                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263025                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           871                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15782974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15782974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673200384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673200384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263896                       # Request fanout histogram
system.membus.respLayer1.occupancy        27693093750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31538518000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10513820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5244190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          310                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15785910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15787349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673426816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673477376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10498771                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15762756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332672                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10518957     66.73%     66.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5243768     33.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     31      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15762756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21041565000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15790010994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1948998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   61                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       81                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  61                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      81                       # number of overall hits
system.l2.demand_misses::.cpu.inst                588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263316                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263904                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               588                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263316                       # number of overall misses
system.l2.overall_misses::total               5263904                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 539933785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     539991857000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58072000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 539933785000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    539991857000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98761.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102584.337517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102583.910535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98761.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102584.337517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102583.910535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254861                       # number of writebacks
system.l2.writebacks::total                   5254861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46170000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 434667180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 434713350000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46170000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 434667180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 434713350000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78788.395904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82584.361821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82583.939237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78788.395904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82584.361821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82583.939237                       # average overall mshr miss latency
system.l2.replacements                       10498771                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5258959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5258959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5258959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5258959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           151                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data         5263026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263026                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 539904396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  539904396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102584.406005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102584.406005                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 434643896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 434643896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82584.409805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82584.409805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98761.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98761.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46170000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46170000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78788.395904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78788.395904                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29389000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.935484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101341.379310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101341.379310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.919355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.919355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81698.245614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81698.245614                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8140.042971                       # Cycle average of tags in use
system.l2.tags.total_refs                    10523146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10506963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4047.598367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.147186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4089.297418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.499182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993658                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31553573                       # Number of tag accesses
system.l2.tags.data_accesses                 31553573                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336851840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336889344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336311040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336311040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             52147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         468370322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468422469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        52147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      467618375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467618375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      467618375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            52147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        468370322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            936040844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5254860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000521174500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15632058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4932372                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66182930000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164880980000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12572.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31322.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4810672                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4879025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       829040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    812.022465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   679.809821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.478814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        38074      4.59%      4.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54314      6.55%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29941      3.61%     14.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40396      4.87%     19.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45576      5.50%     25.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32057      3.87%     28.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33798      4.08%     33.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41365      4.99%     38.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       513519     61.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       829040                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.069279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.029540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.639794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        327567    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.285688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           320751     97.92%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.01%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6798      2.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336889344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336309888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336889344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       468.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  719199664000                       # Total gap between requests
system.mem_ctrls.avgGap                      68373.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336851840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336309888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 52146.844602275167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 468370321.951537430286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 467616773.350697696209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5254860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16085750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 164864894250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17508602782750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27450.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31323.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3331887.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2954646240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1570431720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789195600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13712882580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56772452880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169057214280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     133808751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       396665575140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.537386                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 343231733250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24015420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 351952642750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2964706500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1575775080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13717392660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56772452880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     168330541230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     134420687040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       396576577230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.413640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 344839519500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24015420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 350344856500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869669                       # number of overall hits
system.cpu.icache.overall_hits::total        31869669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62650000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62650000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62650000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62650000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870318                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96533.127889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96533.127889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96533.127889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96533.127889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94533.127889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94533.127889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94533.127889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94533.127889                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62650000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62650000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96533.127889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96533.127889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94533.127889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94533.127889                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.924396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49106.807396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.924396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.424731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.424731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31870967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31870967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856989                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856989                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75857023                       # number of overall hits
system.cpu.dcache.overall_hits::total        75857023                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523746                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523746                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523783                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523783                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1137441006999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1137441006999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1137441006999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1137441006999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108083.282037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108083.282037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108082.902032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108082.902032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5258959                       # number of writebacks
system.cpu.dcache.writebacks::total           5258959                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263336                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 555721011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 555721011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 555724253000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 555724253000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105584.081137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105584.081137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105584.035106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105584.035106                       # average overall mshr miss latency
system.cpu.dcache.replacements                5259239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044121                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044121                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100810.810811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100810.810811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 99411.552347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99411.552347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1137411166999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1137411166999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108083.486594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108083.486594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 555693474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 555693474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105584.406005                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105584.406005                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3242000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3242000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98242.424242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98242.424242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4077.351546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120426                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263335                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4077.351546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          666                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3356                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         350786831                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        350786831                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 719199796000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
