{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658654785549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658654785556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 11:26:25 2022 " "Processing started: Sun Jul 24 11:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658654785556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654785556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDFS -c DDFS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDFS -c DDFS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654785556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658654786048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658654786048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chirp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file chirp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chirp_tb " "Found entity 1: chirp_tb" {  } { { "chirp_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/chirp_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chirp.sv 4 4 " "Found 4 design units, including 4 entities, in source file chirp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_base_gen " "Found entity 1: time_base_gen" {  } { { "chirp.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/chirp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794707 ""} { "Info" "ISGN_ENTITY_NAME" "2 phase_acc " "Found entity 2: phase_acc" {  } { { "chirp.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/chirp.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794707 ""} { "Info" "ISGN_ENTITY_NAME" "3 sine_wave_lut " "Found entity 3: sine_wave_lut" {  } { { "chirp.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/chirp.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794707 ""} { "Info" "ISGN_ENTITY_NAME" "4 chirp " "Found entity 4: chirp" {  } { { "chirp.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/chirp.sv" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_lut_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sine_wave_lut_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_lut_8bit " "Found entity 1: sine_wave_lut_8bit" {  } { { "sine_wave_lut_8bit.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/sine_wave_lut_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator_8bit " "Found entity 1: phase_accumulator_8bit" {  } { { "phase_accumulator_8bit.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/phase_accumulator_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_base_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_base_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_base_generation " "Found entity 1: time_base_generation" {  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794718 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION chirp_tb.sv 5 ddfs_tb.sv(5) " "Verilog HDL macro warning at ddfs_tb.sv(5): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"chirp_tb.sv\", line 5" {  } { { "ddfs_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs_tb.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1658654794720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddfs_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs_tb " "Found entity 1: ddfs_tb" {  } { { "ddfs_tb.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddfs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs " "Found entity 1: ddfs" {  } { { "ddfs.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator_16bit " "Found entity 1: phase_accumulator_16bit" {  } { { "phase_accumulator_16bit.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/phase_accumulator_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654794728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654794728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddfs " "Elaborating entity \"ddfs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658654794772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_base_generation time_base_generation:inst_0 " "Elaborating entity \"time_base_generation\" for hierarchy \"time_base_generation:inst_0\"" {  } { { "ddfs.sv" "inst_0" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654794783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 time_base_generation.sv(18) " "Verilog HDL assignment warning at time_base_generation.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658654794785 "|ddfs|time_base_generation:inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_base_generation time_base_generation:inst_1 " "Elaborating entity \"time_base_generation\" for hierarchy \"time_base_generation:inst_1\"" {  } { { "ddfs.sv" "inst_1" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654794787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 time_base_generation.sv(18) " "Verilog HDL assignment warning at time_base_generation.sv(18): truncated value with size 32 to match size of target (18)" {  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658654794788 "|ddfs|time_base_generation:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator_16bit phase_accumulator_16bit:inst_2 " "Elaborating entity \"phase_accumulator_16bit\" for hierarchy \"phase_accumulator_16bit:inst_2\"" {  } { { "ddfs.sv" "inst_2" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654794788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_lut_8bit sine_wave_lut_8bit:inst_3 " "Elaborating entity \"sine_wave_lut_8bit\" for hierarchy \"sine_wave_lut_8bit:inst_3\"" {  } { { "ddfs.sv" "inst_3" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/ddfs.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654794790 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "time_base_generation:inst_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"time_base_generation:inst_1\|Mod0\"" {  } { { "time_base_generation.sv" "Mod0" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1658654795018 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "time_base_generation:inst_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"time_base_generation:inst_0\|Mod0\"" {  } { { "time_base_generation.sv" "Mod0" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1658654795018 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1658654795018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "time_base_generation:inst_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"time_base_generation:inst_1\|lpm_divide:Mod0\"" {  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654795066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_base_generation:inst_1\|lpm_divide:Mod0 " "Instantiated megafunction \"time_base_generation:inst_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795066 ""}  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658654795066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f5m " "Found entity 1: lpm_divide_f5m" {  } { { "db/lpm_divide_f5m.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/lpm_divide_f5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a3f " "Found entity 1: alt_u_div_a3f" {  } { { "db/alt_u_div_a3f.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/alt_u_div_a3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "time_base_generation:inst_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"time_base_generation:inst_0\|lpm_divide:Mod0\"" {  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654795166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_base_generation:inst_0\|lpm_divide:Mod0 " "Instantiated megafunction \"time_base_generation:inst_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658654795166 ""}  } { { "time_base_generation.sv" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/time_base_generation.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658654795166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v4m " "Found entity 1: lpm_divide_v4m" {  } { { "db/lpm_divide_v4m.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/lpm_divide_v4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Jason/EIT/Semester_02/02_ESPS/Lab/Simulation/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658654795241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658654795458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658654795707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658654795707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658654795752 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658654795752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658654795752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658654795752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658654795764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 11:26:35 2022 " "Processing ended: Sun Jul 24 11:26:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658654795764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658654795764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658654795764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658654795764 ""}
