// Seed: 1668739387
module module_0 ();
  wire id_2;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    output uwire id_4
);
  wire id_6;
  supply1 id_7, id_8, id_9, id_10, id_11, id_12, id_13 = 1 == id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output tri1 id_16
);
  module_0 modCall_1 ();
endmodule
