<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="S32K344" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_15 http://mcuxpresso.nxp.com/XSD/mex_configuration_15.xsd" uuid="92850982-f6de-4a42-9b52-e243f00e1a66" version="15" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_15" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>S32K344</processor>
      <package>S32K344_172HDQFP</package>
      <mcu_data>PlatformSDK_S32K3</mcu_data>
      <cores selected="M7_0">
         <core name="Cortex-M7" id="M7_0" description=""/>
      </cores>
      <description></description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
      <generate_registers_defines>false</generate_registers_defines>
      <enable_code_preview>true</enable_code_preview>
   </preferences>
   <tools>
      <pins name="Pins" version="15.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>0.0.0</processor_version>
            <external_user_signals>
               <routingDetailsColumns/>
               <properties/>
            </external_user_signals>
         </pins_profile>
         <functions_list>
            <function name="PortContainer_0_VS_0">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>M7_0</coreID>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:PortContainer_0_VS_0">
                     <feature name="enabled" evaluation="equal" configuration="M7_0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_tx_clk" pin_num="55" pin_signal="PTD11">
                     <pin_features>
                        <pin_feature name="slewRate" value="fastestSetting"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_tx_en" pin_num="54" pin_signal="PTD12">
                     <pin_features>
                        <pin_feature name="slewRate" value="fastestSetting"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_txd, 1" pin_num="51" pin_signal="PTD7">
                     <pin_features>
                        <pin_feature name="slewRate" value="fastestSetting"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_rxd, 0" pin_num="62" pin_signal="PTC0"/>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_rxd, 1" pin_num="61" pin_signal="PTC1"/>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_txd, 0" pin_num="50" pin_signal="PTC2">
                     <pin_features>
                        <pin_feature name="slewRate" value="fastestSetting"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_rx_er" pin_num="71" pin_signal="PTC14"/>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_rx_dv" pin_num="65" pin_signal="PTC17"/>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_mdio" pin_num="48" pin_signal="PTB4">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT/OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="EMAC" signal="emac_mii_rmii_mdc" pin_num="47" pin_signal="PTB5"/>
                  <pin peripheral="EMAC" signal="emac_pps0" pin_num="27" pin_signal="PTE3">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="13.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>0.0.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="McuClockSettingConfig_0" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RX, Clocks tool id: external_clocks.EMAC_MII_RX) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RX, Clocks tool id: external_clocks.EMAC_MII_RX) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RMII_TX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RMII_TX, Clocks tool id: external_clocks.EMAC_MII_RMII_TX) needs to be routed" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId=".EMAC_MII_RMII_TX" description="&apos;External pin&apos; (Pins tool id: .EMAC_MII_RMII_TX, Clocks tool id: external_clocks.EMAC_MII_RMII_TX) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:McuClockSettingConfig_0">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:McuClockSettingConfig_0">
                     <feature name="enabled" evaluation="equal" configuration="M7_0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources>
                  <clock_source id="FXOSC_CLK.FXOSC_CLK.outFreq" value="40 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.emac_mii_rmii_tx.outFreq" value="50 MHz" locked="false" enabled="true"/>
                  <clock_source id="external_clocks.emac_mii_rx.outFreq" value="50 MHz" locked="false" enabled="true"/>
               </clock_sources>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_RUN_CLK.outFreq" value="625 kHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="25 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="25 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_MII_RMII_TX.outFreq" value="50 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_MII_RX.outFreq" value="50 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="25 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="25 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="FXOSCOUT.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART10_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART11_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART12_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART13_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART14_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART15_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART4_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART5_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART6_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART7_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART8_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART9_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI0.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI1.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SCS_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="CORE_MFD.scale" value="32" locked="true"/>
                  <setting id="CORE_PLLODIV_0_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLLODIV_1_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLL_PD" value="Power_up" locked="false"/>
                  <setting id="FXOSC_PM" value="Crystal_mode" locked="false"/>
                  <setting id="MC_CGM_MUX_0.sel" value="PHI0" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_6.sel" value="FXOSC_CLK.FXOSCOUT" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DE0" value="Enabled" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DIV0.scale" value="64" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX3_DIV0.scale" value="3" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX4_DIV0.scale" value="3" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX7_DIV0.scale" value="2" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX7_MUX.sel" value="external_clocks.EMACMIIRMIITXOUT" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX8_DIV0.scale" value="2" locked="true"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX8_MUX.sel" value="external_clocks.EMACMIIRMIITXOUT" locked="false"/>
                  <setting id="MODULE_CLOCKS.MC_CGM_AUX9_MUX.sel" value="PHI0" locked="false"/>
                  <setting id="PHI0.scale" value="2" locked="true"/>
                  <setting id="PHI1.scale" value="2" locked="true"/>
                  <setting id="PLL_PREDIV.scale" value="2" locked="true"/>
                  <setting id="POSTDIV.scale" value="2" locked="true"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <components/>
      </ddr>
      <dcd name="DCD" version="1.0" enabled="false" update_project_code="true" isSelfTest="false">
         <generated_project_files/>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations/>
      </dcd>
      <ivt name="IVT" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <ivt_profile>
            <processor_version>N/A</processor_version>
         </ivt_profile>
      </ivt>
      <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <quadspi_profile>
            <processor_version>N/A</processor_version>
         </quadspi_profile>
      </quadspi>
      <efuse name="eFUSE" version="1.0" enabled="false" update_project_code="true">
         <efuse_profile>
            <processor_version>N/A</processor_version>
         </efuse_profile>
      </efuse>
      <gtm name="GTM" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <gtm_profile>
            <processor_version>N/A</processor_version>
         </gtm_profile>
      </gtm>
      <periphs name="Peripherals" version="14.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.driver.eth_43_gmac" description="Eth_43_GMAC is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.eth_43_gmac" description="An unsupported version of the Eth_43_GMAC in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="Dem is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.dem" description="An unsupported version of the Dem in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="port is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.port" description="An unsupported version of the port in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="Mcu is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mcu" description="An unsupported version of the Mcu in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="osif is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="An unsupported version of the osif in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.os" description="Os is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.os" description="An unsupported version of the Os in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.cache" description="cache is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.cache" description="An unsupported version of the cache in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.fee" description="fee is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.fee" description="An unsupported version of the fee in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.memacc" description="memacc is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.memacc" description="An unsupported version of the memacc in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mem_43_infls" description="Mem_43_INFLS is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.mem_43_infls" description="An unsupported version of the Mem_43_INFLS in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="Platform is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.Platform" description="An unsupported version of the Platform in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.gpt" description="Gpt is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.gpt" description="An unsupported version of the Gpt in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.middleware.gPTP_S32K3xx" description="gPTP_S32K3xx is not found in the toolchain/IDE project. The project will not compile!" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.middleware.gPTP_S32K3xx" description="An unsupported version of the gPTP_S32K3xx in the toolchain/IDE project. Required: ${required_value}, actual: ${actual_value}. The project might not compile correctly." problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">0.9.0</data>
               </feature>
            </dependency>
            <dependency resourceType="Tool" resourceId="Clocks" description="The Clocks tool is required by the Peripherals tool, but it is disabled." problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data>true</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/peripherals_gPTP_S32K3xx.c" update_enabled="true"/>
            <file path="board/peripherals_gPTP_S32K3xx.h" update_enabled="true"/>
            <file path="generate/include/C40_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Dem_IntErrId.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Emios_Gpt_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Eth_43_GMAC_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Eth_43_GMAC_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Eth_43_GMAC_Ipw_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Eth_43_GMAC_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Fee_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Fee_Features.h" update_enabled="true"/>
            <file path="generate/include/Gmac_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Gmac_Ip_Device_Registers.h" update_enabled="true"/>
            <file path="generate/include/Gmac_Ip_Features.h" update_enabled="true"/>
            <file path="generate/include/Gmac_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_Ipw_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Gpt_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Igf_Port_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/IntCtrl_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Intm_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mcu_Ipw_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Mcu_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/MemAcc_Cfg.h" update_enabled="true"/>
            <file path="generate/include/MemAcc_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/MemAcc_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mem_43_INFLS_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mem_43_INFLS_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/OsIf_ArchCfg.h" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Os_cfg.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Pit_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Platform_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Platform_Ipw_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Port_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Port_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Power_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Ram_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Rtc_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Soc_Ips.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Stm_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/System_Ip_CfgDefines.h" update_enabled="true"/>
            <file path="generate/include/Tspc_Port_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/modules.h" update_enabled="true"/>
            <file path="generate/src/C40_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Clock_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Emios_Gpt_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Eth_43_GMAC_Ipw_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Eth_43_GMAC_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Fee_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Gmac_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Gmac_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_Ipw_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Gpt_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Igf_Port_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/IntCtrl_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mcu_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/MemAcc_Cfg.c" update_enabled="true"/>
            <file path="generate/src/MemAcc_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mem_43_INFLS_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Mpu_M7_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/OsIf_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Pit_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Platform_Ipw_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Port_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Port_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Power_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Ram_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Rtc_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Siul2_Port_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Stm_Ip_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Tspc_Port_Ip_PBcfg.c" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>0.0.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="VS_0" uuid="343d8c09-29ab-44df-a8a2-0e35bf16a60f" called_from_default_init="false" id_prefix="" core="M7_0">
               <description></description>
               <options/>
               <dependencies/>
               <instances>
                  <instance name="Eth_43_GMAC_1" uuid="acb58688-e294-43be-be23-987f850fcef0" type="Eth_43_GMAC" type_id="Eth_43_GMAC" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Eth">
                        <setting name="Name" value="Eth"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="EthGeneral">
                           <setting name="Name" value="EthGeneral"/>
                           <setting name="EthDevErrorDetect" value="false"/>
                           <setting name="EthGetDropCountApi" value="false"/>
                           <setting name="EthGetEtherStatsApi" value="false"/>
                           <setting name="EthGetCounterValuesApi" value="false"/>
                           <setting name="EthGetRxStatsApi" value="true"/>
                           <setting name="EthGetTxStatsApi" value="false"/>
                           <setting name="EthGetTxErrorCounterValuesApi" value="false"/>
                           <setting name="EthSendMultiBufferFrameApi" value="false"/>
                           <setting name="EthGlobalTimeSupport" value="true"/>
                           <setting name="EthVersionInfoApi" value="false"/>
                           <setting name="EthIndex" value="0"/>
                           <setting name="EthMainFunctionPeriod" value="0.001"/>
                           <setting name="EthMaxCtrlsSupported" value="1"/>
                           <setting name="EthMaxBuffersInMultiBufferFrame" value="0"/>
                           <array name="EthEcucPartitionRef"/>
                           <struct name="EthCtrlOffloading" quick_selection="Default">
                              <setting name="Name" value="EthCtrlOffloading"/>
                              <setting name="EthCtrlEnableOffloadChecksumICMP" value="false"/>
                              <setting name="EthCtrlEnableOffloadChecksumIPv4" value="false"/>
                              <setting name="EthCtrlEnableOffloadChecksumTCP" value="false"/>
                              <setting name="EthCtrlEnableOffloadChecksumUDP" value="false"/>
                           </struct>
                           <struct name="EthGeneralVendorSpecific">
                              <setting name="Name" value="EthGeneralVendorSpecific"/>
                              <setting name="EthDisableDemEventDetect" value="false"/>
                              <setting name="EthEnableUserModeSupport" value="false"/>
                              <setting name="EthMulticoreSupport" value="false"/>
                              <setting name="EthUpdatePhysAddrFilterApi" value="true"/>
                              <setting name="EthSwtManagementSupportApi" value="false"/>
                              <setting name="EthTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                              <setting name="EthTimeoutDuration" value="1000"/>
                              <setting name="EthCoalescingInterrupt" value="false"/>
                              <setting name="EthEnableCacheManagement" value="false"/>
                              <setting name="EthTimeAwareShaper" value="false"/>
                              <setting name="EthEnableSporadicRxBigBufferSupport" value="false"/>
                              <setting name="EthEnableSporadicTxBigBufferSupport" value="false"/>
                           </struct>
                        </struct>
                        <struct name="EthConfigSet">
                           <setting name="Name" value="EthConfigSet"/>
                           <array name="EthCtrlConfig">
                              <struct name="0">
                                 <setting name="Name" value="EthCtrlConfig_0"/>
                                 <setting name="EthCtrlEnableMii" value="false"/>
                                 <setting name="EthCtrlEnableMmd" value="false"/>
                                 <setting name="EthCtrlEnableRxInterrupt" value="false"/>
                                 <setting name="EthCtrlEnableTxInterrupt" value="false"/>
                                 <setting name="EthCtrlIdx" value="0"/>
                                 <setting name="EthCtrlMacLayerType" value="ETH_MAC_LAYER_TYPE_XMII"/>
                                 <array name="EthCtrlMacLayerSubType">
                                    <setting name="0" value="REDUCED"/>
                                 </array>
                                 <array name="EthCtrlMacLayerSpeed">
                                    <setting name="0" value="ETH_MAC_LAYER_SPEED_100M"/>
                                 </array>
                                 <array name="EthCtrlPhyAddress">
                                    <setting name="0" value="66:55:44:33:22:11"/>
                                 </array>
                                 <array name="EthCtrlEcucPartitionRef"/>
                                 <struct name="EthCtrlVendorSpecific">
                                    <setting name="Name" value="EthCtrlVendorSpecific"/>
                                    <struct name="EthCtrlConfigGeneral">
                                       <setting name="Name" value="EthCtrlConfigGeneral"/>
                                       <setting name="EthCtrlEnableAtInit" value="false"/>
                                       <setting name="EthCtrlAllocateTxDataBuffers" value="true"/>
                                       <setting name="EthCtrlAllocateRxDataBuffers" value="true"/>
                                       <setting name="EthCtrlEthIfIdx" value="0"/>
                                       <setting name="EthEthTrcvDriverVendorIdAndApiInfix" value=""/>
                                       <setting name="EthEthSwtDriverVendorIdAndApiInfix" value=""/>
                                       <setting name="EthDuplexMode" value="ETH_FULL_DUPLEX"/>
                                       <setting name="EthModuleReferenceClock" value="/Mcu_1/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClockReferencePoint_0"/>
                                       <array name="EthTimeStampReferenceClock">
                                          <setting name="0" value="/Mcu_1/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClockReferencePoint_1"/>
                                       </array>
                                       <array name="EthPtpTimeCounterMaxAdjustPercentage">
                                          <setting name="0" value="1"/>
                                       </array>
                                       <setting name="EthCtrlSporadicTxBigBuffersLength" value="1"/>
                                       <setting name="EthCtrlSporadicTxBigBuffersCount" value="1"/>
                                       <setting name="EthCtrlSporadicRxBigBuffersLength" value="1"/>
                                       <setting name="EthCtrlSporadicRxBigBuffersCount" value="1"/>
                                    </struct>
                                    <struct name="EthCtrlConfigSafety" quick_selection="Default">
                                       <setting name="Name" value="EthCtrlConfigSafety"/>
                                       <setting name="EthCtrlSafetyCallback" value=""/>
                                       <setting name="ETH_E_SAFETY" value=""/>
                                       <setting name="EthCtrlEnableEcc" value="false"/>
                                       <setting name="EthCtrlEnableDpp" value="false"/>
                                       <setting name="EthCtrlEnableFsmSpp" value="false"/>
                                       <setting name="EthCtrlEnableFsmTimeout" value="false"/>
                                    </struct>
                                    <struct name="EthCtrlConfigMac">
                                       <setting name="Name" value="EthCtrlConfigMac"/>
                                       <setting name="MAC_CONFIG_CRC_STRIPPING" value="true"/>
                                       <setting name="MAC_CONFIG_AUTO_PAD" value="true"/>
                                       <setting name="MAC_CONFIG_JUMBO_PKT_EN" value="false"/>
                                       <setting name="MAC_CONFIG_LOOPBACK" value="false"/>
                                       <setting name="MAC_CONFIG_ENABLE_CRS_FD" value="false"/>
                                       <setting name="MAC_CONFIG_DISABLE_RECEIVE_OWN_HD" value="false"/>
                                       <setting name="MAC_CONFIG_DISABLE_CRS_HD" value="false"/>
                                       <setting name="MAC_CONFIG_DISABLE_RETRY" value="false"/>
                                       <setting name="MAC_CONFIG_DEFERRAL_CHECK_HD" value="false"/>
                                       <setting name="MAC_CONFIG_IPG_VALUE" value="0"/>
                                       <setting name="MAC_CONFIG_EIPG_STATE" value="false"/>
                                       <setting name="MAC_CONFIG_EIPG_VALUE" value="0"/>
                                    </struct>
                                    <struct name="EthCtrlConfigPacketFilter">
                                       <setting name="Name" value="EthCtrlConfigPacketFilter"/>
                                       <setting name="PKT_FILTER_RECV_ALL" value="true"/>
                                       <setting name="PKT_FILTER_HASH_OR_PERFECT_FILTER" value="true"/>
                                       <setting name="PKT_FILTER_BLOCK_CONTROL_PKTS" value="false"/>
                                       <setting name="PKT_FILTER_BLOCK_PAUSE_PKTS" value="false"/>
                                       <setting name="PKT_FILTER_PASS_ALL_CONTROL_PKTS" value="false"/>
                                       <setting name="PKT_FILTER_PASS_CONTROL_PKTS_ADDR_MATCH" value="false"/>
                                       <setting name="PKT_FILTER_DISABLE_BROADCAST" value="false"/>
                                       <setting name="PKT_FILTER_PASS_ALL_MULTICAST" value="false"/>
                                       <setting name="PKT_FILTER_DST_ADDR_INV_FILTER_EN" value="false"/>
                                       <setting name="PKT_FILTER_HASH_MULTICAST" value="false"/>
                                       <setting name="PKT_FILTER_HASH_UNICAST" value="false"/>
                                       <setting name="PKT_FILTER_PROMISCUOUS_MODE" value="true"/>
                                    </struct>
                                 </struct>
                                 <struct name="EthCtrlConfigEgress">
                                    <setting name="Name" value="EthCtrlConfigEgress"/>
                                    <setting name="EthCtrlConfigEgressLastSchedulerRef" value="/Eth_43_GMAC_1/Eth/EthConfigSet/EthCtrlConfig_0/EthCtrlConfigEgress/EthCtrlConfigScheduler_0"/>
                                    <array name="EthCtrlConfigEgressFifo">
                                       <struct name="0">
                                          <setting name="Name" value="EthCtrlConfigEgressFifo_0"/>
                                          <setting name="EthCtrlConfigEgressFifoBufLenByte" value="128"/>
                                          <setting name="EthCtrlConfigEgressFifoBufTotal" value="6"/>
                                          <setting name="EthCtrlConfigEgressFifoIdx" value="0"/>
                                          <setting name="EthCtrlConfigEgressFifoCallback" value="Eth_TxIrqCallback"/>
                                          <array name="EthCtrlConfigEgressFifoPriorityAssignment"/>
                                       </struct>
                                    </array>
                                    <array name="EthCtrlConfigScheduler">
                                       <struct name="0">
                                          <setting name="Name" value="EthCtrlConfigScheduler_0"/>
                                          <array name="EthCtrlConfigSchedulerPredecessor">
                                             <struct name="0">
                                                <setting name="Name" value="EthCtrlConfigSchedulerPredecessor_0"/>
                                                <setting name="EthCtrlConfigSchedulerPredecessorOrder" value="0"/>
                                                <setting name="EthCtrlConfigSchedulerPredecessorRef" value="/Eth_43_GMAC_1/Eth/EthConfigSet/EthCtrlConfig_0/EthCtrlConfigEgress/EthCtrlConfigEgressFifo_0"/>
                                                <struct name="EthCtrlConfigSchedulerPredecessorVendorSpecific" quick_selection="Default">
                                                   <setting name="Name" value="EthCtrlConfigSchedulerPredecessorVendorSpecific"/>
                                                   <setting name="EthQueueBandwidth" value="1"/>
                                                </struct>
                                             </struct>
                                          </array>
                                          <struct name="EthCtrlConfigSchedulerVendorSpecific" quick_selection="Default">
                                             <setting name="Name" value="EthCtrlConfigSchedulerVendorSpecific"/>
                                             <setting name="EthTxSchedulerAlgorithm" value="STRICT_PRIORITY"/>
                                             <setting name="EthTotalPacketsPerCycle" value="10"/>
                                             <setting name="EthTotalQuantumPerCycle" value="1000"/>
                                          </struct>
                                       </struct>
                                    </array>
                                    <array name="EthCtrlConfigShaper"/>
                                 </struct>
                                 <struct name="EthCtrlConfigIngress">
                                    <setting name="Name" value="EthCtrlConfigIngress"/>
                                    <array name="EthCtrlConfigIngressFifo">
                                       <struct name="0">
                                          <setting name="Name" value="EthCtrlConfigIngressFifo_0"/>
                                          <setting name="EthCtrlConfigIngressFifoBufLenByte" value="128"/>
                                          <setting name="EthCtrlConfigIngressFifoBufTotal" value="6"/>
                                          <setting name="EthCtrlConfigIngressFifoIdx" value="0"/>
                                          <setting name="EthCtrlConfigIngressFifoCallback" value="Eth_RxIrqCallback"/>
                                          <array name="EthCtrlConfigIngressFifoPriorityAssignment"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="EthCtrlConfigTimeAwareShaper" quick_selection="Default">
                                    <setting name="Name" value="EthCtrlConfigTimeAwareShaper"/>
                                    <array name="EthCtrlConfigTimeAwareShaper"/>
                                 </struct>
                                 <array name="EthDemEventParameterRefs"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation" quick_selection="Default">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="88"/>
                           <setting name="VendorId" value="43"/>
                           <setting name="VendorApiInfix" value=""/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="4"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="1"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Dem_1" uuid="f8e6b22e-c263-454f-91b7-45aef16928f5" type="Dem" type_id="Dem" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Dem" quick_selection="Default">
                        <setting name="Name" value="Dem"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="DemConfigSet" quick_selection="Default">
                           <setting name="Name" value="DemConfigSet"/>
                           <array name="DemEventParameter">
                              <struct name="0">
                                 <setting name="Name" value="DemEventParameter_0"/>
                                 <setting name="DemEventAvailable" value="false"/>
                                 <setting name="DemEventFailureCycleCounterThreshold" value="0"/>
                                 <setting name="DemEventId" value="1"/>
                                 <setting name="DemEventKind" value="DEM_EVENT_KIND_BSW"/>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Port_1" uuid="29703cf5-ecec-470a-a792-f4ee8abebbcf" type="Port" type_id="Port" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Port">
                        <setting name="Name" value="Port"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="PortGeneral">
                           <setting name="Name" value="PortGeneral"/>
                           <setting name="PortDevErrorDetect" value="true"/>
                           <setting name="SIUL2PortIPDevErrorDetect" value="false"/>
                           <setting name="PortSetPinDirectionApi" value="true"/>
                           <setting name="PortSetPinModeApi" value="true"/>
                           <setting name="PortVersionInfoApi" value="true"/>
                           <setting name="PortSetPinModeDoesNotTouchGpioLevel" value="false"/>
                           <setting name="PortSetAsUnusedPinApi" value="false"/>
                           <setting name="PortResetPinModeApi" value="false"/>
                           <setting name="PortEnableUserModeSupport" value="false"/>
                           <setting name="PortMulticoreSupport" value="false"/>
                           <setting name="PortTspcSupport" value="false"/>
                           <setting name="SignalInversionConfigEnable" value="false"/>
                           <setting name="VirtWrapperSupport" value="false"/>
                           <setting name="PortCodeSizeOptimization" value="false"/>
                           <array name="PortEcucPartitionRef"/>
                        </struct>
                        <struct name="PortConfigSet">
                           <setting name="Name" value="PortConfigSet"/>
                           <struct name="NotUsedPortPin">
                              <setting name="Name" value="NotUsedPortPin"/>
                              <setting name="PortPinPue" value="false"/>
                              <setting name="PortPinPus" value="false"/>
                              <setting name="PortPinDirection" value="PORT_PIN_IN"/>
                              <setting name="PortPinLevelValue" value="PORT_PIN_LEVEL_HIGH"/>
                           </struct>
                           <array name="PortContainer">
                              <struct name="0">
                                 <setting name="Name" value="PortContainer_0"/>
                                 <array name="PortPin">
                                    <struct name="0">
                                       <setting name="Name" value="EMAC_EMAC_MII_RMII_TX_CLK"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="1"/>
                                       <setting name="PortPinPcr" value="107"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="EMAC_RMII_TXD0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="2"/>
                                       <setting name="PortPinPcr" value="66"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="EMAC_RMII_TXD1"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="3"/>
                                       <setting name="PortPinPcr" value="103"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="EMAC_RMII_TX_EN"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="4"/>
                                       <setting name="PortPinPcr" value="108"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="EMAC_RMII_RXD0"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="5"/>
                                       <setting name="PortPinPcr" value="64"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="EMAC_RMII_RXD1"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="6"/>
                                       <setting name="PortPinPcr" value="65"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="EMAC_RMII_RX_DV"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="7"/>
                                       <setting name="PortPinPcr" value="81"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="EMAC_RMII_RX_ER"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="8"/>
                                       <setting name="PortPinPcr" value="78"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="8">
                                       <setting name="Name" value="EMAC_RMII_MDIO"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="9"/>
                                       <setting name="PortPinPcr" value="36"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="9">
                                       <setting name="Name" value="EMAC_RMII_MDC"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="10"/>
                                       <setting name="PortPinPcr" value="37"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                    <struct name="10">
                                       <setting name="Name" value="EMAC_PPS0_OUT"/>
                                       <setting name="PortPinPue" value="false"/>
                                       <setting name="PortPinPus" value="false"/>
                                       <setting name="PortPinSafeMode" value="false"/>
                                       <setting name="PortPinDse" value="false"/>
                                       <setting name="PortPinWithReadBack" value="false"/>
                                       <setting name="PortPinPke" value="false"/>
                                       <setting name="PortPinIfe" value="false"/>
                                       <setting name="PortPinDirectionChangeable" value="true"/>
                                       <setting name="PortPinModeChangeable" value="true"/>
                                       <setting name="PortPinInvertControl" value="false"/>
                                       <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                       <setting name="PortPinId" value="11"/>
                                       <setting name="PortPinPcr" value="131"/>
                                       <setting name="PortPinInitialMode" value="PORT_GPIO_MODE"/>
                                       <setting name="OBEGroupSelect" value="NO_OBE_GROUP"/>
                                       <setting name="MscrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <setting name="ImcrPdacSlot" value="VIRTUAL_WRAPPER_PDAC0"/>
                                       <array name="IGFSettings"/>
                                       <array name="PortPinEcucPartitionRef"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="UnTouchedPortPin">
                              <struct name="0">
                                 <setting name="Name" value="Reset_B"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="5"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="JTAGC_TMS"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="4"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="JTAGC_TDO"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="10"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="JTAGC_TCK"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="68"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="JTAGC_TDI"/>
                                 <setting name="PortPinSiul2Instance" value="SIUL2_0"/>
                                 <setting name="PortPinPcr" value="69"/>
                              </struct>
                           </array>
                           <array name="UntouchedIMCR"/>
                        </struct>
                        <struct name="CommonPublishedInformation" quick_selection="Default">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="4"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="124"/>
                           <setting name="SwMajorVersion" value="1"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorApiInfix" value=""/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mcu_1" uuid="5716220c-d825-459d-b938-458417c1c9b2" type="Mcu" type_id="Mcu" mode="autosar" enabled="true" comment="" custom_name_enabled="true" editing_lock="false">
                     <config_set name="Mcu">
                        <setting name="Name" value="Mcu"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="McuGeneralConfiguration">
                           <setting name="Name" value="McuGeneralConfiguration"/>
                           <setting name="McuDevErrorDetect" value="false"/>
                           <setting name="McuVersionInfoApi" value="false"/>
                           <setting name="McuGetRamStateApi" value="false"/>
                           <setting name="McuInitClock" value="true"/>
                           <setting name="McuNoPll" value="false"/>
                           <setting name="McuEnterLowPowerMode" value="false"/>
                           <setting name="McuTimeout" value="50000"/>
                           <setting name="McuEnableUserModeSupport" value="false"/>
                           <setting name="McuPerformResetApi" value="false"/>
                           <setting name="McuCalloutBeforePerformReset" value="false"/>
                           <setting name="McuPerformResetCallout" value="NULL_PTR"/>
                           <array name="McuPmcNotification"/>
                           <array name="McuCmuNotification"/>
                           <setting name="McuAlternateResetIsrUsed" value="false"/>
                           <setting name="McuCmuErrorIsrUsed" value="false"/>
                           <setting name="McuVoltageErrorIsrUsed" value="false"/>
                           <array name="McuErrorIsrNotification"/>
                           <setting name="McuDisableRgmInit" value="false"/>
                           <setting name="McuDisablePmcInit" value="false"/>
                           <setting name="McuDisableRamWaitStatesConfig" value="false"/>
                           <setting name="McuDisableFlashWaitStatesConfig" value="false"/>
                           <array name="McuPrepareMemoryConfig"/>
                           <setting name="McuTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="McuRegisterValuesOptimization" value="DISABLED"/>
                           <array name="McuEcucPartitionRef"/>
                           <struct name="McuControlledClocksConfiguration">
                              <setting name="Name" value="McuControlledClocksConfiguration"/>
                              <setting name="McuFxoscUnderMcuControl" value="true"/>
                              <setting name="McuSxoscUnderMcuControl" value="true"/>
                              <setting name="McuFircUnderMcuControl" value="true"/>
                              <setting name="McuSircUnderMcuControl" value="true"/>
                              <setting name="McuPll0UnderMcuControl" value="true"/>
                           </struct>
                        </struct>
                        <struct name="McuDebugConfiguration">
                           <setting name="Name" value="McuDebugConfiguration"/>
                           <setting name="McuDisableDemReportErrorStatus" value="true"/>
                           <setting name="McuGetSystemStateApi" value="false"/>
                           <setting name="McuGetPowerModeStateApi" value="false"/>
                           <setting name="McuGetPowerDomainApi" value="false"/>
                           <setting name="McuSscmGetMemConfigApi" value="false"/>
                           <setting name="McuSscmGetStatusApi" value="false"/>
                           <setting name="McuSscmGetUoptApi" value="false"/>
                           <setting name="McuGetMidrStructureApi" value="false"/>
                           <setting name="McuDisableCmuApi" value="true"/>
                           <setting name="McuEmiosConfigureGprenApi" value="false"/>
                           <setting name="McuGetClockFrequencyApi" value="false"/>
                        </struct>
                        <struct name="McuCoreControlConfiguration">
                           <setting name="Name" value="McuCoreControlConfiguration"/>
                           <setting name="McuCoreBootAddressControl" value="false"/>
                        </struct>
                        <struct name="McuPublishedInformation">
                           <setting name="Name" value="McuPublishedInformation"/>
                           <array name="McuResetReasonConf">
                              <struct name="0">
                                 <setting name="Name" value="MCU_POWER_ON_RESET"/>
                                 <setting name="McuResetReason" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="MCU_FCCU_FTR_RESET"/>
                                 <setting name="McuResetReason" value="1"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="MCU_STCU_URF_RESET"/>
                                 <setting name="McuResetReason" value="2"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="MCU_MC_RGM_FRE_RESET"/>
                                 <setting name="McuResetReason" value="3"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="MCU_FXOSC_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="4"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="MCU_PLL_LOL_RESET"/>
                                 <setting name="McuResetReason" value="5"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="MCU_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="6"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="MCU_AIPS_PLAT_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="7"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="MCU_HSE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="8"/>
                              </struct>
                              <struct name="9">
                                 <setting name="Name" value="MCU_SYS_DIV_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="9"/>
                              </struct>
                              <struct name="10">
                                 <setting name="Name" value="MCU_CM7_CORE_CLK_FAIL_RESET"/>
                                 <setting name="McuResetReason" value="10"/>
                              </struct>
                              <struct name="11">
                                 <setting name="Name" value="MCU_HSE_TMPR_RST_RESET"/>
                                 <setting name="McuResetReason" value="11"/>
                              </struct>
                              <struct name="12">
                                 <setting name="Name" value="MCU_HSE_SNVS_RST_RESET"/>
                                 <setting name="McuResetReason" value="12"/>
                              </struct>
                              <struct name="13">
                                 <setting name="Name" value="MCU_SW_DEST_RESET"/>
                                 <setting name="McuResetReason" value="13"/>
                              </struct>
                              <struct name="14">
                                 <setting name="Name" value="MCU_DEBUG_DEST_RESET"/>
                                 <setting name="McuResetReason" value="14"/>
                              </struct>
                              <struct name="15">
                                 <setting name="Name" value="MCU_F_EXR_RESET"/>
                                 <setting name="McuResetReason" value="15"/>
                              </struct>
                              <struct name="16">
                                 <setting name="Name" value="MCU_FCCU_RST_RESET"/>
                                 <setting name="McuResetReason" value="16"/>
                              </struct>
                              <struct name="17">
                                 <setting name="Name" value="MCU_ST_DONE_RESET"/>
                                 <setting name="McuResetReason" value="17"/>
                              </struct>
                              <struct name="18">
                                 <setting name="Name" value="MCU_SWT0_RST_RESET"/>
                                 <setting name="McuResetReason" value="18"/>
                              </struct>
                              <struct name="19">
                                 <setting name="Name" value="MCU_SWT1_RST_RESET"/>
                                 <setting name="McuResetReason" value="19"/>
                              </struct>
                              <struct name="20">
                                 <setting name="Name" value="MCU_SWT2_RST_RESET"/>
                                 <setting name="McuResetReason" value="20"/>
                              </struct>
                              <struct name="21">
                                 <setting name="Name" value="MCU_JTAG_RST_RESET"/>
                                 <setting name="McuResetReason" value="21"/>
                              </struct>
                              <struct name="22">
                                 <setting name="Name" value="MCU_SWT3_RST_RESET"/>
                                 <setting name="McuResetReason" value="22"/>
                              </struct>
                              <struct name="23">
                                 <setting name="Name" value="MCU_PLL_AUX_RESET"/>
                                 <setting name="McuResetReason" value="23"/>
                              </struct>
                              <struct name="24">
                                 <setting name="Name" value="MCU_HSE_SWT_RST_RESET"/>
                                 <setting name="McuResetReason" value="24"/>
                              </struct>
                              <struct name="25">
                                 <setting name="Name" value="MCU_HSE_BOOT_RST_RESET"/>
                                 <setting name="McuResetReason" value="25"/>
                              </struct>
                              <struct name="26">
                                 <setting name="Name" value="MCU_SW_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="26"/>
                              </struct>
                              <struct name="27">
                                 <setting name="Name" value="MCU_DEBUG_FUNC_RESET"/>
                                 <setting name="McuResetReason" value="27"/>
                              </struct>
                              <struct name="28">
                                 <setting name="Name" value="MCU_WAKEUP_REASON"/>
                                 <setting name="McuResetReason" value="28"/>
                              </struct>
                              <struct name="29">
                                 <setting name="Name" value="MCU_NO_RESET_REASON"/>
                                 <setting name="McuResetReason" value="29"/>
                              </struct>
                              <struct name="30">
                                 <setting name="Name" value="MCU_MULTIPLE_RESET_REASON"/>
                                 <setting name="McuResetReason" value="30"/>
                              </struct>
                              <struct name="31">
                                 <setting name="Name" value="MCU_RESET_UNDEFINED"/>
                                 <setting name="McuResetReason" value="31"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                        </struct>
                        <struct name="McuModuleConfiguration">
                           <setting name="Name" value="McuModuleConfiguration"/>
                           <array name="McuResetSetting"/>
                           <setting name="McuClockSrcFailureNotification" value="DISABLED"/>
                           <array name="McuClockSettingConfig">
                              <struct name="0">
                                 <setting name="Name" value="McuClockSettingConfig_0"/>
                                 <setting name="Configuration" value="McuClockSettingConfig_0"/>
                                 <struct name="McuFIRC">
                                    <setting name="Name" value="McuFIRC"/>
                                    <setting name="McuFircUnderMcuControl" value="true"/>
                                    <setting name="McuFircDivSel" value="Div_by_1"/>
                                    <setting name="McuFircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuSIRC">
                                    <setting name="Name" value="McuSIRC"/>
                                    <setting name="McuSircUnderMcuControl" value="true"/>
                                    <setting name="McuSircStandbyEnable" value="false"/>
                                 </struct>
                                 <struct name="McuFXOSC">
                                    <setting name="Name" value="McuFXOSC"/>
                                    <setting name="McuFxoscUnderMcuControl" value="true"/>
                                    <setting name="McuFxoscPowerDownCtr" value="true"/>
                                    <setting name="McuFxoscBypass" value="false"/>
                                    <setting name="McuFxoscMainComparator" value="true"/>
                                 </struct>
                                 <struct name="McuSXOSC">
                                    <setting name="Name" value="McuSXOSC"/>
                                    <setting name="McuSxoscUnderMcuControl" value="true"/>
                                    <setting name="McuSxoscPowerDownCtr" value="false"/>
                                 </struct>
                                 <struct name="McuCgm0SettingConfig">
                                    <setting name="Name" value="McuCgm0SettingConfig"/>
                                    <array name="McuCgm0PcfsConfig">
                                       <struct name="0">
                                          <setting name="Name" value="McuCgm0PcfsConfig_0"/>
                                          <setting name="McuClockPcfsUnderMcuControl" value="false"/>
                                          <setting name="McuPCFS_Name" value="PCFS_8"/>
                                       </struct>
                                    </array>
                                    <struct name="McuCgm0ClockMux0">
                                       <setting name="Name" value="McuCgm0ClockMux0"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux0_Source" value="PLL_PHI0_CLK"/>
                                       <setting name="McuClkMux0Div0_En" value="true"/>
                                       <setting name="McuClkMux0Div0Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div1_En" value="true"/>
                                       <setting name="McuClkMux0Div1Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div2_En" value="true"/>
                                       <setting name="McuClkMux0Div2Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div3_En" value="true"/>
                                       <setting name="McuClkMux0Div3Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div4_En" value="true"/>
                                       <setting name="McuClkMux0Div4Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div5_En" value="true"/>
                                       <setting name="McuClkMux0Div5Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                       <setting name="McuClkMux0Div6_En" value="true"/>
                                       <setting name="McuClkMux0Div6Trigger" value="COMMON_TRIGGER_DIVIDER_UPDATE"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux1">
                                       <setting name="Name" value="McuCgm0ClockMux1"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux1_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux1Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux2">
                                       <setting name="Name" value="McuCgm0ClockMux2"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux2_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux2Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux3">
                                       <setting name="Name" value="McuCgm0ClockMux3"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux3_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux3Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux4">
                                       <setting name="Name" value="McuCgm0ClockMux4"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux4_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux4Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux5">
                                       <setting name="Name" value="McuCgm0ClockMux5"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux5_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux5Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux6">
                                       <setting name="Name" value="McuCgm0ClockMux6"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux6_Source" value="FXOSC_CLK"/>
                                       <setting name="McuClkMux6Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux7">
                                       <setting name="Name" value="McuCgm0ClockMux7"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux7_Source" value="EMAC_MII_RMII_TX_CLK"/>
                                       <setting name="McuClkMux7Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux8">
                                       <setting name="Name" value="McuCgm0ClockMux8"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux8_Source" value="EMAC_MII_RMII_TX_CLK"/>
                                       <setting name="McuClkMux8Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux9">
                                       <setting name="Name" value="McuCgm0ClockMux9"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux9_Source" value="PLL_PHI0_CLK"/>
                                       <setting name="McuClkMux9Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux10">
                                       <setting name="Name" value="McuCgm0ClockMux10"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux10_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux10Div0_En" value="true"/>
                                    </struct>
                                    <struct name="McuCgm0ClockMux11">
                                       <setting name="Name" value="McuCgm0ClockMux11"/>
                                       <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                       <setting name="McuClkMux11_Source" value="FIRC_CLK"/>
                                       <setting name="McuClkMux11Div0_En" value="true"/>
                                    </struct>
                                 </struct>
                                 <struct name="McuRtcClockSelect">
                                    <setting name="Name" value="McuRtcClockSelect"/>
                                    <setting name="McuClockMuxUnderMcuControl" value="true"/>
                                    <setting name="McuRtc_Source" value="SXOSC_CLK"/>
                                 </struct>
                                 <struct name="McuPll_0">
                                    <setting name="Name" value="McuPll_0"/>
                                    <setting name="McuPLLUnderMcuControl" value="true"/>
                                    <setting name="McuPLLEnabled" value="true"/>
                                    <setting name="McuPllClockSelection" value="FXOSC_CLK"/>
                                    <struct name="McuPll_Configuration">
                                       <setting name="Name" value="McuPll_Configuration"/>
                                       <setting name="McuPllFmSscgbyp" value="true"/>
                                       <setting name="McuPllFmSpreadctl" value="Center_Spread"/>
                                       <setting name="McuPllFdSdmen" value="false"/>
                                       <setting name="McuPllFdSdm2" value="false"/>
                                       <setting name="McuPllFdSdm3" value="false"/>
                                       <setting name="McuPllOdiv0_En" value="true"/>
                                       <setting name="McuPllOdiv1_En" value="true"/>
                                    </struct>
                                    <struct name="McuPll_Parameter">
                                       <setting name="Name" value="McuPll_Parameter"/>
                                    </struct>
                                 </struct>
                                 <array name="McuClkMonitor">
                                    <struct name="0">
                                       <setting name="Name" value="McuClkMonitor_0"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_0_FXOSC_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="McuClkMonitor_1"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_3_CORE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="McuClkMonitor_2"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_4_AIPS_PLAT_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="McuClkMonitor_3"/>
                                       <setting name="McuClockMonitorUnderMcuControl" value="true"/>
                                       <setting name="McuCmuName" value="CMU_FC_5_HSE_CLK"/>
                                       <setting name="McuClkMonitorEn" value="false"/>
                                       <setting name="McuFHHAsyncEventEn" value="false"/>
                                       <setting name="McuFLLAsyncEventEn" value="false"/>
                                       <setting name="McuFHHInterruptEn" value="false"/>
                                       <setting name="McuFLLInterruptEn" value="false"/>
                                    </struct>
                                 </array>
                                 <array name="McuClockReferencePoint">
                                    <struct name="0">
                                       <setting name="Name" value="McuClockReferencePoint_0"/>
                                       <setting name="McuClockFrequencySelect" value="CORE_CLK"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="McuClockReferencePoint_1"/>
                                       <setting name="McuClockFrequencySelect" value="EMAC_CLK_TS"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="McuDemEventParameterRefs"/>
                           <array name="McuModeSettingConf">
                              <struct name="0">
                                 <setting name="Name" value="McuModeSettingConf_0"/>
                                 <setting name="McuMode" value="0"/>
                                 <setting name="McuPowerMode" value="RUN"/>
                                 <setting name="McuMainCoreSelect" value="CM7_0"/>
                                 <setting name="McuCoreLockStepEnable" value="false"/>
                                 <setting name="McuEnableSleepOnExit" value="false"/>
                                 <struct name="McuPartitionConfiguration">
                                    <setting name="Name" value="McuPartitionConfiguration"/>
                                    <struct name="McuPartition0Config">
                                       <setting name="Name" value="McuPartition0Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                       <struct name="McuCore0Configuration">
                                          <setting name="Name" value="McuCore0Configuration"/>
                                          <setting name="McuCoreUnderMcuControl" value="true"/>
                                          <setting name="McuCoreClockEnable" value="false"/>
                                          <setting name="McuCoreBootAddress" value="0"/>
                                          <setting name="McuCoreBootAddressLinkerSym" value=""/>
                                       </struct>
                                    </struct>
                                    <struct name="McuPartition1Config">
                                       <setting name="Name" value="McuPartition1Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb2UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb3UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <struct name="McuPartition2Config">
                                       <setting name="Name" value="McuPartition2Config"/>
                                       <setting name="McuPartitionUnderMcuControl" value="true"/>
                                       <setting name="McuPartitionPowerUnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb0UnderMcuControl" value="true"/>
                                       <setting name="McuPrtnCofb1UnderMcuControl" value="true"/>
                                       <setting name="McuPartitionClockEnable" value="true"/>
                                    </struct>
                                    <array name="McuPeripheral">
                                       <struct name="0">
                                          <setting name="Name" value="McuPeripheral_0"/>
                                          <setting name="McuPeripheralName" value="TRGMUX"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="1">
                                          <setting name="Name" value="McuPeripheral_1"/>
                                          <setting name="McuPeripheralName" value="BCTU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="2">
                                          <setting name="Name" value="McuPeripheral_2"/>
                                          <setting name="McuPeripheralName" value="EMIOS_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="3">
                                          <setting name="Name" value="McuPeripheral_3"/>
                                          <setting name="McuPeripheralName" value="EMIOS_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="4">
                                          <setting name="Name" value="McuPeripheral_4"/>
                                          <setting name="McuPeripheralName" value="EMIOS_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="5">
                                          <setting name="Name" value="McuPeripheral_5"/>
                                          <setting name="McuPeripheralName" value="LCU_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="6">
                                          <setting name="Name" value="McuPeripheral_6"/>
                                          <setting name="McuPeripheralName" value="LCU_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="7">
                                          <setting name="Name" value="McuPeripheral_7"/>
                                          <setting name="McuPeripheralName" value="ADC_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="8">
                                          <setting name="Name" value="McuPeripheral_8"/>
                                          <setting name="McuPeripheralName" value="ADC_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="9">
                                          <setting name="Name" value="McuPeripheral_9"/>
                                          <setting name="McuPeripheralName" value="ADC_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="10">
                                          <setting name="Name" value="McuPeripheral_10"/>
                                          <setting name="McuPeripheralName" value="PIT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ44"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="11">
                                          <setting name="Name" value="McuPeripheral_11"/>
                                          <setting name="McuPeripheralName" value="PIT_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN0_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="12">
                                          <setting name="Name" value="McuPeripheral_12"/>
                                          <setting name="McuPeripheralName" value="EDMA"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ3"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="13">
                                          <setting name="Name" value="McuPeripheral_13"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="14">
                                          <setting name="Name" value="McuPeripheral_14"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="15">
                                          <setting name="Name" value="McuPeripheral_15"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="16">
                                          <setting name="Name" value="McuPeripheral_16"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="17">
                                          <setting name="Name" value="McuPeripheral_17"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="18">
                                          <setting name="Name" value="McuPeripheral_18"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="19">
                                          <setting name="Name" value="McuPeripheral_19"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="20">
                                          <setting name="Name" value="McuPeripheral_20"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="21">
                                          <setting name="Name" value="McuPeripheral_21"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="22">
                                          <setting name="Name" value="McuPeripheral_22"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="23">
                                          <setting name="Name" value="McuPeripheral_23"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="24">
                                          <setting name="Name" value="McuPeripheral_24"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="25">
                                          <setting name="Name" value="McuPeripheral_25"/>
                                          <setting name="McuPeripheralName" value="SDA_AP"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="26">
                                          <setting name="Name" value="McuPeripheral_26"/>
                                          <setting name="McuPeripheralName" value="EIM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ22"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="27">
                                          <setting name="Name" value="McuPeripheral_27"/>
                                          <setting name="McuPeripheralName" value="ERM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="28">
                                          <setting name="Name" value="McuPeripheral_28"/>
                                          <setting name="McuPeripheralName" value="MSCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="29">
                                          <setting name="Name" value="McuPeripheral_29"/>
                                          <setting name="McuPeripheralName" value="SWT_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ28"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="30">
                                          <setting name="Name" value="McuPeripheral_30"/>
                                          <setting name="McuPeripheralName" value="STM_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="31">
                                          <setting name="Name" value="McuPeripheral_31"/>
                                          <setting name="McuPeripheralName" value="INTM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB0_REQ31"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="32">
                                          <setting name="Name" value="McuPeripheral_32"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="33">
                                          <setting name="Name" value="McuPeripheral_33"/>
                                          <setting name="McuPeripheralName" value="DMAMUX_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ33"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="34">
                                          <setting name="Name" value="McuPeripheral_34"/>
                                          <setting name="McuPeripheralName" value="RTC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ34"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="35">
                                          <setting name="Name" value="McuPeripheral_35"/>
                                          <setting name="McuPeripheralName" value="SIUL2_VIRTWRAPPER_PDAC3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="36">
                                          <setting name="Name" value="McuPeripheral_36"/>
                                          <setting name="McuPeripheralName" value="WKPU"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ45"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="37">
                                          <setting name="Name" value="McuPeripheral_37"/>
                                          <setting name="McuPeripheralName" value="CMUs"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="38">
                                          <setting name="Name" value="McuPeripheral_38"/>
                                          <setting name="McuPeripheralName" value="TSPC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ49"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="39">
                                          <setting name="Name" value="McuPeripheral_39"/>
                                          <setting name="McuPeripheralName" value="SXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="40">
                                          <setting name="Name" value="McuPeripheral_40"/>
                                          <setting name="McuPeripheralName" value="FXOSC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ53"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="41">
                                          <setting name="Name" value="McuPeripheral_41"/>
                                          <setting name="McuPeripheralName" value="PLL"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ56"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="42">
                                          <setting name="Name" value="McuPeripheral_42"/>
                                          <setting name="McuPeripheralName" value="PIT_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB1_REQ63"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="43">
                                          <setting name="Name" value="McuPeripheral_43"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ65"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="44">
                                          <setting name="Name" value="McuPeripheral_44"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ66"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="45">
                                          <setting name="Name" value="McuPeripheral_45"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ67"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="46">
                                          <setting name="Name" value="McuPeripheral_46"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ68"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="47">
                                          <setting name="Name" value="McuPeripheral_47"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ69"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="48">
                                          <setting name="Name" value="McuPeripheral_48"/>
                                          <setting name="McuPeripheralName" value="FlexCAN_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ70"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="49">
                                          <setting name="Name" value="McuPeripheral_49"/>
                                          <setting name="McuPeripheralName" value="FlexIO"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ73"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="50">
                                          <setting name="Name" value="McuPeripheral_50"/>
                                          <setting name="McuPeripheralName" value="LPUART_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ74"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="51">
                                          <setting name="Name" value="McuPeripheral_51"/>
                                          <setting name="McuPeripheralName" value="LPUART_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ75"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="52">
                                          <setting name="Name" value="McuPeripheral_52"/>
                                          <setting name="McuPeripheralName" value="LPUART_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ76"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="53">
                                          <setting name="Name" value="McuPeripheral_53"/>
                                          <setting name="McuPeripheralName" value="LPUART_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ77"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="54">
                                          <setting name="Name" value="McuPeripheral_54"/>
                                          <setting name="McuPeripheralName" value="LPUART_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ78"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="55">
                                          <setting name="Name" value="McuPeripheral_55"/>
                                          <setting name="McuPeripheralName" value="LPUART_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ79"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="56">
                                          <setting name="Name" value="McuPeripheral_56"/>
                                          <setting name="McuPeripheralName" value="LPUART_6"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ80"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="57">
                                          <setting name="Name" value="McuPeripheral_57"/>
                                          <setting name="McuPeripheralName" value="LPUART_7"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ81"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="58">
                                          <setting name="Name" value="McuPeripheral_58"/>
                                          <setting name="McuPeripheralName" value="LPI2C_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ84"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="59">
                                          <setting name="Name" value="McuPeripheral_59"/>
                                          <setting name="McuPeripheralName" value="LPI2C_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ85"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="60">
                                          <setting name="Name" value="McuPeripheral_60"/>
                                          <setting name="McuPeripheralName" value="LPSPI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ86"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="61">
                                          <setting name="Name" value="McuPeripheral_61"/>
                                          <setting name="McuPeripheralName" value="LPSPI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ87"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="62">
                                          <setting name="Name" value="McuPeripheral_62"/>
                                          <setting name="McuPeripheralName" value="LPSPI_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ88"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="63">
                                          <setting name="Name" value="McuPeripheral_63"/>
                                          <setting name="McuPeripheralName" value="LPSPI_3"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ89"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="64">
                                          <setting name="Name" value="McuPeripheral_64"/>
                                          <setting name="McuPeripheralName" value="SAI_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ91"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="65">
                                          <setting name="Name" value="McuPeripheral_65"/>
                                          <setting name="McuPeripheralName" value="LPCMP_0"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ92"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="66">
                                          <setting name="Name" value="McuPeripheral_66"/>
                                          <setting name="McuPeripheralName" value="LPCMP_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ93"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="67">
                                          <setting name="Name" value="McuPeripheral_67"/>
                                          <setting name="McuPeripheralName" value="TEMPSENSE"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB2_REQ95"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="68">
                                          <setting name="Name" value="McuPeripheral_68"/>
                                          <setting name="McuPeripheralName" value="CRC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ96"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="69">
                                          <setting name="Name" value="McuPeripheral_69"/>
                                          <setting name="McuPeripheralName" value="STCU_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN1_COFB3_REQ104"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="70">
                                          <setting name="Name" value="McuPeripheral_70"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ4"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="71">
                                          <setting name="Name" value="McuPeripheral_71"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ5"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="72">
                                          <setting name="Name" value="McuPeripheral_72"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ6"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="73">
                                          <setting name="Name" value="McuPeripheral_73"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ7"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="74">
                                          <setting name="Name" value="McuPeripheral_74"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_16"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ8"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="75">
                                          <setting name="Name" value="McuPeripheral_75"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_17"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ9"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="76">
                                          <setting name="Name" value="McuPeripheral_76"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_18"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ10"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="77">
                                          <setting name="Name" value="McuPeripheral_77"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_19"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ11"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="78">
                                          <setting name="Name" value="McuPeripheral_78"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_20"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ12"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="79">
                                          <setting name="Name" value="McuPeripheral_79"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_21"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ13"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="80">
                                          <setting name="Name" value="McuPeripheral_80"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_22"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ14"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="81">
                                          <setting name="Name" value="McuPeripheral_81"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_23"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ15"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="82">
                                          <setting name="Name" value="McuPeripheral_82"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_24"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ16"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="83">
                                          <setting name="Name" value="McuPeripheral_83"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_25"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ17"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="84">
                                          <setting name="Name" value="McuPeripheral_84"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_26"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ18"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="85">
                                          <setting name="Name" value="McuPeripheral_85"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_27"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ19"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="86">
                                          <setting name="Name" value="McuPeripheral_86"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_28"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ20"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="87">
                                          <setting name="Name" value="McuPeripheral_87"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_29"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ21"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="88">
                                          <setting name="Name" value="McuPeripheral_88"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_30"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ22"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="89">
                                          <setting name="Name" value="McuPeripheral_89"/>
                                          <setting name="McuPeripheralName" value="EDMA_TCD_31"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ23"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="90">
                                          <setting name="Name" value="McuPeripheral_90"/>
                                          <setting name="McuPeripheralName" value="SEMA_42"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ24"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="91">
                                          <setting name="Name" value="McuPeripheral_91"/>
                                          <setting name="McuPeripheralName" value="STM_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB0_REQ29"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="92">
                                          <setting name="Name" value="McuPeripheral_92"/>
                                          <setting name="McuPeripheralName" value="EMAC"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ32"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="93">
                                          <setting name="Name" value="McuPeripheral_93"/>
                                          <setting name="McuPeripheralName" value="LPUART_8"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ35"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="94">
                                          <setting name="Name" value="McuPeripheral_94"/>
                                          <setting name="McuPeripheralName" value="LPUART_9"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ36"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="95">
                                          <setting name="Name" value="McuPeripheral_95"/>
                                          <setting name="McuPeripheralName" value="LPUART_10"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ37"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="96">
                                          <setting name="Name" value="McuPeripheral_96"/>
                                          <setting name="McuPeripheralName" value="LPUART_11"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ38"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="97">
                                          <setting name="Name" value="McuPeripheral_97"/>
                                          <setting name="McuPeripheralName" value="LPUART_12"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ39"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="98">
                                          <setting name="Name" value="McuPeripheral_98"/>
                                          <setting name="McuPeripheralName" value="LPUART_13"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ40"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="99">
                                          <setting name="Name" value="McuPeripheral_99"/>
                                          <setting name="McuPeripheralName" value="LPUART_14"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ41"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="100">
                                          <setting name="Name" value="McuPeripheral_100"/>
                                          <setting name="McuPeripheralName" value="LPUART_15"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ42"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="101">
                                          <setting name="Name" value="McuPeripheral_101"/>
                                          <setting name="McuPeripheralName" value="LPSPI_4"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ47"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="102">
                                          <setting name="Name" value="McuPeripheral_102"/>
                                          <setting name="McuPeripheralName" value="LPSPI_5"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ48"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="103">
                                          <setting name="Name" value="McuPeripheral_103"/>
                                          <setting name="McuPeripheralName" value="QuadSPI"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ51"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="104">
                                          <setting name="Name" value="McuPeripheral_104"/>
                                          <setting name="McuPeripheralName" value="SAI_1"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ55"/>
                                          <setting name="McuPeripheralClockEnable" value="false"/>
                                       </struct>
                                       <struct name="105">
                                          <setting name="Name" value="McuPeripheral_105"/>
                                          <setting name="McuPeripheralName" value="LPCMP_2"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ58"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                       <struct name="106">
                                          <setting name="Name" value="McuPeripheral_106"/>
                                          <setting name="McuPeripheralName" value="CM7_0_TCM"/>
                                          <setting name="McuModeEntrySlot" value="PRTN2_COFB1_REQ62"/>
                                          <setting name="McuPeripheralClockEnable" value="true"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="McuDcmGprConfiguration">
                                    <setting name="Name" value="McuDcmGprConfiguration"/>
                                    <setting name="McuDcmGprUnderMcuControl" value="false"/>
                                    <setting name="McuBootBaseAddress" value="0"/>
                                    <setting name="McuSIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuPMC_TRIM_RGM_DCF_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuFIRC_TRIM_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuDCM_SCAN_BYP_STDBY_EXTControl" value="false"/>
                                    <setting name="McuGlobalPadkeepingEnable" value="false"/>
                                 </struct>
                              </struct>
                           </array>
                           <array name="McuRamSectorSettingConf"/>
                           <struct name="McuResetConfig">
                              <setting name="Name" value="McuResetConfig"/>
                              <setting name="McuResetType" value="FunctionalReset"/>
                              <setting name="McuFuncResetEscThreshold" value="15"/>
                              <setting name="McuDestResetEscThreshold" value="0"/>
                              <struct name="McuResetSourcesConfig">
                                 <setting name="Name" value="McuResetSourcesConfig"/>
                                 <struct name="McuFCCU_RST_ResetSource">
                                    <setting name="Name" value="McuFCCU_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuSWT0_RST_ResetSource">
                                    <setting name="Name" value="McuSWT0_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuJTAG_RST_ResetSource">
                                    <setting name="Name" value="McuJTAG_RST_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                                 <struct name="McuDEBUG_FUNC_ResetSource">
                                    <setting name="Name" value="McuDEBUG_FUNC_ResetSource"/>
                                    <setting name="McuDisableReset" value="false"/>
                                 </struct>
                              </struct>
                           </struct>
                           <struct name="McuPowerControl">
                              <setting name="Name" value="McuPowerControl"/>
                              <struct name="McuPMC_Config">
                                 <setting name="Name" value="McuPMC_Config"/>
                                 <setting name="McuLMAUTOENEnable" value="false"/>
                                 <setting name="McuLVDIEEnable" value="false"/>
                                 <setting name="McuHVDIEEnable" value="false"/>
                                 <setting name="McuLVRBLPENEnable" value="false"/>
                                 <setting name="McuLPM25ENEnable" value="false"/>
                                 <setting name="McuFASTRECEnable" value="false"/>
                                 <setting name="McuLMBCTLENEnable" value="true"/>
                                 <setting name="McuLMENEnable" value="true"/>
                              </struct>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="BaseNXP" uuid="fd47e156-e3f0-4701-baca-cfe7843d21dd" type="BaseNXP" type_id="Base" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="BaseNXP">
                        <setting name="Name" value="BaseNXP"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="OsIfGeneral">
                           <setting name="Name" value="OsIfGeneral"/>
                           <setting name="OsIfMulticoreSupport" value="false"/>
                           <setting name="OsIfEnableUserModeSupport" value="false"/>
                           <setting name="OsIfDevErrorDetect" value="true"/>
                           <setting name="OsIfUseSystemTimer" value="false"/>
                           <setting name="OsIfUseCustomTimer" value="false"/>
                           <setting name="OsIfInstanceId" value="0"/>
                           <struct name="OsIfOperatingSystemType">
                              <setting name="Name" value="OsIfOperatingSystemType"/>
                              <setting name="Choice" value="OsIfAutosarOsType"/>
                              <struct name="OsIfAutosarOsType">
                                 <setting name="Name" value="OsIfAutosarOsType"/>
                              </struct>
                           </struct>
                           <array name="OsIfEcucPartitionRef"/>
                           <array name="OsIfCounterConfig"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ModuleId" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="3"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Os" uuid="1dcec2c6-8cb5-4b89-9ae3-1f524355a98e" type="Os" type_id="Os" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Os">
                        <setting name="Name" value="Os"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <array name="OsApplication"/>
                        <array name="OsCounter">
                           <struct name="0">
                              <setting name="Name" value="OsCounter_0"/>
                              <setting name="OsCounterMaxAllowedValue" value="1"/>
                              <setting name="OsCounterMinCycle" value="1"/>
                              <setting name="OsCounterTicksPerBase" value="1"/>
                              <setting name="OsCounterType" value="HARDWARE"/>
                              <array name="OsSecondsPerTick"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Cache_Ip" uuid="827498d2-ee21-4c86-9232-8c4c5825fa36" type="Cache_Ip" type_id="Cache_Ip" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Cache_Ip">
                        <setting name="Name" value="Cache"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="MclGeneral">
                           <setting name="Name" value="MclGeneral"/>
                           <setting name="MclEnableUserModeSupport" value="false"/>
                           <struct name="MclCache">
                              <setting name="Name" value="MclCache"/>
                              <setting name="MclEnableCache" value="true"/>
                              <setting name="MclEnableCacheDevErrorDetect" value="false"/>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Fee" uuid="60aa4f2d-1574-4d04-b0fd-54a52c7f2575" type="Fee" type_id="Fee" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Fee">
                        <setting name="Name" value="Fee"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="FeeGeneral">
                           <setting name="Name" value="FeeGeneral"/>
                           <setting name="FeeDevErrorDetect" value="false"/>
                           <setting name="FeeEnableUserModeSupport" value="false"/>
                           <setting name="FeeMainFunctionPeriod" value="0.5"/>
                           <array name="FeeNvmJobEndNotification"/>
                           <array name="FeeNvmJobErrorNotification"/>
                           <array name="FeeClusterFormatNotification"/>
                           <setting name="FeePollingMode" value="false"/>
                           <setting name="FeeVersionInfoApi" value="false"/>
                           <setting name="FeeVirtualPageSize" value="32"/>
                           <setting name="FeeMinimumReadPageSize" value="1"/>
                           <setting name="FeeBufferAlignmentValue" value="/MemAcc/MemAcc/MemAccAddressAreaConfiguration_0"/>
                           <setting name="FeeDataBufferSize" value="96"/>
                           <setting name="FeeBlockAlwaysAvailable" value="false"/>
                           <setting name="FeeLegacyEraseMode" value="false"/>
                           <setting name="FeeSwapForeignBlocksEnabled" value="false"/>
                           <setting name="FeeMarkEmptyBlocksInvalid" value="false"/>
                           <setting name="FeeConfigAssignment" value="APPLICATION"/>
                           <setting name="FeeMaximumNumberBlocks" value="1"/>
                           <setting name="FeeSubAddressAreaRetirement" value="false"/>
                           <setting name="FeeSubAddressAreaEraseRetries" value="0"/>
                        </struct>
                        <array name="FeeClusterGroup">
                           <struct name="0">
                              <setting name="Name" value="FeeClusterGroup_0"/>
                              <array name="FeeCluster">
                                 <struct name="0">
                                    <setting name="Name" value="FeeCluster_0"/>
                                    <array name="FeeSubAddressArea">
                                       <struct name="0">
                                          <setting name="Name" value="FeeSubAddressArea_0"/>
                                          <setting name="FeeSubAddressAreaRef" value="/MemAcc/MemAcc/MemAccAddressAreaConfiguration_0/MemAccSubAddressAreaConfiguration_0"/>
                                          <setting name="FeeSubAddressAreaIndex" value="0"/>
                                       </struct>
                                    </array>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="FeeCluster_1"/>
                                    <array name="FeeSubAddressArea">
                                       <struct name="0">
                                          <setting name="Name" value="FeeSubAddressArea_0"/>
                                          <setting name="FeeSubAddressAreaRef" value="/MemAcc/MemAcc/MemAccAddressAreaConfiguration_1/MemAccSubAddressAreaConfiguration_1"/>
                                          <setting name="FeeSubAddressAreaIndex" value="0"/>
                                       </struct>
                                    </array>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="FeeBlockConfiguration">
                           <struct name="0">
                              <setting name="Name" value="FeeBlockConfiguration_0"/>
                              <setting name="FeeClusterGroupRef" value="/Fee/Fee/FeeClusterGroup_0"/>
                              <setting name="FeeBlockNumber" value="1"/>
                              <setting name="FeeBlockSize" value="8"/>
                              <setting name="FeeImmediateData" value="false"/>
                              <setting name="FeeNumberOfWriteCycles" value="0"/>
                              <setting name="FeeMemAccAddressArea" value="/MemAcc/MemAcc/MemAccAddressAreaConfiguration_0"/>
                              <setting name="FeeBlockAssignment" value="APPLICATION"/>
                           </struct>
                           <struct name="1">
                              <setting name="Name" value="FeeBlockConfiguration_1"/>
                              <setting name="FeeClusterGroupRef" value="/Fee/Fee/FeeClusterGroup_0"/>
                              <setting name="FeeBlockNumber" value="2"/>
                              <setting name="FeeBlockSize" value="8"/>
                              <setting name="FeeImmediateData" value="false"/>
                              <setting name="FeeNumberOfWriteCycles" value="0"/>
                              <setting name="FeeMemAccAddressArea" value="/MemAcc/MemAcc/MemAccAddressAreaConfiguration_0"/>
                              <setting name="FeeBlockAssignment" value="APPLICATION"/>
                           </struct>
                        </array>
                        <array name="FeeSubAddressAreaToRecover"/>
                        <struct name="FeePublishedInformation">
                           <setting name="Name" value="FeePublishedInformation"/>
                           <setting name="FeeBlockOverhead" value="0"/>
                           <setting name="FeePageOverhead" value="0"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="21"/>
                           <setting name="SwMajorVersion" value="4"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix">
                              <setting name="0" value=""/>
                           </array>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="MemAcc" uuid="ab47725e-4bef-473f-bb64-dd6190c7d094" type="MemAcc" type_id="MemAcc" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="MemAcc">
                        <setting name="Name" value="MemAcc"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="MemAccGeneral">
                           <setting name="Name" value="MemAccGeneral"/>
                           <setting name="MemAccDevErrorDetect" value="true"/>
                           <setting name="MemAccUseMemFuncPtrTable" value="false"/>
                           <setting name="MemAcc64BitSupport" value="false"/>
                           <setting name="MemAccCompareApi" value="false"/>
                           <setting name="MemAccCompareBufferSize" value="128"/>
                           <setting name="MemAccMainFunctionPeriod" value="0.2"/>
                           <setting name="MemAccTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                        </struct>
                        <array name="MemAccAddressAreaConfiguration">
                           <struct name="0">
                              <setting name="Name" value="MemAccAddressAreaConfiguration_0"/>
                              <setting name="MemAccAddressAreaId" value="0"/>
                              <setting name="MemAccAddressAreaPriority" value="0"/>
                              <setting name="MemAccBufferAlignmentValue" value="1"/>
                              <setting name="MemAccJobEndNotificationName" value="Fee_JobEndNotification"/>
                              <array name="MemAccSubAddressAreaConfiguration">
                                 <struct name="0">
                                    <setting name="Name" value="MemAccSubAddressAreaConfiguration_0"/>
                                    <setting name="MemAccLogicalStartAddress" value="0"/>
                                    <setting name="MemAccSectorOffset" value="0"/>
                                    <setting name="MemAccNumberOfSectors" value="1"/>
                                    <setting name="MemAccMemInvocation" value="INDIRECT_STATIC"/>
                                    <setting name="MemAccMemNamePrefix" value="Mem_43_InFls"/>
                                    <array name="MemAccNumberOfEraseRetries"/>
                                    <array name="MemAccNumberOfWriteRetries"/>
                                    <setting name="MemAccUseEraseBurst" value="false"/>
                                    <setting name="MemAccUseReadBurst" value="false"/>
                                    <setting name="MemAccUseWriteBurst" value="false"/>
                                    <setting name="MemAccSectorBatchRef" value="/Mem_43_INFLS/Mem/MemInstance_0/MemSectorBatch"/>
                                 </struct>
                              </array>
                              <array name="MemAccAddressAreaEcucPartitionRef"/>
                           </struct>
                           <struct name="1">
                              <setting name="Name" value="MemAccAddressAreaConfiguration_1"/>
                              <setting name="MemAccAddressAreaId" value="1"/>
                              <setting name="MemAccAddressAreaPriority" value="0"/>
                              <setting name="MemAccBufferAlignmentValue" value="1"/>
                              <setting name="MemAccJobEndNotificationName" value="Fee_JobEndNotification"/>
                              <array name="MemAccSubAddressAreaConfiguration">
                                 <struct name="0">
                                    <setting name="Name" value="MemAccSubAddressAreaConfiguration_1"/>
                                    <setting name="MemAccLogicalStartAddress" value="0"/>
                                    <setting name="MemAccSectorOffset" value="0"/>
                                    <setting name="MemAccNumberOfSectors" value="1"/>
                                    <setting name="MemAccMemInvocation" value="INDIRECT_STATIC"/>
                                    <setting name="MemAccMemNamePrefix" value="Mem_43_InFls"/>
                                    <array name="MemAccNumberOfEraseRetries"/>
                                    <array name="MemAccNumberOfWriteRetries"/>
                                    <setting name="MemAccUseEraseBurst" value="false"/>
                                    <setting name="MemAccUseReadBurst" value="false"/>
                                    <setting name="MemAccUseWriteBurst" value="false"/>
                                    <setting name="MemAccSectorBatchRef" value="/Mem_43_INFLS/Mem/MemInstance_0/MemSectorBatch_1"/>
                                 </struct>
                              </array>
                              <array name="MemAccAddressAreaEcucPartitionRef"/>
                           </struct>
                        </array>
                        <struct name="AutosarExt">
                           <setting name="Name" value="AutosarExt"/>
                           <setting name="MemAccEnableUserModeSupport" value="false"/>
                           <setting name="MemAccMulticoreType1Support" value="false"/>
                           <setting name="MemAccDomainID" value="0"/>
                           <setting name="MemAccTimeoutSupervisionEnabled" value="false"/>
                           <setting name="MemAccMCoreArbitrationTimeout" value="0"/>
                           <setting name="MemAccMCoreInitTimeout" value="0"/>
                           <array name="MemAccMCoreSemaphoreGates"/>
                           <setting name="MemAccMulticoreType3Support" value="false"/>
                           <array name="MemAccEcucPartitionRef"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="41"/>
                           <setting name="SwMajorVersion" value="4"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix">
                              <setting name="0" value=""/>
                           </array>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Mem_43_INFLS" uuid="1f928a0e-aa5d-470b-a13d-25f15b7c4a3f" type="Mem_43_INFLS" type_id="Mem_43_INFLS" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Mem">
                        <setting name="Name" value="Mem"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="MemGeneral">
                           <setting name="Name" value="MemGeneral"/>
                           <setting name="MemDevErrorDetect" value="false"/>
                           <setting name="MemHwCompareService" value="false"/>
                           <setting name="MemEnableCheckCfgCrc" value="false"/>
                           <setting name="MemHwUtestModeService" value="false"/>
                           <setting name="MemSectorSetLockApi" value="false"/>
                           <setting name="MemEraseVerificationEnabled" value="false"/>
                           <setting name="MemWriteVerificationEnabled" value="false"/>
                           <setting name="MemAcLoadOnJobStart" value="false"/>
                           <setting name="MemCleanCacheAfterLoadAc" value="false"/>
                           <setting name="MemAcErase" value="0"/>
                           <setting name="MemAcWrite" value="0"/>
                           <setting name="MemAcErasePointer" value="NULL_PTR"/>
                           <setting name="MemAcWritePointer" value="NULL_PTR"/>
                           <array name="MemAcCallback"/>
                           <array name="MemStartFlashAccessNotif"/>
                           <array name="MemFinishedFlashAccessNotif"/>
                           <setting name="MemTimeoutSupervisionEnabled" value="false"/>
                           <setting name="MemTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="MemEraseTimeout" value="0"/>
                           <setting name="MemWriteTimeout" value="0"/>
                           <setting name="MemAbortTimeout" value="0"/>
                           <setting name="MemEraseSuspendTimeout" value="0"/>
                           <setting name="MemEraseResumeTimeout" value="0"/>
                           <setting name="MemUtestSuspendTimeout" value="0"/>
                           <setting name="MemUtestResumeTimeout" value="0"/>
                        </struct>
                        <array name="MemInstance">
                           <struct name="0">
                              <setting name="Name" value="MemInstance_0"/>
                              <setting name="MemInstanceId" value="0"/>
                              <array name="MemSectorBatch">
                                 <struct name="0">
                                    <setting name="Name" value="MemSectorBatch"/>
                                    <setting name="MemPhysicalSector" value="FLS_DATA_ARRAY_0_BLOCK_4_S000"/>
                                    <setting name="MemStartAddress" value="268435456"/>
                                    <setting name="MemNumberOfSectors" value="1"/>
                                    <setting name="MemEraseSectorSize" value="8192"/>
                                    <setting name="MemReadPageSize" value="1"/>
                                    <setting name="MemWritePageSize" value="8"/>
                                    <setting name="MemSpecifiedEraseCycles" value="0"/>
                                    <array name="MemBurstSettings"/>
                                 </struct>
                                 <struct name="1">
                                    <setting name="Name" value="MemSectorBatch_1"/>
                                    <setting name="MemPhysicalSector" value="FLS_DATA_ARRAY_0_BLOCK_4_S001"/>
                                    <setting name="MemStartAddress" value="268443648"/>
                                    <setting name="MemNumberOfSectors" value="1"/>
                                    <setting name="MemEraseSectorSize" value="8192"/>
                                    <setting name="MemReadPageSize" value="1"/>
                                    <setting name="MemWritePageSize" value="8"/>
                                    <setting name="MemSpecifiedEraseCycles" value="0"/>
                                    <array name="MemBurstSettings"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <array name="MemUtestConfig">
                           <struct name="0">
                              <setting name="Name" value="MemUtestConfig_0"/>
                              <setting name="MemUtestInstanceIdRef" value="/Mem_43_INFLS/Mem/MemInstance_0"/>
                              <setting name="MemUtestBlockToCheckIntegrity" value="C40_IP_CODE_BLOCK_0"/>
                              <setting name="MemUtestBreakpoints" value="C40_IP_BREAKPOINTS_ON_DBD"/>
                              <setting name="MemUtestArrayIntegritySequence" value="C40_IP_PROPRIETARY_SEQUENCE"/>
                              <setting name="MemUtestMarginLevels" value="C40_IP_MARGIN_LEVEL_PROGRAM"/>
                           </struct>
                        </array>
                        <struct name="MemAutosarExt">
                           <setting name="Name" value="MemAutosarExt"/>
                           <setting name="MemEnableUserModeSupport" value="false"/>
                           <setting name="MemSynchronizeCache" value="false"/>
                           <setting name="MemEccDataErrorSuppression" value="false"/>
                           <setting name="MemBlock4PipeSelect" value="MEM_COMMAND_PIPE_0"/>
                           <setting name="MemUsesAlterInterface" value="false"/>
                        </struct>
                        <struct name="MemPublishedInformation">
                           <setting name="Name" value="MemPublishedInformation"/>
                           <setting name="MemErasedValue" value="4294967295"/>
                           <setting name="MemECCValue" value="1427461397"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="91"/>
                           <setting name="SwMajorVersion" value="4"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorApiInfix" value="INFLS"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Platform" uuid="06a1a9ea-e753-4f16-8f60-18caf9edfa62" type="Platform" type_id="Platform" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Platform">
                        <setting name="Name" value="Platform"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="PlatformDevErrorDetect" value="true"/>
                           <setting name="PlatformIntmConfigurable" value="false"/>
                           <setting name="PlatformMcmConfigurable" value="false"/>
                           <setting name="PlatformMpuM7Configurable" value="false"/>
                           <setting name="PlatformIpAPIsAvailable" value="false"/>
                           <setting name="PlatformEnableUserModeSupport" value="false"/>
                           <setting name="PlatformMulticoreSupport" value="false"/>
                           <array name="PlatformEcucPartitionRef"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="255"/>
                           <setting name="SwMajorVersion" value="4"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <array name="VendorApiInfix"/>
                           <setting name="VendorId" value="43"/>
                        </struct>
                        <array name="McmConfig"/>
                        <struct name="MPU_M7_Configuration">
                           <setting name="Name" value="MPU_M7_Configuration"/>
                           <array name="MPU_M7_ModuleConfig"/>
                        </struct>
                        <struct name="IntmConfig">
                           <setting name="Name" value="IntmConfig"/>
                           <array name="IntmGenericSettings"/>
                           <array name="IntmChannel"/>
                        </struct>
                        <array name="IntCtrlConfig">
                           <struct name="0">
                              <setting name="Name" value="IntCtrlConfig_0"/>
                              <array name="PlatformIsrConfig">
                                 <struct name="0">
                                    <setting name="Name" value="PlatformIsrConfig_0"/>
                                    <setting name="IsrName" value="PIT0_IRQn"/>
                                    <setting name="IsrEnabled" value="true"/>
                                    <setting name="IsrPriority" value="0"/>
                                    <setting name="IsrHandler" value="PIT_0_ISR"/>
                                 </struct>
                              </array>
                              <array name="PlatformNvicEcucPartitionRef"/>
                           </struct>
                        </array>
                     </config_set>
                  </instance>
                  <instance name="Gpt" uuid="1cd0e48c-1448-4c82-a0d9-946661eebad2" type="Gpt" type_id="Gpt" mode="autosar" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Gpt">
                        <setting name="Name" value="Gpt"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GptChannelConfigSet">
                           <setting name="Name" value="GptChannelConfigSet"/>
                           <array name="GptChannelConfiguration">
                              <struct name="0">
                                 <setting name="Name" value="GptChannelConfiguration_0"/>
                                 <setting name="GptChannelId" value="0"/>
                                 <setting name="GptHwIp" value="PIT"/>
                                 <setting name="GptModuleRef" value="/Gpt/Gpt/GptChannelConfigSet/Pit_0/PitChannel_0"/>
                                 <setting name="GptChannelMode" value="GPT_CH_MODE_CONTINUOUS"/>
                                 <setting name="GptChannelClkSrcRef" value="/Gpt/Gpt/GptDriverConfiguration/GptClockReferencePoint_0"/>
                                 <setting name="GptChannelTickValueMax" value="4294967295"/>
                                 <setting name="GptEnableWakeup" value="false"/>
                                 <array name="GptNotification">
                                    <setting name="0" value="Poll_Gptp_Eth"/>
                                 </array>
                                 <array name="GptChannelEcucPartitionRef"/>
                                 <array name="GptWakeupConfiguration"/>
                              </struct>
                           </array>
                           <array name="GptPit">
                              <struct name="0">
                                 <setting name="Name" value="Pit_0"/>
                                 <setting name="GptPitModule" value="PIT_0"/>
                                 <setting name="PitFreezeEnable" value="false"/>
                                 <array name="GptPitChannels">
                                    <struct name="0">
                                       <setting name="Name" value="PitChannel_0"/>
                                       <setting name="GptPitChannel" value="CH_0"/>
                                       <setting name="ChainMode" value="false"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="GptStm"/>
                           <array name="GptRtc"/>
                           <array name="GptEmios"/>
                        </struct>
                        <array name="GptHwConfiguration">
                           <struct name="0">
                              <setting name="Name" value="GptHwConfiguration_0"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="1">
                              <setting name="Name" value="GptHwConfiguration_1"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="2">
                              <setting name="Name" value="GptHwConfiguration_2"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="3">
                              <setting name="Name" value="GptHwConfiguration_3"/>
                              <setting name="GptIsrHwId" value="STM_0_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="4">
                              <setting name="Name" value="GptHwConfiguration_4"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="5">
                              <setting name="Name" value="GptHwConfiguration_5"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="6">
                              <setting name="Name" value="GptHwConfiguration_6"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="7">
                              <setting name="Name" value="GptHwConfiguration_7"/>
                              <setting name="GptIsrHwId" value="STM_1_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="8">
                              <setting name="Name" value="GptHwConfiguration_8"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_RTI"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="9">
                              <setting name="Name" value="GptHwConfiguration_9"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_0"/>
                              <setting name="GptIsrEnable" value="true"/>
                              <setting name="GptChannelIsUsed" value="true"/>
                           </struct>
                           <struct name="10">
                              <setting name="Name" value="GptHwConfiguration_10"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="11">
                              <setting name="Name" value="GptHwConfiguration_11"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="12">
                              <setting name="Name" value="GptHwConfiguration_12"/>
                              <setting name="GptIsrHwId" value="PIT_0_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="13">
                              <setting name="Name" value="GptHwConfiguration_13"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="14">
                              <setting name="Name" value="GptHwConfiguration_14"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="15">
                              <setting name="Name" value="GptHwConfiguration_15"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="16">
                              <setting name="Name" value="GptHwConfiguration_16"/>
                              <setting name="GptIsrHwId" value="PIT_1_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="17">
                              <setting name="Name" value="GptHwConfiguration_17"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="18">
                              <setting name="Name" value="GptHwConfiguration_18"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="19">
                              <setting name="Name" value="GptHwConfiguration_19"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="20">
                              <setting name="Name" value="GptHwConfiguration_20"/>
                              <setting name="GptIsrHwId" value="PIT_2_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="21">
                              <setting name="Name" value="GptHwConfiguration_21"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="22">
                              <setting name="Name" value="GptHwConfiguration_22"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_1"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="23">
                              <setting name="Name" value="GptHwConfiguration_23"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_2"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="24">
                              <setting name="Name" value="GptHwConfiguration_24"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_3"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="25">
                              <setting name="Name" value="GptHwConfiguration_25"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_4"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="26">
                              <setting name="Name" value="GptHwConfiguration_26"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_5"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="27">
                              <setting name="Name" value="GptHwConfiguration_27"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_6"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="28">
                              <setting name="Name" value="GptHwConfiguration_28"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_7"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="29">
                              <setting name="Name" value="GptHwConfiguration_29"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="30">
                              <setting name="Name" value="GptHwConfiguration_30"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="31">
                              <setting name="Name" value="GptHwConfiguration_31"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="32">
                              <setting name="Name" value="GptHwConfiguration_32"/>
                              <setting name="GptIsrHwId" value="EMIOS_0_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="33">
                              <setting name="Name" value="GptHwConfiguration_33"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="34">
                              <setting name="Name" value="GptHwConfiguration_34"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="35">
                              <setting name="Name" value="GptHwConfiguration_35"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="36">
                              <setting name="Name" value="GptHwConfiguration_36"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="37">
                              <setting name="Name" value="GptHwConfiguration_37"/>
                              <setting name="GptIsrHwId" value="EMIOS_1_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="38">
                              <setting name="Name" value="GptHwConfiguration_38"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="39">
                              <setting name="Name" value="GptHwConfiguration_39"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_8"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="40">
                              <setting name="Name" value="GptHwConfiguration_40"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_16"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="41">
                              <setting name="Name" value="GptHwConfiguration_41"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_22"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="42">
                              <setting name="Name" value="GptHwConfiguration_42"/>
                              <setting name="GptIsrHwId" value="EMIOS_2_CH_23"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="43">
                              <setting name="Name" value="GptHwConfiguration_43"/>
                              <setting name="GptIsrHwId" value="RTC_0_CH_0"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="44">
                              <setting name="Name" value="GptHwConfiguration_44"/>
                              <setting name="GptIsrHwId" value="STM_0_PREDEF"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                           <struct name="45">
                              <setting name="Name" value="GptHwConfiguration_45"/>
                              <setting name="GptIsrHwId" value="STM_1_PREDEF"/>
                              <setting name="GptIsrEnable" value="false"/>
                              <setting name="GptChannelIsUsed" value="false"/>
                           </struct>
                        </array>
                        <struct name="GptConfigurationOfOptApiServices">
                           <setting name="Name" value="GptConfigurationOfOptApiServices"/>
                           <setting name="GptDeinitApi" value="false"/>
                           <setting name="GptEnableDisableNotificationApi" value="true"/>
                           <setting name="GptTimeElapsedApi" value="false"/>
                           <setting name="GptTimeRemainingApi" value="false"/>
                           <setting name="GptVersionInfoApi" value="false"/>
                           <setting name="GptWakeupFunctionalityApi" value="false"/>
                           <setting name="GptPredefTimerFunctionalityApi" value="false"/>
                        </struct>
                        <struct name="GptAutosarExt">
                           <setting name="Name" value="GptAutosarExt"/>
                           <setting name="GptEnableDualClockMode" value="false"/>
                           <setting name="GptChangeNextTimeoutValueApi" value="false"/>
                           <setting name="GptEnableUserModeSupport" value="false"/>
                           <setting name="ChainModeApi" value="false"/>
                           <setting name="GptStandbyWakeupSupport" value="false"/>
                           <setting name="GptEnableTriggers" value="false"/>
                        </struct>
                        <struct name="GptDriverConfiguration">
                           <setting name="Name" value="GptDriverConfiguration"/>
                           <setting name="GptDevErrorDetect" value="false"/>
                           <setting name="GptTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="GptTimeoutDuration" value="800"/>
                           <setting name="GptReportWakeupSource" value="false"/>
                           <setting name="GptMulticoreSupport" value="false"/>
                           <setting name="GptPredefTimer100us32bitEnable" value="false"/>
                           <setting name="GptPredefTimer1usEnablingGrade" value="GPT_PREDEF_TIMER_1US_DISABLED"/>
                           <array name="GptEcucPartitionRef"/>
                           <array name="GptKernelEcucPartitionRef"/>
                           <array name="GptClockReferencePoint">
                              <struct name="0">
                                 <setting name="Name" value="GptClockReferencePoint_0"/>
                                 <setting name="GptClockReference" value="/Mcu_1/Mcu/McuModuleConfiguration/McuClockSettingConfig_0/McuClockReferencePoint_0"/>
                              </struct>
                           </array>
                        </struct>
                        <struct name="GptPredefTimerConfiguration">
                           <setting name="Name" value="GptPredefTimerConfiguration"/>
                           <array name="GptPredefTimer_1us_16Bit"/>
                           <array name="GptPredefTimer_1us_24Bit"/>
                           <array name="GptPredefTimer_1us_32Bit"/>
                           <array name="GptPredefTimer_100us_32Bit"/>
                        </struct>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="4"/>
                           <setting name="ArReleaseMinorVersion" value="7"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="ModuleId" value="100"/>
                           <setting name="SwMajorVersion" value="4"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                           <setting name="VendorId" value="43"/>
                           <array name="VendorApiInfix"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="gPTP_S32K3xx" uuid="034b914b-3881-4ecb-903c-6d75b8e7f956" type="gPTP_S32K3xx" type_id="gPTP_S32K3xx" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="gPTP_S32K3xx">
                        <setting name="Name" value="gPTP_S32K3xx"/>
                        <struct name="GptpDefInitParams" quick_selection="Default">
                           <setting name="u8EthFramePrio" value="7"/>
                           <setting name="bSdoIdCompatibilityMode" value="false"/>
                           <setting name="bSignalingEnabled" value="true"/>
                           <setting name="f64PdelAvgWeight" value="0.9"/>
                           <setting name="f64RratioAvgWeight" value="0.9"/>
                           <setting name="f64RratioMaxDev" value="0.01"/>
                           <setting name="f64PdelayNvmWriteThr" value="40"/>
                           <setting name="f64RratioNvmWriteThr" value="0.0000001"/>
                           <setting name="bVlanEnabled" value="false"/>
                           <struct name="u16VlanTci">
                              <setting name="u16VlanTci_PCP" value="7"/>
                              <setting name="u16VlanTci_DEI" value="true"/>
                              <setting name="u16VlanTci_VID" value="4095"/>
                           </struct>
                           <struct name="PIControllerConfig">
                              <setting name="u32IntegralWindupLimit" value="100000"/>
                              <setting name="f64DampingRatio" value="1.0"/>
                              <setting name="f64NatFreqRatio" value="12.0"/>
                              <setting name="u64PIControllerMaxThreshold" value="50000"/>
                           </struct>
                           <struct name="SyncLockConfig">
                              <setting name="i64SynTrigOfst" value="60"/>
                              <setting name="i64UnsTrigOfst" value="100"/>
                              <setting name="u16SynTrigCnt" value="2"/>
                              <setting name="u16UnsTrigCnt" value="4"/>
                           </struct>
                           <setting name="pfDomSelectionCB" value="GPTP_DomainSelectionCB"/>
                           <setting name="pfNvmWriteCallback" value="GPTP_NVMWriteCB"/>
                           <setting name="pfNvmReadCallback" value="GPTP_NVMReadCB"/>
                           <setting name="pfErrNotifyCallback" value="GPTP_ErrorNotifyCB"/>
                           <setting name="pfSynNotifyCallback" value="GPTP_SyncNotifyCB"/>
                           <array name="GptpDefMapTable">
                              <struct name="0">
                                 <setting name="u8SwitchPort" value="0"/>
                                 <setting name="u8Switch" value="0"/>
                                 <setting name="u64ClockId" value="0xE05124FFFE000001"/>
                                 <setting name="bPdelayInitiatorEnabled" value="true"/>
                                 <setting name="bPdelayUnicastResp" value="false"/>
                                 <setting name="s8PdelIntervalLogInit" value="0"/>
                                 <setting name="s8PdelIntervalLogOper" value="3"/>
                                 <setting name="u64NeighborPropDelayThreshNs" value="20000"/>
                                 <setting name="u16MeasurementsTillSlowDown" value="50"/>
                                 <setting name="u16PdelLostReponsesAllowedCnt" value="3"/>
                              </struct>
                           </array>
                        </struct>
                        <array name="GptpDefInitParamsDomain">
                           <struct name="0">
                              <setting name="bDomainIsGm" value="false"/>
                              <setting name="u8SlaveMachineIndex" value="0"/>
                              <setting name="bSyncedGm" value="false"/>
                              <setting name="u8RefDomForSynced" value="0"/>
                              <setting name="u8StartupTimeoutS" value="10"/>
                              <setting name="u8SyncReceiptTimeoutCnt" value="3"/>
                              <setting name="u32SyncOutlierThrNs" value="10000"/>
                              <setting name="u8OutlierIgnoreCnt" value="2"/>
                              <struct name="u16VlanTci">
                                 <setting name="u16VlanTci_PCP" value="1"/>
                                 <setting name="u16VlanTci_DEI" value="true"/>
                                 <setting name="u16VlanTci_VID" value="0"/>
                              </struct>
                              <array name="GptpDefInitParamsSync">
                                 <struct name="0">
                                    <setting name="u8GptpPort" value="0"/>
                                    <setting name="s8SyncIntervalLog" value="-3"/>
                                 </struct>
                              </array>
                           </struct>
                        </array>
                        <struct name="CommonPublishedInformation">
                           <setting name="Name" value="CommonPublishedInformation"/>
                           <setting name="ArReleaseMajorVersion" value="0"/>
                           <setting name="ArReleaseMinorVersion" value="8"/>
                           <setting name="ArReleaseRevisionVersion" value="0"/>
                           <setting name="SwMajorVersion" value="0"/>
                           <setting name="SwMinorVersion" value="0"/>
                           <setting name="SwPatchVersion" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="1cca69d5-67c5-4db3-913f-149e62ecab76" type_id="system">
               <config_set_global name="SystemModel" quick_selection="Default">
                  <setting name="Name" value="SystemModel"/>
                  <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
                  <setting name="EcvdOutputPath" value=""/>
                  <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
                  <setting name="SyncFunctionalGroups" value="true"/>
                  <setting name="IgnoreComponentSuffix" value="true"/>
                  <setting name="ComponentGenerationMethod" value="EcucPostBuildVariants"/>
                  <setting name="DefaultFunctionalGroup" value="VS_0"/>
                  <struct name="PostBuildSelectable" quick_selection="Default">
                     <setting name="Name" value="PostBuildSelectable"/>
                     <array name="PredefinedVariants">
                        <struct name="0">
                           <setting name="Name" value="VS_0"/>
                           <setting name="Path" value="/system/SystemModel/PostBuildSelectable/VS_0"/>
                           <array name="PostBuildVariantCriterionValues"/>
                        </struct>
                     </array>
                  </struct>
                  <struct name="Criterions" quick_selection="Default">
                     <setting name="Name" value="Criterions"/>
                     <array name="PostBuildVariantCriterions"/>
                  </struct>
               </config_set_global>
            </component>
         </components>
      </periphs>
   </tools>
</configuration>