
*** Running vivado
    with args -log fir_compiler_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fir_compiler_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 317.934 ; gain = 71.094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ipset_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 349.039 ; gain = 31.105
Command: synth_design -top fir_compiler_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.082 ; gain = 102.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/synth/fir_compiler_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_compiler_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_compiler_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 65 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 1 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 65 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 8 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 8 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 8 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 28 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 8 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 28 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 65 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 71 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'd:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/synth/fir_compiler_0.vhd:198]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (13#1) [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/synth/fir_compiler_0.vhd:70]
WARNING: [Synth 8-3331] design delay__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized68 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design buff__parameterized0 has unconnected port RE
WARNING: [Synth 8-3331] design buff__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized2 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design buff has unconnected port RE
WARNING: [Synth 8-3331] design buff has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized72 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized72 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized71 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized71 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized71 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized70 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized70 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc has unconnected port CED
WARNING: [Synth 8-3331] design delay__parameterized69 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized69 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port P_EN
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[9]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[8]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[7]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[6]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[5]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[4]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[3]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[2]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[1]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[0]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[27]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[26]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[25]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[24]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[23]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[22]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[21]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[20]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[19]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[18]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[17]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[16]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[15]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[14]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[13]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[12]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[11]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[10]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[9]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[8]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[7]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[6]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[5]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[4]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[3]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[2]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[1]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[0]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][47]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][46]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][45]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][44]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][43]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][42]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][41]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][40]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][39]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][38]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][37]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][36]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][35]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][34]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][33]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][32]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][31]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][30]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][29]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][28]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][27]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 727.789 ; gain = 364.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 727.789 ; gain = 364.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 727.789 ; gain = 364.289
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/fir_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/fir_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [d:/lab1_1/lab1/lab1.srcs/sources_1/ip/fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [D:/lab1_1/lab1/lab1.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/lab1_1/lab1/lab1.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 927.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 932.098 ; gain = 0.137
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 933.508 ; gain = 6.176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/lab1_1/lab1/lab1.runs/fir_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 65, Available = 20. Use report_utilization command for details.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 933.508 ; gain = 570.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 964.543 ; gain = 601.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_casc[64] [7] is driving 41 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[63] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[62] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[61] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[60] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[59] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[58] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[57] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[56] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[55] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[54] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[53] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[52] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[51] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[50] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[49] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[48] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[47] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[46] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[45] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[44] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[43] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[42] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[41] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[40] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[39] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[38] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[37] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[36] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[35] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[34] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[33] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[32] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[31] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[30] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[29] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[28] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[27] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[26] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[25] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[24] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[23] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[22] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[21] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[20] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[19] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[18] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[17] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[16] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[15] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[14] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[13] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[12] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[11] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[10] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[9] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[8] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[7] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[6] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[5] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[4] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[3] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[2] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[1] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \g_single_rate.i_single_rate/data_sym_casc[0] [7] is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    65|
|2     |LUT2    |     1|
|3     |LUT3    |     1|
|4     |LUT4    |     4|
|5     |LUT5    |     1|
|6     |LUT6    |     3|
|7     |SRL16E  |   648|
|8     |SRLC32E |   627|
|9     |FDRE    |  1840|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1312 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 977.246 ; gain = 408.027
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 977.246 ; gain = 613.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-434] Unable to create a DSP macro. Reason: The height of DSP chain starts with instance U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[64].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1 exceeds the device or SLR DSP column boundary. The height of the device or SLR DSP column is 20 DSPs.
Resolution: Modify the source such that the DSP chain will fit in one device or SLR DSP column.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 977.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 103 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 977.246 ; gain = 625.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 977.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/lab1_1/lab1/lab1.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_compiler_0, cache-ID = fcffaa57ce8e9975
INFO: [Coretcl 2-1174] Renamed 458 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 977.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/lab1_1/lab1/lab1.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_compiler_0_utilization_synth.rpt -pb fir_compiler_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 11:27:01 2020...
