# Chapter 3.1: Static Characteristics

## ğŸ“‹ Chapter Overview

The **static characteristics** of a CMOS inverter describe its DC behaviorâ€”the relationship between input and output voltages when the circuit is in steady state. The Voltage Transfer Characteristic (VTC) curve is the fundamental tool for understanding inverter behavior and deriving important design parameters.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Construct and analyze the Voltage Transfer Characteristic (VTC)
- Identify operating regions as input voltage changes
- Determine VOH, VOL, VIH, VIL from the VTC
- Understand the complementary operation of PMOS and NMOS

---

## 3.1.1 CMOS Inverter Circuit

### Basic Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS INVERTER CIRCUIT                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                                     â”‚
â”‚                    â”‚   â•â•â•â•    â”‚                                     â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”¤   PMOS    â”œâ”€â”€â”€â”€â”€â”                               â”‚
â”‚              â”‚     â”‚   â•â•â•ªâ•    â”‚     â”‚                               â”‚
â”‚              â”‚     â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜     â”‚                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â”‚    Source â”‚           â”‚                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â”‚      â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€      â”‚ â† V_out                      â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚    V_in â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€                        â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â”‚     Drain â”‚           â”‚                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â”‚     â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”     â”‚                               â”‚
â”‚              â”‚     â”‚   â•â•â•ªâ•    â”‚     â”‚                               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”¤   NMOS    â”œâ”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                    â”‚   â•â•â•â•â•â•  â”‚                                     â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚                          â”‚                                           â”‚
â”‚                         GND                                          â”‚
â”‚                                                                      â”‚
â”‚   Terminal Connections:                                             â”‚
â”‚   â€¢ PMOS: Sourceâ†’VDD, Gateâ†’Vin, Drainâ†’Vout                         â”‚
â”‚   â€¢ NMOS: Sourceâ†’GND, Gateâ†’Vin, Drainâ†’Vout                         â”‚
â”‚   â€¢ Both gates connected to input                                   â”‚
â”‚   â€¢ Both drains connected to output                                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Complementary Operation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPLEMENTARY SWITCHING                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   INPUT = LOW (V_in = 0)           INPUT = HIGH (V_in = VDD)       â”‚
â”‚                                                                      â”‚
â”‚         VDD                               VDD                        â”‚
â”‚          â”‚                                 â”‚                         â”‚
â”‚     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                       â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                    â”‚
â”‚     â”‚  PMOS   â”‚ ON                    â”‚  PMOS   â”‚ OFF               â”‚
â”‚     â”‚  R_p    â”‚ (V_GS = -VDD)         â”‚  âˆ      â”‚ (V_GS = 0)        â”‚
â”‚     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                       â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                    â”‚
â”‚          â”‚                                 â”‚                         â”‚
â”‚          â”œâ”€â”€â–º V_out = VDD                  â”œâ”€â”€â–º V_out = 0           â”‚
â”‚          â”‚                                 â”‚                         â”‚
â”‚     â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                       â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                    â”‚
â”‚     â”‚  NMOS   â”‚ OFF                   â”‚  NMOS   â”‚ ON                â”‚
â”‚     â”‚  âˆ      â”‚ (V_GS = 0)            â”‚  R_n    â”‚ (V_GS = VDD)      â”‚
â”‚     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                       â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                    â”‚
â”‚          â”‚                                 â”‚                         â”‚
â”‚         GND                               GND                        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Key Principle: NEVER both ON simultaneously in steady     â”‚   â”‚
â”‚   â”‚   state â†’ No static current path â†’ Near-zero static power  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.1.2 Voltage Transfer Characteristic (VTC)

### Complete VTC Curve

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VTC CURVE                                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚ Region A       Region B                                      â”‚
â”‚  VDD â”¤â—â—â—â—â—â—â—â—â—â—â—â—â”€â”€â”€â”                                              â”‚
â”‚      â”‚               â”‚ â—                                            â”‚
â”‚      â”‚               â”‚  â—     Region C                              â”‚
â”‚ VOH  â”¤               â”‚   â—     (Both ON)                            â”‚
â”‚      â”‚               â”‚    â—                                         â”‚
â”‚      â”‚               â”‚     â—                                        â”‚
â”‚      â”‚               â”‚      â—â—â—â”€â”€â”€ Unity gain points                â”‚
â”‚      â”‚               â”‚         â—    (slope = -1)                    â”‚
â”‚      â”‚               â”‚          â—                                   â”‚
â”‚      â”‚               â”‚           â—                                  â”‚
â”‚      â”‚               â”‚            â—  Region D                       â”‚
â”‚ VOL  â”¤               â”‚             â—                                â”‚
â”‚      â”‚               â”‚              â”‚â”€â”€â—â—â—â—â—â—â—â—â—â—â—â—â—â—â—               â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_in      â”‚
â”‚      0              VIL    VM      VIH              VDD             â”‚
â”‚                                                                      â”‚
â”‚                                                     Region E        â”‚
â”‚                                                                      â”‚
â”‚   Regions:                                                          â”‚
â”‚   A: PMOS linear, NMOS cutoff     (Vout â‰ˆ VDD)                     â”‚
â”‚   B: PMOS linear, NMOS saturation                                   â”‚
â”‚   C: PMOS saturation, NMOS saturation (transition)                  â”‚
â”‚   D: PMOS saturation, NMOS linear                                   â”‚
â”‚   E: PMOS cutoff, NMOS linear     (Vout â‰ˆ 0)                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Voltage Levels

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CRITICAL VOLTAGE POINTS                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Symbol   â”‚ Description                                      â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  VOH     â”‚ Output HIGH voltage (Vout when Vin = LOW)        â”‚   â”‚
â”‚   â”‚          â”‚ For CMOS: VOH = VDD (PMOS fully ON)              â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  VOL     â”‚ Output LOW voltage (Vout when Vin = HIGH)        â”‚   â”‚
â”‚   â”‚          â”‚ For CMOS: VOL = 0V (NMOS fully ON)               â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  VIL     â”‚ Input LOW voltage (max Vin recognized as LOW)    â”‚   â”‚
â”‚   â”‚          â”‚ Point where dVout/dVin = -1 (left side)          â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  VIH     â”‚ Input HIGH voltage (min Vin recognized as HIGH)  â”‚   â”‚
â”‚   â”‚          â”‚ Point where dVout/dVin = -1 (right side)         â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  VM      â”‚ Switching threshold (Vin = Vout)                 â”‚   â”‚
â”‚   â”‚          â”‚ Midpoint of transition region                    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Ideal CMOS Values:                                                â”‚
â”‚   â€¢ VOH = VDD (full swing)                                         â”‚
â”‚   â€¢ VOL = 0V (full swing)                                          â”‚
â”‚   â€¢ VM â‰ˆ VDD/2 (for symmetric inverter)                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.1.3 Operating Regions Analysis

### Region-by-Region Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FIVE OPERATING REGIONS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   REGION A: 0 â‰¤ Vin < Vtn                                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   â€¢ NMOS: OFF (VGS < Vtn)                                          â”‚
â”‚   â€¢ PMOS: Linear (|VDS| < |VGS - Vtp|)                             â”‚
â”‚   â€¢ Vout = VDD (no current path)                                   â”‚
â”‚                                                                      â”‚
â”‚   VDD â”€â”¬â”€ PMOS(ON) â”€â”¬â”€ Vout = VDD                                  â”‚
â”‚        â”‚            â”‚                                               â”‚
â”‚        â””â”€â”€ NMOS(OFF)â”˜                                               â”‚
â”‚   GND                                                               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   REGION B: Vtn â‰¤ Vin < VM                                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   â€¢ NMOS: Saturation                                               â”‚
â”‚   â€¢ PMOS: Linear (still strong)                                    â”‚
â”‚   â€¢ Vout starts to drop but still high                             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   REGION C: Vin â‰ˆ VM (Transition)                                  â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                 â”‚
â”‚   â€¢ BOTH NMOS and PMOS: Saturation                                 â”‚
â”‚   â€¢ Maximum gain region                                            â”‚
â”‚   â€¢ Vout changes rapidly with Vin                                  â”‚
â”‚   â€¢ Short-circuit current flows                                    â”‚
â”‚                                                                      â”‚
â”‚   VDD â”€â”¬â”€ PMOS(SAT) â”€â”¬â”€â–º I_SC flows                                â”‚
â”‚        â”‚             â”‚                                              â”‚
â”‚        â””â”€ NMOS(SAT) â”€â”˜                                              â”‚
â”‚   GND                                                               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   REGION D: VM < Vin â‰¤ VDD - |Vtp|                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                 â”‚
â”‚   â€¢ NMOS: Linear (strong)                                          â”‚
â”‚   â€¢ PMOS: Saturation                                               â”‚
â”‚   â€¢ Vout approaches 0                                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   REGION E: Vin > VDD - |Vtp|                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â”‚
â”‚   â€¢ NMOS: Linear                                                   â”‚
â”‚   â€¢ PMOS: OFF (|VGS| < |Vtp|)                                      â”‚
â”‚   â€¢ Vout = 0V                                                      â”‚
â”‚                                                                      â”‚
â”‚   VDD â”€â”¬â”€ PMOS(OFF) â”€â”¬â”€ Vout = 0                                   â”‚
â”‚        â”‚             â”‚                                              â”‚
â”‚        â””â”€â”€ NMOS(ON) â”€â”˜                                              â”‚
â”‚   GND                                                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.1.4 VTC Construction

### Graphical Load Line Method

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOAD LINE ANALYSIS                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PMOS acts as load for NMOS (and vice versa)                      â”‚
â”‚                                                                      â”‚
â”‚   I_DS                                                              â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚     NMOS curves (Vin = VGS)                                 â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚                      Vin = 2.5V                             â”‚
â”‚      â”‚                  â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€                                  â”‚
â”‚      â”‚              â•±â”€â”€â•±                                            â”‚
â”‚      â”‚          â•±â”€â”€â•±          Vin = 2.0V                           â”‚
â”‚      â”‚      â•±â”€â”€â•±        â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€                                  â”‚
â”‚      â”‚  â•±â”€â”€â•±        â•±â”€â”€â•±                                            â”‚
â”‚      â”‚â—â”€â•±       â•±â”€â”€â•±          Vin = 1.5V                           â”‚
â”‚      â”‚  â—   â•±â”€â”€â•±        â•±â”€â”€â”€â”€â”€                                      â”‚
â”‚      â”‚    â—â•±        â•±â”€â”€â•±                                            â”‚
â”‚      â”‚      â—   â•±â”€â”€â•±          Vin = 1.0V                           â”‚
â”‚      â”‚        â—â•±        â•±â”€â”€                                         â”‚
â”‚      â”‚          â—   â•±â”€â”€â•±                                            â”‚
â”‚      â”‚            â—â•±          Vin = 0.5V                           â”‚
â”‚      â”‚              â—                                               â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º VDS       â”‚
â”‚      0                                                   VDD        â”‚
â”‚                                                                      â”‚
â”‚      â— = Operating points (intersection of NMOS and PMOS curves)   â”‚
â”‚                                                                      â”‚
â”‚   At each Vin: I_NMOS = I_PMOS                                     â”‚
â”‚   Operating point gives Vout = VDS_NMOS                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.1.5 Effect of Transistor Sizing

### VTC Shift with Sizing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    VTC VARIATION WITH SIZING                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚    Stronger      Balanced      Stronger                      â”‚
â”‚      â”‚     PMOS                        NMOS                         â”‚
â”‚  VDD â”¤â—â—â—â—\  â—â—â—â—\  â—â—â—â—\                                           â”‚
â”‚      â”‚     \     \     \                                            â”‚
â”‚      â”‚      \     \     \                                           â”‚
â”‚      â”‚       \     \     \                                          â”‚
â”‚      â”‚        \     \     \                                         â”‚
â”‚      â”‚         \     \     \                                        â”‚
â”‚      â”‚          â—     â—     â—                                       â”‚
â”‚      â”‚           \     \     \                                      â”‚
â”‚      â”‚            \     \     \                                     â”‚
â”‚      â”‚             \     \     \                                    â”‚
â”‚      â”‚              \â—â—â—â—â—\â—â—â—â—â—\â—â—â—â—â—â—                              â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_in         â”‚
â”‚      0        VM1   VM2   VM3        VDD                            â”‚
â”‚                 â”‚     â”‚     â”‚                                       â”‚
â”‚                 â”‚     â”‚     â””â”€ Î²n > Î²p (NMOS stronger)             â”‚
â”‚                 â”‚     â””â”€â”€â”€â”€â”€â”€â”€ Î²n = Î²p (symmetric)                 â”‚
â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Î²n < Î²p (PMOS stronger)             â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Î²n/Î²p > 1 : VM shifts LEFT  (NMOS dominates)              â”‚   â”‚
â”‚   â”‚   Î²n/Î²p = 1 : VM at center (symmetric)                      â”‚   â”‚
â”‚   â”‚   Î²n/Î²p < 1 : VM shifts RIGHT (PMOS dominates)              â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Î² = k'(W/L) = Î¼Cox(W/L)                                   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.1.6 Full Swing Advantage

### Comparison with Other Logic Families

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FULL SWING OUTPUT                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   CMOS Inverter:                   NMOS-only Logic:                 â”‚
â”‚                                                                      â”‚
â”‚   V_out                            V_out                            â”‚
â”‚      â”‚                                â”‚                             â”‚
â”‚  VDD â”¤â—â—â—â—â—â—â—â”€â”€â”€â”                 VDD â”¤                             â”‚
â”‚      â”‚          â”‚                     â”‚â”€â”€â—â—â—â—â—â—â—â—â—                  â”‚
â”‚      â”‚          â”‚                VDD-Vtn â—                          â”‚
â”‚      â”‚          â”‚                     â”‚    â—                        â”‚
â”‚      â”‚          â”‚                     â”‚     â—                       â”‚
â”‚      â”‚          â”‚                     â”‚      â—                      â”‚
â”‚      â”‚          â”‚                     â”‚       â—â—â—â—â—â—â—â—â—â—            â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â—â—â—â—â—â—â—â–º         Vtn â”¼                   â–º         â”‚
â”‚      0          VDD  V_in         0   0                VDD  V_in    â”‚
â”‚                                                                      â”‚
â”‚   VOH = VDD                        VOH = VDD - Vtn (degraded)       â”‚
â”‚   VOL = 0                          VOL > 0 (degraded)               â”‚
â”‚                                                                      â”‚
â”‚   CMOS Advantages:                                                  â”‚
â”‚   âœ“ Full rail-to-rail swing                                        â”‚
â”‚   âœ“ Maximum noise margins                                          â”‚
â”‚   âœ“ No static power in steady state                                â”‚
â”‚   âœ“ No threshold voltage loss                                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| VTC | Plot of Vout vs Vin showing DC behavior |
| VOH | Output HIGH = VDD (PMOS fully ON) |
| VOL | Output LOW = 0V (NMOS fully ON) |
| VIL/VIH | Unity gain points (slope = -1) |
| VM | Switching threshold where Vin = Vout |
| Regions | 5 regions based on transistor states |
| Complementary | One ON, other OFF in steady state |
| Full Swing | Output reaches VDD and GND rails |

---

## â“ Quick Revision Questions

1. **What are the five operating regions of a CMOS inverter, and what is the state of each transistor in each region?**

2. **Why does a CMOS inverter achieve full rail-to-rail output swing?**

3. **Define VIL and VIH. How are they determined from the VTC?**

4. **What happens to the VTC if the PMOS is made wider (stronger)?**

5. **In which region do both transistors conduct simultaneously? What is the implication?**

6. **Why is CMOS preferred over NMOS-only logic for modern VLSI?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 2: Transistor Sizing](../02-MOS-Transistors/06-transistor-sizing.md) | [Unit 3 Home](README.md) | [Switching Threshold â†’](02-switching-threshold.md) |
