
ToyDrone Configuration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f108  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  0801f2a8  0801f2a8  0002f2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801fae8  0801fae8  0002fae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801faf0  0801faf0  0002faf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801faf4  0801faf4  0002faf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000758  20000000  0801faf8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001288  20000758  08020250  00030758  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  200019e0  08020250  000319e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030758  2**0
                  CONTENTS, READONLY
 10 .debug_info   00068ca2  00000000  00000000  00030788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000095d2  00000000  00000000  0009942a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000045f0  00000000  00000000  000a2a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00004240  00000000  00000000  000a6ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00027017  00000000  00000000  000ab230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0004522a  00000000  00000000  000d2247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000bdca0  00000000  00000000  00117471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001d5111  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000133e8  00000000  00000000  001d5164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000758 	.word	0x20000758
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801f290 	.word	0x0801f290

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000075c 	.word	0x2000075c
 80001dc:	0801f290 	.word	0x0801f290

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_ldivmod>:
 8000bf8:	b97b      	cbnz	r3, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfa:	b972      	cbnz	r2, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bfbe      	ittt	lt
 8000c00:	2000      	movlt	r0, #0
 8000c02:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c06:	e006      	blt.n	8000c16 <__aeabi_ldivmod+0x1e>
 8000c08:	bf08      	it	eq
 8000c0a:	2800      	cmpeq	r0, #0
 8000c0c:	bf1c      	itt	ne
 8000c0e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c12:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c16:	f000 b9a1 	b.w	8000f5c <__aeabi_idiv0>
 8000c1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c22:	2900      	cmp	r1, #0
 8000c24:	db09      	blt.n	8000c3a <__aeabi_ldivmod+0x42>
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	db1a      	blt.n	8000c60 <__aeabi_ldivmod+0x68>
 8000c2a:	f000 f835 	bl	8000c98 <__udivmoddi4>
 8000c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c36:	b004      	add	sp, #16
 8000c38:	4770      	bx	lr
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db1b      	blt.n	8000c7c <__aeabi_ldivmod+0x84>
 8000c44:	f000 f828 	bl	8000c98 <__udivmoddi4>
 8000c48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c50:	b004      	add	sp, #16
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	4252      	negs	r2, r2
 8000c5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c5e:	4770      	bx	lr
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	f000 f817 	bl	8000c98 <__udivmoddi4>
 8000c6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c72:	b004      	add	sp, #16
 8000c74:	4240      	negs	r0, r0
 8000c76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7a:	4770      	bx	lr
 8000c7c:	4252      	negs	r2, r2
 8000c7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c82:	f000 f809 	bl	8000c98 <__udivmoddi4>
 8000c86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8e:	b004      	add	sp, #16
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468c      	mov	ip, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	f040 8083 	bne.w	8000dae <__udivmoddi4+0x116>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d947      	bls.n	8000d3e <__udivmoddi4+0xa6>
 8000cae:	fab2 f282 	clz	r2, r2
 8000cb2:	b142      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	f1c2 0020 	rsb	r0, r2, #32
 8000cb8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cbc:	4091      	lsls	r1, r2
 8000cbe:	4097      	lsls	r7, r2
 8000cc0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cd0:	fa1f fe87 	uxth.w	lr, r7
 8000cd4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb06 f10e 	mul.w	r1, r6, lr
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cea:	f080 8119 	bcs.w	8000f20 <__udivmoddi4+0x288>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8116 	bls.w	8000f20 <__udivmoddi4+0x288>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	443b      	add	r3, r7
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	193c      	adds	r4, r7, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d16:	f080 8105 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000d1a:	45a6      	cmp	lr, r4
 8000d1c:	f240 8102 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000d20:	3802      	subs	r0, #2
 8000d22:	443c      	add	r4, r7
 8000d24:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	b11d      	cbz	r5, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c5 4300 	strd	r4, r3, [r5]
 8000d38:	4631      	mov	r1, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	b902      	cbnz	r2, 8000d42 <__udivmoddi4+0xaa>
 8000d40:	deff      	udf	#255	; 0xff
 8000d42:	fab2 f282 	clz	r2, r2
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	d150      	bne.n	8000dec <__udivmoddi4+0x154>
 8000d4a:	1bcb      	subs	r3, r1, r7
 8000d4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d50:	fa1f f887 	uxth.w	r8, r7
 8000d54:	2601      	movs	r6, #1
 8000d56:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d5a:	0c21      	lsrs	r1, r4, #16
 8000d5c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb08 f30c 	mul.w	r3, r8, ip
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0xe2>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	f200 80e9 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000d7a:	4684      	mov	ip, r0
 8000d7c:	1ac9      	subs	r1, r1, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d84:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d88:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x10c>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x10a>
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	f200 80d9 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 0408 	sub.w	r4, r4, r8
 8000da8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dac:	e7bf      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x12e>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	f000 80b1 	beq.w	8000f1a <__udivmoddi4+0x282>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	4631      	mov	r1, r6
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f683 	clz	r6, r3
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d14a      	bne.n	8000e64 <__udivmoddi4+0x1cc>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0x140>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80b8 	bhi.w	8000f48 <__udivmoddi4+0x2b0>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0103 	sbc.w	r1, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	468c      	mov	ip, r1
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d0a8      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000de6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dea:	e7a5      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f603 	lsr.w	r6, r0, r3
 8000df4:	4097      	lsls	r7, r2
 8000df6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfe:	40d9      	lsrs	r1, r3
 8000e00:	4330      	orrs	r0, r6
 8000e02:	0c03      	lsrs	r3, r0, #16
 8000e04:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e08:	fa1f f887 	uxth.w	r8, r7
 8000e0c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e14:	fb06 f108 	mul.w	r1, r6, r8
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1e:	d909      	bls.n	8000e34 <__udivmoddi4+0x19c>
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e26:	f080 808d 	bcs.w	8000f44 <__udivmoddi4+0x2ac>
 8000e2a:	4299      	cmp	r1, r3
 8000e2c:	f240 808a 	bls.w	8000f44 <__udivmoddi4+0x2ac>
 8000e30:	3e02      	subs	r6, #2
 8000e32:	443b      	add	r3, r7
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b281      	uxth	r1, r0
 8000e38:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e44:	fb00 f308 	mul.w	r3, r0, r8
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x1c4>
 8000e4c:	1879      	adds	r1, r7, r1
 8000e4e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e52:	d273      	bcs.n	8000f3c <__udivmoddi4+0x2a4>
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d971      	bls.n	8000f3c <__udivmoddi4+0x2a4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	4439      	add	r1, r7
 8000e5c:	1acb      	subs	r3, r1, r3
 8000e5e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e62:	e778      	b.n	8000d56 <__udivmoddi4+0xbe>
 8000e64:	f1c6 0c20 	rsb	ip, r6, #32
 8000e68:	fa03 f406 	lsl.w	r4, r3, r6
 8000e6c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e70:	431c      	orrs	r4, r3
 8000e72:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e76:	fa01 f306 	lsl.w	r3, r1, r6
 8000e7a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e7e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e82:	431f      	orrs	r7, r3
 8000e84:	0c3b      	lsrs	r3, r7, #16
 8000e86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8a:	fa1f f884 	uxth.w	r8, r4
 8000e8e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e92:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e96:	fb09 fa08 	mul.w	sl, r9, r8
 8000e9a:	458a      	cmp	sl, r1
 8000e9c:	fa02 f206 	lsl.w	r2, r2, r6
 8000ea0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x220>
 8000ea6:	1861      	adds	r1, r4, r1
 8000ea8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000eac:	d248      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000eae:	458a      	cmp	sl, r1
 8000eb0:	d946      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000eb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb6:	4421      	add	r1, r4
 8000eb8:	eba1 010a 	sub.w	r1, r1, sl
 8000ebc:	b2bf      	uxth	r7, r7
 8000ebe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ec6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eca:	fb00 f808 	mul.w	r8, r0, r8
 8000ece:	45b8      	cmp	r8, r7
 8000ed0:	d907      	bls.n	8000ee2 <__udivmoddi4+0x24a>
 8000ed2:	19e7      	adds	r7, r4, r7
 8000ed4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ed8:	d22e      	bcs.n	8000f38 <__udivmoddi4+0x2a0>
 8000eda:	45b8      	cmp	r8, r7
 8000edc:	d92c      	bls.n	8000f38 <__udivmoddi4+0x2a0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4427      	add	r7, r4
 8000ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee6:	eba7 0708 	sub.w	r7, r7, r8
 8000eea:	fba0 8902 	umull	r8, r9, r0, r2
 8000eee:	454f      	cmp	r7, r9
 8000ef0:	46c6      	mov	lr, r8
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	d31a      	bcc.n	8000f2c <__udivmoddi4+0x294>
 8000ef6:	d017      	beq.n	8000f28 <__udivmoddi4+0x290>
 8000ef8:	b15d      	cbz	r5, 8000f12 <__udivmoddi4+0x27a>
 8000efa:	ebb3 020e 	subs.w	r2, r3, lr
 8000efe:	eb67 0701 	sbc.w	r7, r7, r1
 8000f02:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f06:	40f2      	lsrs	r2, r6
 8000f08:	ea4c 0202 	orr.w	r2, ip, r2
 8000f0c:	40f7      	lsrs	r7, r6
 8000f0e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f12:	2600      	movs	r6, #0
 8000f14:	4631      	mov	r1, r6
 8000f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e70b      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e9      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6fd      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f28:	4543      	cmp	r3, r8
 8000f2a:	d2e5      	bcs.n	8000ef8 <__udivmoddi4+0x260>
 8000f2c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f30:	eb69 0104 	sbc.w	r1, r9, r4
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7df      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e7d2      	b.n	8000ee2 <__udivmoddi4+0x24a>
 8000f3c:	4660      	mov	r0, ip
 8000f3e:	e78d      	b.n	8000e5c <__udivmoddi4+0x1c4>
 8000f40:	4681      	mov	r9, r0
 8000f42:	e7b9      	b.n	8000eb8 <__udivmoddi4+0x220>
 8000f44:	4666      	mov	r6, ip
 8000f46:	e775      	b.n	8000e34 <__udivmoddi4+0x19c>
 8000f48:	4630      	mov	r0, r6
 8000f4a:	e74a      	b.n	8000de2 <__udivmoddi4+0x14a>
 8000f4c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f50:	4439      	add	r1, r7
 8000f52:	e713      	b.n	8000d7c <__udivmoddi4+0xe4>
 8000f54:	3802      	subs	r0, #2
 8000f56:	443c      	add	r4, r7
 8000f58:	e724      	b.n	8000da4 <__udivmoddi4+0x10c>
 8000f5a:	bf00      	nop

08000f5c <__aeabi_idiv0>:
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <ahrs_fusion_ag>:
int acc_over = 0;
extern int16_t gTHR;
float ahrs_kp;

void ahrs_fusion_ag(AxesRaw_TypeDef_Float *acc, AxesRaw_TypeDef_Float *gyro, AHRS_State_TypeDef *ahrs)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b09a      	sub	sp, #104	; 0x68
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  float ex, ey, ez;
  float q0q0, q0q1, q0q2, /*q0q3,*/ q1q1, /*q1q2,*/ q1q3, q2q2, q2q3, q3q3;
  float halfT;
 
  
  if(gTHR<MIN_THR)
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <ahrs_fusion_ag+0x20>)
 8000f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f72:	2bc7      	cmp	r3, #199	; 0xc7
 8000f74:	dc0a      	bgt.n	8000f8c <ahrs_fusion_ag+0x2c>
  {
    ahrs_kp = AHRS_KP_BIG;
 8000f76:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <ahrs_fusion_ag+0x24>)
 8000f78:	4a03      	ldr	r2, [pc, #12]	; (8000f88 <ahrs_fusion_ag+0x28>)
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	e009      	b.n	8000f92 <ahrs_fusion_ag+0x32>
 8000f7e:	bf00      	nop
 8000f80:	20001462 	.word	0x20001462
 8000f84:	20000c7c 	.word	0x20000c7c
 8000f88:	41200000 	.word	0x41200000
  }
  else
  {
    ahrs_kp = AHRS_KP_NORM;
 8000f8c:	4be1      	ldr	r3, [pc, #900]	; (8001314 <ahrs_fusion_ag+0x3b4>)
 8000f8e:	4ae2      	ldr	r2, [pc, #904]	; (8001318 <ahrs_fusion_ag+0x3b8>)
 8000f90:	601a      	str	r2, [r3, #0]
  }

  axf = acc->AXIS_X;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	667b      	str	r3, [r7, #100]	; 0x64
  ayf = acc->AXIS_Y;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	663b      	str	r3, [r7, #96]	; 0x60
  azf = acc->AXIS_Z;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	65fb      	str	r3, [r7, #92]	; 0x5c

  // mdps convert to rad/s
  gxf = ((float)gyro->AXIS_X) * ((float)COE_MDPS_TO_RADPS);  
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	edd3 7a00 	vldr	s15, [r3]
 8000faa:	ed9f 7adc 	vldr	s14, [pc, #880]	; 800131c <ahrs_fusion_ag+0x3bc>
 8000fae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fb2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  gyf = ((float)gyro->AXIS_Y) * ((float)COE_MDPS_TO_RADPS);  
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	edd3 7a01 	vldr	s15, [r3, #4]
 8000fbc:	ed9f 7ad7 	vldr	s14, [pc, #860]	; 800131c <ahrs_fusion_ag+0x3bc>
 8000fc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fc4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  gzf = ((float)gyro->AXIS_Z) * ((float)COE_MDPS_TO_RADPS); 
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fce:	ed9f 7ad3 	vldr	s14, [pc, #844]	; 800131c <ahrs_fusion_ag+0x3bc>
 8000fd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fd6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50


  // auxiliary variables to reduce number of repeated operations
  q0q0 = q0*q0;
 8000fda:	4bd1      	ldr	r3, [pc, #836]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 8000fdc:	ed93 7a00 	vldr	s14, [r3]
 8000fe0:	4bcf      	ldr	r3, [pc, #828]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 8000fe2:	edd3 7a00 	vldr	s15, [r3]
 8000fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fea:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
  q0q1 = q0*q1;
 8000fee:	4bcc      	ldr	r3, [pc, #816]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 8000ff0:	ed93 7a00 	vldr	s14, [r3]
 8000ff4:	4bcb      	ldr	r3, [pc, #812]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ffe:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  q0q2 = q0*q2;
 8001002:	4bc7      	ldr	r3, [pc, #796]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 8001004:	ed93 7a00 	vldr	s14, [r3]
 8001008:	4bc7      	ldr	r3, [pc, #796]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001012:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  //q0q3 = q0*q3;
  q1q1 = q1*q1;
 8001016:	4bc3      	ldr	r3, [pc, #780]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 8001018:	ed93 7a00 	vldr	s14, [r3]
 800101c:	4bc1      	ldr	r3, [pc, #772]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001026:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  //q1q2 = q1*q2;
  q1q3 = q1*q3;
 800102a:	4bbe      	ldr	r3, [pc, #760]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 800102c:	ed93 7a00 	vldr	s14, [r3]
 8001030:	4bbe      	ldr	r3, [pc, #760]	; (800132c <ahrs_fusion_ag+0x3cc>)
 8001032:	edd3 7a00 	vldr	s15, [r3]
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  q2q2 = q2*q2;
 800103e:	4bba      	ldr	r3, [pc, #744]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 8001040:	ed93 7a00 	vldr	s14, [r3]
 8001044:	4bb8      	ldr	r3, [pc, #736]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 8001046:	edd3 7a00 	vldr	s15, [r3]
 800104a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
  q2q3 = q2*q3;
 8001052:	4bb5      	ldr	r3, [pc, #724]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 8001054:	ed93 7a00 	vldr	s14, [r3]
 8001058:	4bb4      	ldr	r3, [pc, #720]	; (800132c <ahrs_fusion_ag+0x3cc>)
 800105a:	edd3 7a00 	vldr	s15, [r3]
 800105e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001062:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  q3q3 = q3*q3;
 8001066:	4bb1      	ldr	r3, [pc, #708]	; (800132c <ahrs_fusion_ag+0x3cc>)
 8001068:	ed93 7a00 	vldr	s14, [r3]
 800106c:	4baf      	ldr	r3, [pc, #700]	; (800132c <ahrs_fusion_ag+0x3cc>)
 800106e:	edd3 7a00 	vldr	s15, [r3]
 8001072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001076:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

  // normalise the accelerometer measurement
  norm = invSqrt(axf*axf+ayf*ayf+azf*azf);
 800107a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800107e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001082:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001086:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800108a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800108e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001092:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001096:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109a:	eeb0 0a67 	vmov.f32	s0, s15
 800109e:	f000 f9e5 	bl	800146c <invSqrt>
 80010a2:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

  axf = axf * norm;
 80010a6:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80010aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b2:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
  ayf = ayf * norm;
 80010b6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80010ba:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
  azf = azf * norm;
 80010c6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80010ca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

  // estimated direction of gravity and flux (v and w)
  vx = 2*(q1q3 - q0q2);
 80010d6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80010da:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80010de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010e6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  vy = 2*(q0q1 + q2q3);
 80010ea:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80010ee:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010fa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  vz = q0q0 - q1q1 - q2q2 + q3q3;
 80010fe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001102:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001106:	ee37 7a67 	vsub.f32	s14, s14, s15
 800110a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001112:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800111a:	edc7 7a08 	vstr	s15, [r7, #32]

  ex = (ayf*vz - azf*vy);
 800111e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001122:	edd7 7a08 	vldr	s15, [r7, #32]
 8001126:	ee27 7a27 	vmul.f32	s14, s14, s15
 800112a:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800112e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001136:	ee77 7a67 	vsub.f32	s15, s14, s15
 800113a:	edc7 7a07 	vstr	s15, [r7, #28]
  ey = (azf*vx - axf*vz);
 800113e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001142:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114a:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800114e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001152:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001156:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115a:	edc7 7a06 	vstr	s15, [r7, #24]
  ez = (axf*vy - ayf*vx);
 800115e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001162:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001166:	ee27 7a27 	vmul.f32	s14, s14, s15
 800116a:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800116e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117a:	edc7 7a05 	vstr	s15, [r7, #20]

  // integral error scaled integral gain
  exInt = exInt + ex*AHRS_KI*SENSOR_SAMPLING_TIME;
 800117e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001182:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001330 <ahrs_fusion_ag+0x3d0>
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001334 <ahrs_fusion_ag+0x3d4>
 800118e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001192:	4b69      	ldr	r3, [pc, #420]	; (8001338 <ahrs_fusion_ag+0x3d8>)
 8001194:	edd3 7a00 	vldr	s15, [r3]
 8001198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800119c:	4b66      	ldr	r3, [pc, #408]	; (8001338 <ahrs_fusion_ag+0x3d8>)
 800119e:	edc3 7a00 	vstr	s15, [r3]
  eyInt = eyInt + ey*AHRS_KI*SENSOR_SAMPLING_TIME;
 80011a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80011a6:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001330 <ahrs_fusion_ag+0x3d0>
 80011aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ae:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001334 <ahrs_fusion_ag+0x3d4>
 80011b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011b6:	4b61      	ldr	r3, [pc, #388]	; (800133c <ahrs_fusion_ag+0x3dc>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c0:	4b5e      	ldr	r3, [pc, #376]	; (800133c <ahrs_fusion_ag+0x3dc>)
 80011c2:	edc3 7a00 	vstr	s15, [r3]
  ezInt = ezInt + ez*AHRS_KI*SENSOR_SAMPLING_TIME;
 80011c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80011ca:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001330 <ahrs_fusion_ag+0x3d0>
 80011ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d2:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001334 <ahrs_fusion_ag+0x3d4>
 80011d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011da:	4b59      	ldr	r3, [pc, #356]	; (8001340 <ahrs_fusion_ag+0x3e0>)
 80011dc:	edd3 7a00 	vldr	s15, [r3]
 80011e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e4:	4b56      	ldr	r3, [pc, #344]	; (8001340 <ahrs_fusion_ag+0x3e0>)
 80011e6:	edc3 7a00 	vstr	s15, [r3]

  // adjusted gyroscope measurements
  gxf = gxf + ahrs_kp*ex + exInt;
 80011ea:	4b4a      	ldr	r3, [pc, #296]	; (8001314 <ahrs_fusion_ag+0x3b4>)
 80011ec:	ed93 7a00 	vldr	s14, [r3]
 80011f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80011f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80011fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001200:	4b4d      	ldr	r3, [pc, #308]	; (8001338 <ahrs_fusion_ag+0x3d8>)
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  gyf = gyf + ahrs_kp*ey + eyInt;
 800120e:	4b41      	ldr	r3, [pc, #260]	; (8001314 <ahrs_fusion_ag+0x3b4>)
 8001210:	ed93 7a00 	vldr	s14, [r3]
 8001214:	edd7 7a06 	vldr	s15, [r7, #24]
 8001218:	ee27 7a27 	vmul.f32	s14, s14, s15
 800121c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001220:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001224:	4b45      	ldr	r3, [pc, #276]	; (800133c <ahrs_fusion_ag+0x3dc>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  gzf = gzf + ahrs_kp*ez + ezInt;
 8001232:	4b38      	ldr	r3, [pc, #224]	; (8001314 <ahrs_fusion_ag+0x3b4>)
 8001234:	ed93 7a00 	vldr	s14, [r3]
 8001238:	edd7 7a05 	vldr	s15, [r7, #20]
 800123c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001240:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001244:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001248:	4b3d      	ldr	r3, [pc, #244]	; (8001340 <ahrs_fusion_ag+0x3e0>)
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001252:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

  // integrate quaternion rate and normalise
  halfT = 0.5f*SENSOR_SAMPLING_TIME;
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <ahrs_fusion_ag+0x3e4>)
 8001258:	613b      	str	r3, [r7, #16]
  q0 = q0 + (-q1*gxf - q2*gyf - q3*gzf)*halfT;
 800125a:	4b32      	ldr	r3, [pc, #200]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 800125c:	edd3 7a00 	vldr	s15, [r3]
 8001260:	eeb1 7a67 	vneg.f32	s14, s15
 8001264:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800126c:	4b2e      	ldr	r3, [pc, #184]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 800126e:	edd3 6a00 	vldr	s13, [r3]
 8001272:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001276:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800127a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800127e:	4b2b      	ldr	r3, [pc, #172]	; (800132c <ahrs_fusion_ag+0x3cc>)
 8001280:	edd3 6a00 	vldr	s13, [r3]
 8001284:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001288:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800128c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001290:	edd7 7a04 	vldr	s15, [r7, #16]
 8001294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001298:	4b21      	ldr	r3, [pc, #132]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a2:	4b1f      	ldr	r3, [pc, #124]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 80012a4:	edc3 7a00 	vstr	s15, [r3]
  q1 = q1 + (q0*gxf + q2*gzf - q3*gyf)*halfT;
 80012a8:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 80012aa:	ed93 7a00 	vldr	s14, [r3]
 80012ae:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80012b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012b6:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <ahrs_fusion_ag+0x3c8>)
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80012c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012c8:	4b18      	ldr	r3, [pc, #96]	; (800132c <ahrs_fusion_ag+0x3cc>)
 80012ca:	edd3 6a00 	vldr	s13, [r3]
 80012ce:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012da:	edd7 7a04 	vldr	s15, [r7, #16]
 80012de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 80012ee:	edc3 7a00 	vstr	s15, [r3]
  q2 = q2 + (q0*gyf - q1*gzf + q3*gxf)*halfT;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <ahrs_fusion_ag+0x3c0>)
 80012f4:	ed93 7a00 	vldr	s14, [r3]
 80012f8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <ahrs_fusion_ag+0x3c4>)
 8001302:	edd3 6a00 	vldr	s13, [r3]
 8001306:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800130a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001312:	e019      	b.n	8001348 <ahrs_fusion_ag+0x3e8>
 8001314:	20000c7c 	.word	0x20000c7c
 8001318:	3ecccccd 	.word	0x3ecccccd
 800131c:	379268a9 	.word	0x379268a9
 8001320:	20000000 	.word	0x20000000
 8001324:	20000774 	.word	0x20000774
 8001328:	20000778 	.word	0x20000778
 800132c:	2000077c 	.word	0x2000077c
 8001330:	3dcccccd 	.word	0x3dcccccd
 8001334:	3bcccccd 	.word	0x3bcccccd
 8001338:	20000780 	.word	0x20000780
 800133c:	20000784 	.word	0x20000784
 8001340:	20000788 	.word	0x20000788
 8001344:	3b4ccccd 	.word	0x3b4ccccd
 8001348:	4b44      	ldr	r3, [pc, #272]	; (800145c <ahrs_fusion_ag+0x4fc>)
 800134a:	edd3 6a00 	vldr	s13, [r3]
 800134e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001352:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001356:	ee37 7a27 	vadd.f32	s14, s14, s15
 800135a:	edd7 7a04 	vldr	s15, [r7, #16]
 800135e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001362:	4b3f      	ldr	r3, [pc, #252]	; (8001460 <ahrs_fusion_ag+0x500>)
 8001364:	edd3 7a00 	vldr	s15, [r3]
 8001368:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136c:	4b3c      	ldr	r3, [pc, #240]	; (8001460 <ahrs_fusion_ag+0x500>)
 800136e:	edc3 7a00 	vstr	s15, [r3]
  q3 = q3 + (q0*gzf + q1*gyf - q2*gxf)*halfT;
 8001372:	4b3c      	ldr	r3, [pc, #240]	; (8001464 <ahrs_fusion_ag+0x504>)
 8001374:	ed93 7a00 	vldr	s14, [r3]
 8001378:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800137c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001380:	4b39      	ldr	r3, [pc, #228]	; (8001468 <ahrs_fusion_ag+0x508>)
 8001382:	edd3 6a00 	vldr	s13, [r3]
 8001386:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800138a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001392:	4b33      	ldr	r3, [pc, #204]	; (8001460 <ahrs_fusion_ag+0x500>)
 8001394:	edd3 6a00 	vldr	s13, [r3]
 8001398:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800139c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80013a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ac:	4b2b      	ldr	r3, [pc, #172]	; (800145c <ahrs_fusion_ag+0x4fc>)
 80013ae:	edd3 7a00 	vldr	s15, [r3]
 80013b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b6:	4b29      	ldr	r3, [pc, #164]	; (800145c <ahrs_fusion_ag+0x4fc>)
 80013b8:	edc3 7a00 	vstr	s15, [r3]

  // normalise quaternion
  norm = invSqrt(q0q0 + q1q1 + q2q2 + q3q3); 
 80013bc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80013c0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80013c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013c8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80013cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013d0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80013d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d8:	eeb0 0a67 	vmov.f32	s0, s15
 80013dc:	f000 f846 	bl	800146c <invSqrt>
 80013e0:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
  q0 *= norm;
 80013e4:	4b1f      	ldr	r3, [pc, #124]	; (8001464 <ahrs_fusion_ag+0x504>)
 80013e6:	ed93 7a00 	vldr	s14, [r3]
 80013ea:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80013ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f2:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <ahrs_fusion_ag+0x504>)
 80013f4:	edc3 7a00 	vstr	s15, [r3]
  q1 *= norm;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <ahrs_fusion_ag+0x508>)
 80013fa:	ed93 7a00 	vldr	s14, [r3]
 80013fe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <ahrs_fusion_ag+0x508>)
 8001408:	edc3 7a00 	vstr	s15, [r3]
  q2 *= norm;
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <ahrs_fusion_ag+0x500>)
 800140e:	ed93 7a00 	vldr	s14, [r3]
 8001412:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <ahrs_fusion_ag+0x500>)
 800141c:	edc3 7a00 	vstr	s15, [r3]
  q3 *= norm;
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <ahrs_fusion_ag+0x4fc>)
 8001422:	ed93 7a00 	vldr	s14, [r3]
 8001426:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800142a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <ahrs_fusion_ag+0x4fc>)
 8001430:	edc3 7a00 	vstr	s15, [r3]

  ahrs->q.q0 = q0;
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <ahrs_fusion_ag+0x504>)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	601a      	str	r2, [r3, #0]
  ahrs->q.q1 = q1;
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <ahrs_fusion_ag+0x508>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	605a      	str	r2, [r3, #4]
  ahrs->q.q2 = q2;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <ahrs_fusion_ag+0x500>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	609a      	str	r2, [r3, #8]
  ahrs->q.q3 = q3;
 800144c:	4b03      	ldr	r3, [pc, #12]	; (800145c <ahrs_fusion_ag+0x4fc>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	60da      	str	r2, [r3, #12]

}
 8001454:	bf00      	nop
 8001456:	3768      	adds	r7, #104	; 0x68
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2000077c 	.word	0x2000077c
 8001460:	20000778 	.word	0x20000778
 8001464:	20000000 	.word	0x20000000
 8001468:	20000774 	.word	0x20000774

0800146c <invSqrt>:
//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 800146c:	b480      	push	{r7}
 800146e:	b087      	sub	sp, #28
 8001470:	af00      	add	r7, sp, #0
 8001472:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001476:	edd7 7a01 	vldr	s15, [r7, #4]
 800147a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800147e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001482:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800148a:	f107 0310 	add.w	r3, r7, #16
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	105a      	asrs	r2, r3, #1
 8001496:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <invSqrt+0x74>)
 8001498:	1a9b      	subs	r3, r3, r2
 800149a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80014a4:	ed97 7a04 	vldr	s14, [r7, #16]
 80014a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80014ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80014bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	ee07 3a90 	vmov	s15, r3
}
 80014d2:	eeb0 0a67 	vmov.f32	s0, s15
 80014d6:	371c      	adds	r7, #28
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	5f3759df 	.word	0x5f3759df

080014e4 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 80014e4:	b40f      	push	{r0, r1, r2, r3}
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b0c2      	sub	sp, #264	; 0x108
 80014ea:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 80014ec:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80014f0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 80014f4:	4638      	mov	r0, r7
 80014f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80014fa:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80014fe:	21fe      	movs	r1, #254	; 0xfe
 8001500:	f01c fdda 	bl	801e0b8 <vsniprintf>
 8001504:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 8001508:	463b      	mov	r3, r7
 800150a:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800150e:	4618      	mov	r0, r3
 8001510:	f000 f80a 	bl	8001528 <usart_puts>
    return len;
 8001514:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001518:	4618      	mov	r0, r3
 800151a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800151e:	46bd      	mov	sp, r7
 8001520:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001524:	b004      	add	sp, #16
 8001526:	4770      	bx	lr

08001528 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b29a      	uxth	r2, r3
 8001536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <usart_puts+0x24>)
 800153e:	f018 ffee 	bl	801a51e <HAL_UART_Transmit>
    return 0;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	200010a8 	.word	0x200010a8

08001550 <PIDControlInit>:
int16_t motor_thr = 0;
float dt_recip;
int counter = 0;

void PIDControlInit(P_PI_PIDControlTypeDef *pid)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  pid->ts = PID_SAMPLING_TIME;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a37      	ldr	r2, [pc, #220]	; (8001638 <PIDControlInit+0xe8>)
 800155c:	601a      	str	r2, [r3, #0]

  pid->x_kp1 = PITCH_PID_KP1;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a36      	ldr	r2, [pc, #216]	; (800163c <PIDControlInit+0xec>)
 8001562:	605a      	str	r2, [r3, #4]
  pid->x_ki1 = PITCH_PID_KI1;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  pid->x_i1_limit = PITCH_PID_I1_LIMIT;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001572:	641a      	str	r2, [r3, #64]	; 0x40
  pid->x_kp2 = PITCH_PID_KP2;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a32      	ldr	r2, [pc, #200]	; (8001640 <PIDControlInit+0xf0>)
 8001578:	60da      	str	r2, [r3, #12]
  pid->x_ki2 = PITCH_PID_KI2;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a31      	ldr	r2, [pc, #196]	; (8001644 <PIDControlInit+0xf4>)
 800157e:	611a      	str	r2, [r3, #16]
  pid->x_kd2 = PITCH_PID_KD2;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a2e      	ldr	r2, [pc, #184]	; (800163c <PIDControlInit+0xec>)
 8001584:	615a      	str	r2, [r3, #20]
  pid->x_i2_limit = PITCH_PID_I2_LIMIT;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a2f      	ldr	r2, [pc, #188]	; (8001648 <PIDControlInit+0xf8>)
 800158a:	64da      	str	r2, [r3, #76]	; 0x4c
  pid->x_s1 = 0;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	661a      	str	r2, [r3, #96]	; 0x60
  pid->x_s2 = 0;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	665a      	str	r2, [r3, #100]	; 0x64

  pid->y_kp1 = ROLL_PID_KP1;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4a27      	ldr	r2, [pc, #156]	; (800163c <PIDControlInit+0xec>)
 80015a0:	619a      	str	r2, [r3, #24]
  pid->y_ki1 = ROLL_PID_KI1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
  pid->y_i1_limit = ROLL_PID_I1_LIMIT;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015b0:	645a      	str	r2, [r3, #68]	; 0x44
  pid->y_kp2 = ROLL_PID_KP2;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a22      	ldr	r2, [pc, #136]	; (8001640 <PIDControlInit+0xf0>)
 80015b6:	621a      	str	r2, [r3, #32]
  pid->y_ki2 = ROLL_PID_KI2;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a22      	ldr	r2, [pc, #136]	; (8001644 <PIDControlInit+0xf4>)
 80015bc:	625a      	str	r2, [r3, #36]	; 0x24
  pid->y_kd2 = ROLL_PID_KD2;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a1e      	ldr	r2, [pc, #120]	; (800163c <PIDControlInit+0xec>)
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
  pid->y_i2_limit = ROLL_PID_I2_LIMIT;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4a20      	ldr	r2, [pc, #128]	; (8001648 <PIDControlInit+0xf8>)
 80015c8:	651a      	str	r2, [r3, #80]	; 0x50
  pid->y_s1 = 0;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	669a      	str	r2, [r3, #104]	; 0x68
  pid->y_s2 = 0;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f04f 0200 	mov.w	r2, #0
 80015d8:	66da      	str	r2, [r3, #108]	; 0x6c

  pid->z_kp1 = YAW_PID_KP1;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80015e0:	62da      	str	r2, [r3, #44]	; 0x2c
  pid->z_ki1 = YAW_PID_KI1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	631a      	str	r2, [r3, #48]	; 0x30
  pid->z_i1_limit = YAW_PID_I1_LIMIT;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015f0:	649a      	str	r2, [r3, #72]	; 0x48
  pid->z_kp2 = YAW_PID_KP2;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a15      	ldr	r2, [pc, #84]	; (800164c <PIDControlInit+0xfc>)
 80015f6:	635a      	str	r2, [r3, #52]	; 0x34
  pid->z_ki2 = YAW_PID_KI2;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a15      	ldr	r2, [pc, #84]	; (8001650 <PIDControlInit+0x100>)
 80015fc:	639a      	str	r2, [r3, #56]	; 0x38
  pid->z_kd2 = YAW_PID_KD2;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a13      	ldr	r2, [pc, #76]	; (8001650 <PIDControlInit+0x100>)
 8001602:	63da      	str	r2, [r3, #60]	; 0x3c
  pid->z_i2_limit = YAW_PID_I2_LIMIT;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800160a:	655a      	str	r2, [r3, #84]	; 0x54
  pid->z_s1 = 0;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	671a      	str	r2, [r3, #112]	; 0x70
  pid->z_s2 = 0;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	675a      	str	r2, [r3, #116]	; 0x74

  pid->thr_ki = 1;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001622:	659a      	str	r2, [r3, #88]	; 0x58
  pid->thr_kp = 1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800162a:	65da      	str	r2, [r3, #92]	; 0x5c

}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	3aa3d70a 	.word	0x3aa3d70a
 800163c:	41200000 	.word	0x41200000
 8001640:	42c80000 	.word	0x42c80000
 8001644:	43480000 	.word	0x43480000
 8001648:	41a00000 	.word	0x41a00000
 800164c:	44610000 	.word	0x44610000
 8001650:	40400000 	.word	0x40400000

08001654 <FlightControlPID_OuterLoop>:


}

void FlightControlPID_OuterLoop(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	603b      	str	r3, [r7, #0]
  float error;

  if(gTHR<MIN_THR)
 8001662:	4b86      	ldr	r3, [pc, #536]	; (800187c <FlightControlPID_OuterLoop+0x228>)
 8001664:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001668:	2bc7      	cmp	r3, #199	; 0xc7
 800166a:	dc0b      	bgt.n	8001684 <FlightControlPID_OuterLoop+0x30>
  {
    pid_x_integ1 = 0;
 800166c:	4b84      	ldr	r3, [pc, #528]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
    pid_y_integ1 = 0;
 8001674:	4b83      	ldr	r3, [pc, #524]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
    pid_z_integ1 = 0;
 800167c:	4b82      	ldr	r3, [pc, #520]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
  }

  //x-axis pid
  error = euler_rc->thx - euler_ahrs->thx;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	ed93 7a00 	vldr	s14, [r3]
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001694:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ1 += error*pid->ts;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	ed93 7a00 	vldr	s14, [r3]
 800169e:	edd7 7a05 	vldr	s15, [r7, #20]
 80016a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016a6:	4b76      	ldr	r3, [pc, #472]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	4b73      	ldr	r3, [pc, #460]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016b2:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ1 > pid->x_i1_limit)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80016bc:	4b70      	ldr	r3, [pc, #448]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016be:	edd3 7a00 	vldr	s15, [r3]
 80016c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	d504      	bpl.n	80016d6 <FlightControlPID_OuterLoop+0x82>
    pid_x_integ1 = pid->x_i1_limit;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	4a6b      	ldr	r2, [pc, #428]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	e014      	b.n	8001700 <FlightControlPID_OuterLoop+0xac>
  else if(pid_x_integ1 < -pid->x_i1_limit)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80016dc:	eeb1 7a67 	vneg.f32	s14, s15
 80016e0:	4b67      	ldr	r3, [pc, #412]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016e2:	edd3 7a00 	vldr	s15, [r3]
 80016e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	dd07      	ble.n	8001700 <FlightControlPID_OuterLoop+0xac>
    pid_x_integ1 = -pid->x_i1_limit;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80016f6:	eef1 7a67 	vneg.f32	s15, s15
 80016fa:	4b61      	ldr	r3, [pc, #388]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 80016fc:	edc3 7a00 	vstr	s15, [r3]
  pid->x_s1 =  pid->x_kp1*error + pid->x_ki1*pid_x_integ1;
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	ed93 7a01 	vldr	s14, [r3, #4]
 8001706:	edd7 7a05 	vldr	s15, [r7, #20]
 800170a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	edd3 6a02 	vldr	s13, [r3, #8]
 8001714:	4b5a      	ldr	r3, [pc, #360]	; (8001880 <FlightControlPID_OuterLoop+0x22c>)
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

  //y-axis pid
  error = euler_rc->thy - euler_ahrs->thy;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	ed93 7a01 	vldr	s14, [r3, #4]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	edd3 7a01 	vldr	s15, [r3, #4]
 8001734:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001738:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ1 += error*pid->ts;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	ed93 7a00 	vldr	s14, [r3]
 8001742:	edd7 7a05 	vldr	s15, [r7, #20]
 8001746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800174a:	4b4e      	ldr	r3, [pc, #312]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 800174c:	edd3 7a00 	vldr	s15, [r3]
 8001750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001754:	4b4b      	ldr	r3, [pc, #300]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 8001756:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ1 > pid->y_i1_limit)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001760:	4b48      	ldr	r3, [pc, #288]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	d504      	bpl.n	800177a <FlightControlPID_OuterLoop+0x126>
    pid_y_integ1 = pid->y_i1_limit;
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001774:	4a43      	ldr	r2, [pc, #268]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	e014      	b.n	80017a4 <FlightControlPID_OuterLoop+0x150>
  else if(pid_y_integ1 < -pid->y_i1_limit)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001780:	eeb1 7a67 	vneg.f32	s14, s15
 8001784:	4b3f      	ldr	r3, [pc, #252]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800178e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001792:	dd07      	ble.n	80017a4 <FlightControlPID_OuterLoop+0x150>
    pid_y_integ1 = -pid->y_i1_limit;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800179a:	eef1 7a67 	vneg.f32	s15, s15
 800179e:	4b39      	ldr	r3, [pc, #228]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 80017a0:	edc3 7a00 	vstr	s15, [r3]
  pid->y_s1 =  pid->y_kp1*error + pid->y_ki1*pid_y_integ1;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80017aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	edd3 6a07 	vldr	s13, [r3, #28]
 80017b8:	4b32      	ldr	r3, [pc, #200]	; (8001884 <FlightControlPID_OuterLoop+0x230>)
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

  //z-axis pid
  error = euler_rc->thz - euler_ahrs->thz;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	ed93 7a02 	vldr	s14, [r3, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80017d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017dc:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ1 += error*pid->ts;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	ed93 7a00 	vldr	s14, [r3]
 80017e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ee:	4b26      	ldr	r3, [pc, #152]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 80017f0:	edd3 7a00 	vldr	s15, [r3]
 80017f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017f8:	4b23      	ldr	r3, [pc, #140]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 80017fa:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ1 > pid->z_i1_limit)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8001804:	4b20      	ldr	r3, [pc, #128]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d504      	bpl.n	800181e <FlightControlPID_OuterLoop+0x1ca>
    pid_z_integ1 = pid->z_i1_limit;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001818:	4a1b      	ldr	r2, [pc, #108]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	e014      	b.n	8001848 <FlightControlPID_OuterLoop+0x1f4>
  else if(pid_z_integ1 < -pid->z_i1_limit)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001824:	eeb1 7a67 	vneg.f32	s14, s15
 8001828:	4b17      	ldr	r3, [pc, #92]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 800182a:	edd3 7a00 	vldr	s15, [r3]
 800182e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001836:	dd07      	ble.n	8001848 <FlightControlPID_OuterLoop+0x1f4>
    pid_z_integ1 = -pid->z_i1_limit;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800183e:	eef1 7a67 	vneg.f32	s15, s15
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 8001844:	edc3 7a00 	vstr	s15, [r3]
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800184e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001852:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800185c:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <FlightControlPID_OuterLoop+0x234>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001866:	ee77 7a27 	vadd.f32	s15, s14, s15
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70

}
 8001870:	bf00      	nop
 8001872:	371c      	adds	r7, #28
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	20001462 	.word	0x20001462
 8001880:	2000078c 	.word	0x2000078c
 8001884:	20000790 	.word	0x20000790
 8001888:	20000794 	.word	0x20000794

0800188c <FlightControlPID_innerLoop>:



void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm, int16_t active, float delta)
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6178      	str	r0, [r7, #20]
 8001894:	6139      	str	r1, [r7, #16]
 8001896:	60fa      	str	r2, [r7, #12]
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	ed87 0a01 	vstr	s0, [r7, #4]
  float error, deriv;

  if(gTHR<MIN_THR)
 800189e:	4bbd      	ldr	r3, [pc, #756]	; (8001b94 <FlightControlPID_innerLoop+0x308>)
 80018a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a4:	2bc7      	cmp	r3, #199	; 0xc7
 80018a6:	dc0b      	bgt.n	80018c0 <FlightControlPID_innerLoop+0x34>
  {
    pid_x_integ2 = 0;
 80018a8:	4bbb      	ldr	r3, [pc, #748]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 80018b0:	4bba      	ldr	r3, [pc, #744]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 80018b8:	4bb9      	ldr	r3, [pc, #740]	; (8001ba0 <FlightControlPID_innerLoop+0x314>)
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	ed93 7a00 	vldr	s14, [r3]
 80018c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80018ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018ce:	4bb5      	ldr	r3, [pc, #724]	; (8001ba4 <FlightControlPID_innerLoop+0x318>)
 80018d0:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	edd3 7a00 	vldr	s15, [r3]
 80018e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018e4:	edc7 7a07 	vstr	s15, [r7, #28]
  pid_x_integ2 += error*pid->ts;
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	ed93 7a00 	vldr	s14, [r3]
 80018ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f6:	4ba8      	ldr	r3, [pc, #672]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001900:	4ba5      	ldr	r3, [pc, #660]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 8001902:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800190c:	4ba2      	ldr	r3, [pc, #648]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191a:	d504      	bpl.n	8001926 <FlightControlPID_innerLoop+0x9a>
    pid_x_integ2 = pid->x_i2_limit;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001920:	4a9d      	ldr	r2, [pc, #628]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	e014      	b.n	8001950 <FlightControlPID_innerLoop+0xc4>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800192c:	eeb1 7a67 	vneg.f32	s14, s15
 8001930:	4b99      	ldr	r3, [pc, #612]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	dd07      	ble.n	8001950 <FlightControlPID_innerLoop+0xc4>
    pid_x_integ2 = -pid->x_i2_limit;
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001946:	eef1 7a67 	vneg.f32	s15, s15
 800194a:	4b93      	ldr	r3, [pc, #588]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 800194c:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 8001950:	4b95      	ldr	r3, [pc, #596]	; (8001ba8 <FlightControlPID_innerLoop+0x31c>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	ed97 7a07 	vldr	s14, [r7, #28]
 800195a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800195e:	4b91      	ldr	r3, [pc, #580]	; (8001ba4 <FlightControlPID_innerLoop+0x318>)
 8001960:	edd3 7a00 	vldr	s15, [r3]
 8001964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001968:	edc7 7a06 	vstr	s15, [r7, #24]
  pid_x_pre_error2 = error;
 800196c:	4a8e      	ldr	r2, [pc, #568]	; (8001ba8 <FlightControlPID_innerLoop+0x31c>)
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 8001972:	4b8e      	ldr	r3, [pc, #568]	; (8001bac <FlightControlPID_innerLoop+0x320>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ed97 7a06 	vldr	s14, [r7, #24]
 800197c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001980:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001bb0 <FlightControlPID_innerLoop+0x324>
 8001984:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001988:	4b88      	ldr	r3, [pc, #544]	; (8001bac <FlightControlPID_innerLoop+0x320>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001992:	edc7 7a06 	vstr	s15, [r7, #24]
  pid_x_pre_deriv = deriv;
 8001996:	4a85      	ldr	r2, [pc, #532]	; (8001bac <FlightControlPID_innerLoop+0x320>)
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	ed93 7a03 	vldr	s14, [r3, #12]
 80019a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80019a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	edd3 6a04 	vldr	s13, [r3, #16]
 80019b0:	4b79      	ldr	r3, [pc, #484]	; (8001b98 <FlightControlPID_innerLoop+0x30c>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	edd3 6a05 	vldr	s13, [r3, #20]
 80019c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80019c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80019dc:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001bb4 <FlightControlPID_innerLoop+0x328>
 80019e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e8:	dd02      	ble.n	80019f0 <FlightControlPID_innerLoop+0x164>
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	4a72      	ldr	r2, [pc, #456]	; (8001bb8 <FlightControlPID_innerLoop+0x32c>)
 80019ee:	665a      	str	r2, [r3, #100]	; 0x64
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80019f6:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001bbc <FlightControlPID_innerLoop+0x330>
 80019fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	d502      	bpl.n	8001a0a <FlightControlPID_innerLoop+0x17e>
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4a6e      	ldr	r2, [pc, #440]	; (8001bc0 <FlightControlPID_innerLoop+0x334>)
 8001a08:	665a      	str	r2, [r3, #100]	; 0x64

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a1a:	edc7 7a07 	vstr	s15, [r7, #28]
  pid_y_integ2 += error*pid->ts;
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	ed93 7a00 	vldr	s14, [r3]
 8001a24:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a2c:	4b5b      	ldr	r3, [pc, #364]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a2e:	edd3 7a00 	vldr	s15, [r3]
 8001a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a36:	4b59      	ldr	r3, [pc, #356]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001a42:	4b56      	ldr	r3, [pc, #344]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a50:	d504      	bpl.n	8001a5c <FlightControlPID_innerLoop+0x1d0>
    pid_y_integ2 = pid->y_i2_limit;
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a56:	4a51      	ldr	r2, [pc, #324]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	e014      	b.n	8001a86 <FlightControlPID_innerLoop+0x1fa>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001a62:	eeb1 7a67 	vneg.f32	s14, s15
 8001a66:	4b4d      	ldr	r3, [pc, #308]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a74:	dd07      	ble.n	8001a86 <FlightControlPID_innerLoop+0x1fa>
    pid_y_integ2 = -pid->y_i2_limit;
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001a7c:	eef1 7a67 	vneg.f32	s15, s15
 8001a80:	4b46      	ldr	r3, [pc, #280]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001a82:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001a86:	4b4f      	ldr	r3, [pc, #316]	; (8001bc4 <FlightControlPID_innerLoop+0x338>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a94:	4b43      	ldr	r3, [pc, #268]	; (8001ba4 <FlightControlPID_innerLoop+0x318>)
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9e:	edc7 7a06 	vstr	s15, [r7, #24]
  pid_y_pre_error2 = error;
 8001aa2:	4a48      	ldr	r2, [pc, #288]	; (8001bc4 <FlightControlPID_innerLoop+0x338>)
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 8001aa8:	4b47      	ldr	r3, [pc, #284]	; (8001bc8 <FlightControlPID_innerLoop+0x33c>)
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab6:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001bb0 <FlightControlPID_innerLoop+0x324>
 8001aba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001abe:	4b42      	ldr	r3, [pc, #264]	; (8001bc8 <FlightControlPID_innerLoop+0x33c>)
 8001ac0:	edd3 7a00 	vldr	s15, [r3]
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	edc7 7a06 	vstr	s15, [r7, #24]
  pid_y_pre_deriv = deriv;
 8001acc:	4a3e      	ldr	r2, [pc, #248]	; (8001bc8 <FlightControlPID_innerLoop+0x33c>)
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ad8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001adc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001ae6:	4b2d      	ldr	r3, [pc, #180]	; (8001b9c <FlightControlPID_innerLoop+0x310>)
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001afa:	edd7 7a06 	vldr	s15, [r7, #24]
 8001afe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001b12:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001bb4 <FlightControlPID_innerLoop+0x328>
 8001b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	dd02      	ble.n	8001b26 <FlightControlPID_innerLoop+0x29a>
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	4a25      	ldr	r2, [pc, #148]	; (8001bb8 <FlightControlPID_innerLoop+0x32c>)
 8001b24:	66da      	str	r2, [r3, #108]	; 0x6c
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001b2c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001bbc <FlightControlPID_innerLoop+0x330>
 8001b30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b38:	d502      	bpl.n	8001b40 <FlightControlPID_innerLoop+0x2b4>
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	4a20      	ldr	r2, [pc, #128]	; (8001bc0 <FlightControlPID_innerLoop+0x334>)
 8001b3e:	66da      	str	r2, [r3, #108]	; 0x6c

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b50:	edc7 7a07 	vstr	s15, [r7, #28]
  pid_z_integ2 += error*pid->ts;
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	ed93 7a00 	vldr	s14, [r3]
 8001b5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <FlightControlPID_innerLoop+0x314>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <FlightControlPID_innerLoop+0x314>)
 8001b6e:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <FlightControlPID_innerLoop+0x314>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	d521      	bpl.n	8001bcc <FlightControlPID_innerLoop+0x340>
    pid_z_integ2 = pid->z_i2_limit;
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b8c:	4a04      	ldr	r2, [pc, #16]	; (8001ba0 <FlightControlPID_innerLoop+0x314>)
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	e031      	b.n	8001bf6 <FlightControlPID_innerLoop+0x36a>
 8001b92:	bf00      	nop
 8001b94:	20001462 	.word	0x20001462
 8001b98:	20000798 	.word	0x20000798
 8001b9c:	2000079c 	.word	0x2000079c
 8001ba0:	200007a0 	.word	0x200007a0
 8001ba4:	20000ccc 	.word	0x20000ccc
 8001ba8:	200007a4 	.word	0x200007a4
 8001bac:	200007b0 	.word	0x200007b0
 8001bb0:	3ccccccd 	.word	0x3ccccccd
 8001bb4:	44480000 	.word	0x44480000
 8001bb8:	44480000 	.word	0x44480000
 8001bbc:	c4480000 	.word	0xc4480000
 8001bc0:	c4480000 	.word	0xc4480000
 8001bc4:	200007a8 	.word	0x200007a8
 8001bc8:	200007b4 	.word	0x200007b4
  else if(pid_z_integ2 < -pid->z_i2_limit)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001bd2:	eeb1 7a67 	vneg.f32	s14, s15
 8001bd6:	4b8d      	ldr	r3, [pc, #564]	; (8001e0c <FlightControlPID_innerLoop+0x580>)
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	dd07      	ble.n	8001bf6 <FlightControlPID_innerLoop+0x36a>
    pid_z_integ2 = -pid->z_i2_limit;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001bec:	eef1 7a67 	vneg.f32	s15, s15
 8001bf0:	4b86      	ldr	r3, [pc, #536]	; (8001e0c <FlightControlPID_innerLoop+0x580>)
 8001bf2:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 8001bf6:	4b86      	ldr	r3, [pc, #536]	; (8001e10 <FlightControlPID_innerLoop+0x584>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c04:	4b83      	ldr	r3, [pc, #524]	; (8001e14 <FlightControlPID_innerLoop+0x588>)
 8001c06:	edd3 7a00 	vldr	s15, [r3]
 8001c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c0e:	edc7 7a06 	vstr	s15, [r7, #24]
  pid_z_pre_error2 = error;
 8001c12:	4a7f      	ldr	r2, [pc, #508]	; (8001e10 <FlightControlPID_innerLoop+0x584>)
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001c1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001c2c:	4b77      	ldr	r3, [pc, #476]	; (8001e0c <FlightControlPID_innerLoop+0x580>)
 8001c2e:	edd3 7a00 	vldr	s15, [r3]
 8001c32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001c40:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001c58:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001e18 <FlightControlPID_innerLoop+0x58c>
 8001c5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c64:	dd02      	ble.n	8001c6c <FlightControlPID_innerLoop+0x3e0>
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	4a6c      	ldr	r2, [pc, #432]	; (8001e1c <FlightControlPID_innerLoop+0x590>)
 8001c6a:	675a      	str	r2, [r3, #116]	; 0x74
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001c72:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001e20 <FlightControlPID_innerLoop+0x594>
 8001c76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7e:	d502      	bpl.n	8001c86 <FlightControlPID_innerLoop+0x3fa>
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4a68      	ldr	r2, [pc, #416]	; (8001e24 <FlightControlPID_innerLoop+0x598>)
 8001c84:	675a      	str	r2, [r3, #116]	; 0x74

  //throttle
  if (active==0x1){
 8001c86:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d131      	bne.n	8001cf2 <FlightControlPID_innerLoop+0x466>
	  PRINTF("Error: %d\r\n", (int) error);
	  PRINTF("Actual: %d\r\n",  dist->actual);
	  PRINTF("Reference: %d\r\n", dist->reference);
	  */

	  counter++;
 8001c8e:	4b66      	ldr	r3, [pc, #408]	; (8001e28 <FlightControlPID_innerLoop+0x59c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	3301      	adds	r3, #1
 8001c94:	4a64      	ldr	r2, [pc, #400]	; (8001e28 <FlightControlPID_innerLoop+0x59c>)
 8001c96:	6013      	str	r3, [r2, #0]
	  if (counter > 8){
 8001c98:	4b63      	ldr	r3, [pc, #396]	; (8001e28 <FlightControlPID_innerLoop+0x59c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	dd3a      	ble.n	8001d16 <FlightControlPID_innerLoop+0x48a>
		  motor_thr += (int16_t) delta;
 8001ca0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca8:	ee17 3a90 	vmov	r3, s15
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	4b5e      	ldr	r3, [pc, #376]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	4413      	add	r3, r2
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	b21a      	sxth	r2, r3
 8001cbe:	4b5b      	ldr	r3, [pc, #364]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001cc0:	801a      	strh	r2, [r3, #0]
		  if(motor_thr > 600)
 8001cc2:	4b5a      	ldr	r3, [pc, #360]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001cc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001ccc:	dd03      	ble.n	8001cd6 <FlightControlPID_innerLoop+0x44a>
		  	  motor_thr = 600;
 8001cce:	4b57      	ldr	r3, [pc, #348]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001cd0:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001cd4:	801a      	strh	r2, [r3, #0]
		  if(motor_thr < 300)
 8001cd6:	4b55      	ldr	r3, [pc, #340]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001cd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cdc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001ce0:	da03      	bge.n	8001cea <FlightControlPID_innerLoop+0x45e>
			  motor_thr = 300;
 8001ce2:	4b52      	ldr	r3, [pc, #328]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001ce4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ce8:	801a      	strh	r2, [r3, #0]
		  counter = 0;
 8001cea:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <FlightControlPID_innerLoop+0x59c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	e011      	b.n	8001d16 <FlightControlPID_innerLoop+0x48a>
	  }
  }
  else{
	  motor_thr = ((int16_t) ((THR_GAIN)*(float)gTHR));
 8001cf2:	4b4f      	ldr	r3, [pc, #316]	; (8001e30 <FlightControlPID_innerLoop+0x5a4>)
 8001cf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d00:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001e34 <FlightControlPID_innerLoop+0x5a8>
 8001d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d0c:	ee17 3a90 	vmov	r3, s15
 8001d10:	b21a      	sxth	r2, r3
 8001d12:	4b46      	ldr	r3, [pc, #280]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001d14:	801a      	strh	r2, [r3, #0]
  motor_thr = 0.28f*gTHR + 750.0f;                 //TGY-i6 remocon and external ESC STEVAL-ESC001V1
//    motor_thr = ((int16_t) (0.28f*(float)gTHR + 850.0f));                 //TGY-i6 remocon and external ESC Afro12A

#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 8001d16:	4b45      	ldr	r3, [pc, #276]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001d18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1c:	ee07 3a90 	vmov	s15, r3
 8001d20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001d2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001d34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d42:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001e38 <FlightControlPID_innerLoop+0x5ac>
 8001d46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4c:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 8001d50:	4b36      	ldr	r3, [pc, #216]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001d64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001d6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001d78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d7c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001e38 <FlightControlPID_innerLoop+0x5ac>
 8001d80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d86:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001d8a:	4b28      	ldr	r3, [pc, #160]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001d8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d90:	ee07 3a90 	vmov	s15, r3
 8001d94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001d9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001da8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001e38 <FlightControlPID_innerLoop+0x5ac>
 8001dba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc0:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 8001dc4:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <FlightControlPID_innerLoop+0x5a0>)
 8001dc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001dd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001de2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001e38 <FlightControlPID_innerLoop+0x5ac>
 8001df4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfa:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001dfe:	bf00      	nop
 8001e00:	3724      	adds	r7, #36	; 0x24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	200007a0 	.word	0x200007a0
 8001e10:	200007ac 	.word	0x200007ac
 8001e14:	20000ccc 	.word	0x20000ccc
 8001e18:	44480000 	.word	0x44480000
 8001e1c:	44480000 	.word	0x44480000
 8001e20:	c4480000 	.word	0xc4480000
 8001e24:	c4480000 	.word	0xc4480000
 8001e28:	200007c0 	.word	0x200007c0
 8001e2c:	200007bc 	.word	0x200007bc
 8001e30:	20001462 	.word	0x20001462
 8001e34:	3ecccccd 	.word	0x3ecccccd
	...

08001e40 <main>:
int32_t BytesToWrite;

/* USER CODE END 0 */

int main(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	int16_t pid_interval, i;

	int mytimcnt = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
	acc_fil.AXIS_X = 0;
 8001e4a:	4b32      	ldr	r3, [pc, #200]	; (8001f14 <main+0xd4>)
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
	acc_fil.AXIS_Y = 0;
 8001e52:	4b30      	ldr	r3, [pc, #192]	; (8001f14 <main+0xd4>)
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	605a      	str	r2, [r3, #4]
	acc_fil.AXIS_Z = 0;
 8001e5a:	4b2e      	ldr	r3, [pc, #184]	; (8001f14 <main+0xd4>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
	mag_fil.AXIS_X = 0;
 8001e62:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <main+0xd8>)
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
	mag_fil.AXIS_Y = 0;
 8001e6a:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <main+0xd8>)
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	605a      	str	r2, [r3, #4]
	mag_fil.AXIS_Z = 0;
 8001e72:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <main+0xd8>)
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
	gyro_fil.AXIS_X = 0;
 8001e7a:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <main+0xdc>)
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
	gyro_fil.AXIS_Y = 0;
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <main+0xdc>)
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	605a      	str	r2, [r3, #4]
	gyro_fil.AXIS_Z = 0;
 8001e8a:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <main+0xdc>)
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
	euler_rc_fil.thx = 0;
 8001e92:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <main+0xe0>)
 8001e94:	f04f 0200 	mov.w	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
	euler_rc_fil.thy = 0;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <main+0xe0>)
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	605a      	str	r2, [r3, #4]
	euler_rc_fil.thz = 0;
 8001ea2:	4b1f      	ldr	r3, [pc, #124]	; (8001f20 <main+0xe0>)
 8001ea4:	f04f 0200 	mov.w	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
	acc_off_calc.AXIS_X = 0;
 8001eaa:	4b1e      	ldr	r3, [pc, #120]	; (8001f24 <main+0xe4>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
	acc_off_calc.AXIS_Y = 0;
 8001eb0:	4b1c      	ldr	r3, [pc, #112]	; (8001f24 <main+0xe4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	605a      	str	r2, [r3, #4]
	acc_off_calc.AXIS_Z = 0;
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	; (8001f24 <main+0xe4>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
	gyro_off_calc.AXIS_X = 0;
 8001ebc:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <main+0xe8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
	gyro_off_calc.AXIS_Y = 0;
 8001ec2:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <main+0xe8>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	605a      	str	r2, [r3, #4]
	gyro_off_calc.AXIS_Z = 0;
 8001ec8:	4b17      	ldr	r3, [pc, #92]	; (8001f28 <main+0xe8>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	609a      	str	r2, [r3, #8]
	acc_offset.AXIS_X = 0;
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <main+0xec>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
	acc_offset.AXIS_Y = 0;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <main+0xec>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
	acc_offset.AXIS_Z = 1000;
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <main+0xec>)
 8001edc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ee0:	609a      	str	r2, [r3, #8]
	gyro_offset.AXIS_X = 0;
 8001ee2:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <main+0xf0>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
	gyro_offset.AXIS_Y = 0;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <main+0xf0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
	gyro_offset.AXIS_Z = 0;
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <main+0xf0>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
	euler_rc.thz = euler_ahrs.thz;
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	; (8001f34 <main+0xf4>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	4a0f      	ldr	r2, [pc, #60]	; (8001f38 <main+0xf8>)
 8001efa:	6093      	str	r3, [r2, #8]
	euler_ahrs_offset.thx = 0;
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <main+0xfc>)
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
	euler_ahrs_offset.thy = 0;
 8001f04:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <main+0xfc>)
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	605a      	str	r2, [r3, #4]

	for(i=0;i<4;i++)
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	82fb      	strh	r3, [r7, #22]
 8001f10:	e0ee      	b.n	80020f0 <main+0x2b0>
 8001f12:	bf00      	nop
 8001f14:	20000f64 	.word	0x20000f64
 8001f18:	20000cf8 	.word	0x20000cf8
 8001f1c:	20000f1c 	.word	0x20000f1c
 8001f20:	20000fcc 	.word	0x20000fcc
 8001f24:	20001110 	.word	0x20001110
 8001f28:	200010e8 	.word	0x200010e8
 8001f2c:	2000109c 	.word	0x2000109c
 8001f30:	2000111c 	.word	0x2000111c
 8001f34:	20001424 	.word	0x20001424
 8001f38:	20001184 	.word	0x20001184
 8001f3c:	2000103c 	.word	0x2000103c
	{
		acc_y_pre[i].AXIS_X = 0;
 8001f40:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f44:	49d0      	ldr	r1, [pc, #832]	; (8002288 <main+0x448>)
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
		acc_y_pre[i].AXIS_Y = 0;
 8001f56:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f5a:	49cb      	ldr	r1, [pc, #812]	; (8002288 <main+0x448>)
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	4413      	add	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	3304      	adds	r3, #4
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
		acc_y_pre[i].AXIS_Z = 0;
 8001f6e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f72:	49c5      	ldr	r1, [pc, #788]	; (8002288 <main+0x448>)
 8001f74:	4613      	mov	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	3308      	adds	r3, #8
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
		acc_x_pre[i].AXIS_X = 0;
 8001f86:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f8a:	49c0      	ldr	r1, [pc, #768]	; (800228c <main+0x44c>)
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	f04f 0200 	mov.w	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
		acc_x_pre[i].AXIS_Y = 0;
 8001f9c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001fa0:	49ba      	ldr	r1, [pc, #744]	; (800228c <main+0x44c>)
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	3304      	adds	r3, #4
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
		acc_x_pre[i].AXIS_Z = 0;
 8001fb4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001fb8:	49b4      	ldr	r1, [pc, #720]	; (800228c <main+0x44c>)
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3308      	adds	r3, #8
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
		gyro_y_pre[i].AXIS_X = 0;
 8001fcc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001fd0:	49af      	ldr	r1, [pc, #700]	; (8002290 <main+0x450>)
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	4413      	add	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
		gyro_y_pre[i].AXIS_Y = 0;
 8001fe2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001fe6:	49aa      	ldr	r1, [pc, #680]	; (8002290 <main+0x450>)
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	440b      	add	r3, r1
 8001ff2:	3304      	adds	r3, #4
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
		gyro_y_pre[i].AXIS_Z = 0;
 8001ffa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001ffe:	49a4      	ldr	r1, [pc, #656]	; (8002290 <main+0x450>)
 8002000:	4613      	mov	r3, r2
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	4413      	add	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	3308      	adds	r3, #8
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
		gyro_x_pre[i].AXIS_X = 0;
 8002012:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002016:	499f      	ldr	r1, [pc, #636]	; (8002294 <main+0x454>)
 8002018:	4613      	mov	r3, r2
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	4413      	add	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
		gyro_x_pre[i].AXIS_Y = 0;
 8002028:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800202c:	4999      	ldr	r1, [pc, #612]	; (8002294 <main+0x454>)
 800202e:	4613      	mov	r3, r2
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	4413      	add	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	440b      	add	r3, r1
 8002038:	3304      	adds	r3, #4
 800203a:	f04f 0200 	mov.w	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
		gyro_x_pre[i].AXIS_Z = 0;
 8002040:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002044:	4993      	ldr	r1, [pc, #588]	; (8002294 <main+0x454>)
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	3308      	adds	r3, #8
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
		euler_rc_y_pre[i].thx = 0;
 8002058:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800205c:	498e      	ldr	r1, [pc, #568]	; (8002298 <main+0x458>)
 800205e:	4613      	mov	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
		euler_rc_y_pre[i].thy = 0;
 800206e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002072:	4989      	ldr	r1, [pc, #548]	; (8002298 <main+0x458>)
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	3304      	adds	r3, #4
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
		euler_rc_y_pre[i].thz = 0;
 8002086:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800208a:	4983      	ldr	r1, [pc, #524]	; (8002298 <main+0x458>)
 800208c:	4613      	mov	r3, r2
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	4413      	add	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	3308      	adds	r3, #8
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
		euler_rc_x_pre[i].thx = 0;
 800209e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020a2:	497e      	ldr	r1, [pc, #504]	; (800229c <main+0x45c>)
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
		euler_rc_x_pre[i].thy = 0;
 80020b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020b8:	4978      	ldr	r1, [pc, #480]	; (800229c <main+0x45c>)
 80020ba:	4613      	mov	r3, r2
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	4413      	add	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	3304      	adds	r3, #4
 80020c6:	f04f 0200 	mov.w	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
		euler_rc_x_pre[i].thz = 0;
 80020cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020d0:	4972      	ldr	r1, [pc, #456]	; (800229c <main+0x45c>)
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	440b      	add	r3, r1
 80020dc:	3308      	adds	r3, #8
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 80020e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	3301      	adds	r3, #1
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	82fb      	strh	r3, [r7, #22]
 80020f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	f77f af23 	ble.w	8001f40 <main+0x100>
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80020fa:	f012 f90f 	bl	801431c <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80020fe:	f000 fc77 	bl	80029f0 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002102:	f000 fe35 	bl	8002d70 <MX_GPIO_Init>
	MX_ADC1_Init();
 8002106:	f000 fcdb 	bl	8002ac0 <MX_ADC1_Init>
	MX_TIM2_Init();
 800210a:	f000 fd3f 	bl	8002b8c <MX_TIM2_Init>
	MX_TIM4_Init();
 800210e:	f000 fd91 	bl	8002c34 <MX_TIM4_Init>
	MX_TIM9_Init();
 8002112:	f000 fde3 	bl	8002cdc <MX_TIM9_Init>
	MX_USART1_UART_Init();
 8002116:	f000 fe07 	bl	8002d28 <MX_USART1_UART_Init>
	MX_I2C2_Init();
 800211a:	f000 fd0d 	bl	8002b38 <MX_I2C2_Init>
	//MX_USB_DEVICE_Init();

	/* USER CODE BEGIN 2 */

	PRINTF("STEVAL-FCU001V1 FW rev.1.0 - Sep 2017\n\n");
 800211e:	4860      	ldr	r0, [pc, #384]	; (80022a0 <main+0x460>)
 8002120:	f7ff f9e0 	bl	80014e4 <myprintf>

	//  Initialize Onboard LED
	BSP_LED_Init(LED1);
 8002124:	2000      	movs	r0, #0
 8002126:	f004 f997 	bl	8006458 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 800212a:	2001      	movs	r0, #1
 800212c:	f004 f994 	bl	8006458 <BSP_LED_Init>
	BSP_LED_Off(LED1);
 8002130:	2000      	movs	r0, #0
 8002132:	f004 f9f1 	bl	8006518 <BSP_LED_Off>
	BSP_LED_Off(LED2);
 8002136:	2001      	movs	r0, #1
 8002138:	f004 f9ee 	bl	8006518 <BSP_LED_Off>

	/* Configure and disable all the Chip Select pins for sensors on SPI*/
	Sensor_IO_SPI_CS_Init_All();
 800213c:	f004 faa8 	bl	8006690 <Sensor_IO_SPI_CS_Init_All>

	/* Initialize and Enable the available sensors on SPI*/
	initializeAllSensors();
 8002140:	f001 fb1e 	bl	8003780 <initializeAllSensors>
	enableAllSensors();
 8002144:	f001 fb52 	bl	80037ec <enableAllSensors>

	/* look for the ToF sensor */
	DetectSensors();
 8002148:	f004 fe22 	bl	8006d90 <DetectSensors>
	SetupSingleShot(LONG_RANGE);
 800214c:	2000      	movs	r0, #0
 800214e:	f004 fe91 	bl	8006e74 <SetupSingleShot>
	/* FS 4g */
	/* Analog Filter Bandwith @ 1500Hz */
	/* ODR/2 low pass filtered sent to composite filter */
	/* Low pass filter enabled @ ODR/400 */
	//BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 1660.0);       /* ODR 1.6kHz */
	BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 6660.0);       /* ODR 6.6kHz */
 8002152:	4b54      	ldr	r3, [pc, #336]	; (80022a4 <main+0x464>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	ed9f 0a54 	vldr	s0, [pc, #336]	; 80022a8 <main+0x468>
 800215a:	4618      	mov	r0, r3
 800215c:	f005 f9ad 	bl	80074ba <BSP_ACCELERO_Set_ODR_Value>
	BSP_ACCELERO_Set_FS(LSM6DSL_X_0_handle, FS_MID);                   /* FS 4g */
 8002160:	4b50      	ldr	r3, [pc, #320]	; (80022a4 <main+0x464>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2102      	movs	r1, #2
 8002166:	4618      	mov	r0, r3
 8002168:	f005 f9cf 	bl	800750a <BSP_ACCELERO_Set_FS>
	//LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_4);   /* ODR/4 low pass filtered sent to composite filter */
	LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_2);   /* ODR/2 low pass filtered sent to composite filter */
 800216c:	4b4d      	ldr	r3, [pc, #308]	; (80022a4 <main+0x464>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2100      	movs	r1, #0
 8002172:	4618      	mov	r0, r3
 8002174:	f009 f9d4 	bl	800b520 <LSM6DSL_ACC_GYRO_W_InComposit>
	LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_LPF2_XL_ENABLE); /* Enable LPF2 filter in composite filter block */
 8002178:	4b4a      	ldr	r3, [pc, #296]	; (80022a4 <main+0x464>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	4618      	mov	r0, r3
 8002180:	f009 fa28 	bl	800b5d4 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>
	//LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV4); /* Low pass filter @ ODR/50 */
	LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV100); /* Low pass filter @ ODR/100 */
 8002184:	4b47      	ldr	r3, [pc, #284]	; (80022a4 <main+0x464>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2120      	movs	r1, #32
 800218a:	4618      	mov	r0, r3
 800218c:	f009 f9f5 	bl	800b57a <LSM6DSL_ACC_GYRO_W_HPCF_XL>
	//LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV400); /* Low pass filter @ ODR/400 */
	uint8_t tmp_6axis_reg_value;
	BSP_ACCELERO_Read_Reg(LSM6DSL_X_0_handle, 0x10, &tmp_6axis_reg_value);
 8002190:	4b44      	ldr	r3, [pc, #272]	; (80022a4 <main+0x464>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	1dfa      	adds	r2, r7, #7
 8002196:	2110      	movs	r1, #16
 8002198:	4618      	mov	r0, r3
 800219a:	f005 f9de 	bl	800755a <BSP_ACCELERO_Read_Reg>
	//tmp_6axis_reg_value = tmp_6axis_reg_value | 0x01;                             /* Set LSB to 1 >> Analog filter 400Hz*/
	tmp_6axis_reg_value = tmp_6axis_reg_value & 0xFE;                             /* Set LSB to 0 >> Analog filter 1500Hz*/
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	f023 0301 	bic.w	r3, r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	71fb      	strb	r3, [r7, #7]
	BSP_ACCELERO_Write_Reg(LSM6DSL_X_0_handle, 0x10, tmp_6axis_reg_value);
 80021a8:	4b3e      	ldr	r3, [pc, #248]	; (80022a4 <main+0x464>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	79fa      	ldrb	r2, [r7, #7]
 80021ae:	2110      	movs	r1, #16
 80021b0:	4618      	mov	r0, r3
 80021b2:	f005 fa00 	bl	80075b6 <BSP_ACCELERO_Write_Reg>

	/* Initialize settings for 6-axis MEMS Gyroscope */
	/* FS 2000dps */
	/* ODR 416Hz */
	/* LPF1 FTYPE set to 10b */
	LSM6DSL_ACC_GYRO_W_LP_BW_G(LSM6DSL_G_0_handle, LSM6DSL_ACC_GYRO_LP_G_NARROW); /* LPF1 FTYPE set to 10b */
 80021b6:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <main+0x46c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2101      	movs	r1, #1
 80021bc:	4618      	mov	r0, r3
 80021be:	f009 f982 	bl	800b4c6 <LSM6DSL_ACC_GYRO_W_LP_BW_G>
	BSP_GYRO_Write_Reg(LSM6DSL_G_0_handle, 0x11, 0x6C);                           /* Gyroscope settings: full scale 2000dps, ODR 416Hz */
 80021c2:	4b3a      	ldr	r3, [pc, #232]	; (80022ac <main+0x46c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	226c      	movs	r2, #108	; 0x6c
 80021c8:	2111      	movs	r1, #17
 80021ca:	4618      	mov	r0, r3
 80021cc:	f005 fb2d 	bl	800782a <BSP_GYRO_Write_Reg>

	/* Initialize settings for Magnetometer settings (By default after reset is in in idle mode) */
	/* Register CFG_REG_A 0x60 = 0x8c */
	/* Register 0x61 = 0x02 */
	BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x60, 0x8c);
 80021d0:	4b37      	ldr	r3, [pc, #220]	; (80022b0 <main+0x470>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	228c      	movs	r2, #140	; 0x8c
 80021d6:	2160      	movs	r1, #96	; 0x60
 80021d8:	4618      	mov	r0, r3
 80021da:	f005 fc30 	bl	8007a3e <BSP_MAGNETO_Write_Reg>
	BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x61, 0x02);
 80021de:	4b34      	ldr	r3, [pc, #208]	; (80022b0 <main+0x470>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2202      	movs	r2, #2
 80021e4:	2161      	movs	r1, #97	; 0x61
 80021e6:	4618      	mov	r0, r3
 80021e8:	f005 fc29 	bl	8007a3e <BSP_MAGNETO_Write_Reg>

	/* Initialize Remote control*/
	init_remote_control();
 80021ec:	f001 ff88 	bl	8004100 <init_remote_control>

	/* Initialize TIM2 for External Remocon RF receiver PWM Input*/
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 80021f0:	2100      	movs	r1, #0
 80021f2:	4830      	ldr	r0, [pc, #192]	; (80022b4 <main+0x474>)
 80021f4:	f017 f8fe 	bl	80193f4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 80021f8:	2104      	movs	r1, #4
 80021fa:	482e      	ldr	r0, [pc, #184]	; (80022b4 <main+0x474>)
 80021fc:	f017 f8fa 	bl	80193f4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 8002200:	2108      	movs	r1, #8
 8002202:	482c      	ldr	r0, [pc, #176]	; (80022b4 <main+0x474>)
 8002204:	f017 f8f6 	bl	80193f4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 8002208:	210c      	movs	r1, #12
 800220a:	482a      	ldr	r0, [pc, #168]	; (80022b4 <main+0x474>)
 800220c:	f017 f8f2 	bl	80193f4 <HAL_TIM_IC_Start_IT>

	/* Initialize TIM4 for Motors PWM Output*/
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8002210:	2100      	movs	r1, #0
 8002212:	4829      	ldr	r0, [pc, #164]	; (80022b8 <main+0x478>)
 8002214:	f017 f890 	bl	8019338 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8002218:	2104      	movs	r1, #4
 800221a:	4827      	ldr	r0, [pc, #156]	; (80022b8 <main+0x478>)
 800221c:	f017 f88c 	bl	8019338 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8002220:	2108      	movs	r1, #8
 8002222:	4825      	ldr	r0, [pc, #148]	; (80022b8 <main+0x478>)
 8002224:	f017 f888 	bl	8019338 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8002228:	210c      	movs	r1, #12
 800222a:	4823      	ldr	r0, [pc, #140]	; (80022b8 <main+0x478>)
 800222c:	f017 f884 	bl	8019338 <HAL_TIM_PWM_Start>

	/* Initialize General purpose TIM9 50Hz*/
	HAL_TIM_Base_Start_IT(&htim9);
 8002230:	4822      	ldr	r0, [pc, #136]	; (80022bc <main+0x47c>)
 8002232:	f017 f831 	bl	8019298 <HAL_TIM_Base_Start_IT>

	/* Initialize PID and set Motor PWM to zero */
	PIDControlInit(&pid);
 8002236:	4822      	ldr	r0, [pc, #136]	; (80022c0 <main+0x480>)
 8002238:	f7ff f98a 	bl	8001550 <PIDControlInit>
	set_motor_pwm_zero(&motor_pwm);
 800223c:	4821      	ldr	r0, [pc, #132]	; (80022c4 <main+0x484>)
 800223e:	f001 fe93 	bl	8003f68 <set_motor_pwm_zero>

	/* Setup a timer with 1ms interval */
	pid_interval = (int16_t)(PID_SAMPLING_TIME*1000.0f);
 8002242:	2301      	movs	r3, #1
 8002244:	81fb      	strh	r3, [r7, #14]
	SetupTimer(&tim, pid_interval);
 8002246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800224a:	4619      	mov	r1, r3
 800224c:	481e      	ldr	r0, [pc, #120]	; (80022c8 <main+0x488>)
 800224e:	f003 fecb 	bl	8005fe8 <SetupTimer>

	/* Start timer */
	StartTimer(&tim);
 8002252:	481d      	ldr	r0, [pc, #116]	; (80022c8 <main+0x488>)
 8002254:	f003 fedf 	bl	8006016 <StartTimer>
	ch = 0;
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <main+0x48c>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
	ch_flag = 0;
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <main+0x490>)
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]


	/* BLE communication */
	PRINTF("BLE communication initialization...\n\n");
 8002264:	481b      	ldr	r0, [pc, #108]	; (80022d4 <main+0x494>)
 8002266:	f7ff f93d 	bl	80014e4 <myprintf>
	BlueNRG_Init();
 800226a:	f001 faff 	bl	800386c <BlueNRG_Init>
	/* Initialize the BlueNRG Custom services */
	Init_BlueNRG_Custom_Services();
 800226e:	f001 fc3f 	bl	8003af0 <Init_BlueNRG_Custom_Services>


	/* Read initial value of Pressure and Temperature for Altitude estimation */
	BSP_PRESSURE_Get_Press(LPS22HB_P_0_handle, &press_zero_level);      /* Read the Pressure level when arming (0m reference) for altitude calculation */
 8002272:	4b19      	ldr	r3, [pc, #100]	; (80022d8 <main+0x498>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4919      	ldr	r1, [pc, #100]	; (80022dc <main+0x49c>)
 8002278:	4618      	mov	r0, r3
 800227a:	f005 fd27 	bl	8007ccc <BSP_PRESSURE_Get_Press>
	BSP_TEMPERATURE_Get_Temp(LPS22HB_T_0_handle, &temperature);         /* Read the Temperature when arming (0m reference) for altitude calculation */
 800227e:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <main+0x4a0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4918      	ldr	r1, [pc, #96]	; (80022e4 <main+0x4a4>)
 8002284:	4618      	mov	r0, r3
 8002286:	e02f      	b.n	80022e8 <main+0x4a8>
 8002288:	200013e4 	.word	0x200013e4
 800228c:	20001238 	.word	0x20001238
 8002290:	2000106c 	.word	0x2000106c
 8002294:	20001368 	.word	0x20001368
 8002298:	20000f98 	.word	0x20000f98
 800229c:	20000e90 	.word	0x20000e90
 80022a0:	0801f2a8 	.word	0x0801f2a8
 80022a4:	200007d0 	.word	0x200007d0
 80022a8:	45d02000 	.word	0x45d02000
 80022ac:	200007d4 	.word	0x200007d4
 80022b0:	200007d8 	.word	0x200007d8
 80022b4:	200011fc 	.word	0x200011fc
 80022b8:	20000e14 	.word	0x20000e14
 80022bc:	20001140 	.word	0x20001140
 80022c0:	20000d98 	.word	0x20000d98
 80022c4:	2000105c 	.word	0x2000105c
 80022c8:	200014f4 	.word	0x200014f4
 80022cc:	200013e3 	.word	0x200013e3
 80022d0:	20001048 	.word	0x20001048
 80022d4:	0801f2d0 	.word	0x0801f2d0
 80022d8:	200007dc 	.word	0x200007dc
 80022dc:	20001058 	.word	0x20001058
 80022e0:	200007e0 	.word	0x200007e0
 80022e4:	20000f7c 	.word	0x20000f7c
 80022e8:	f005 fe02 	bl	8007ef0 <BSP_TEMPERATURE_Get_Temp>
			//next time
			ToF_timeout = HAL_GetTick() + 1000;
		}
	}
*/
	actual = 0;
 80022ec:	4b21      	ldr	r3, [pc, #132]	; (8002374 <main+0x534>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	801a      	strh	r2, [r3, #0]
	reference = 0;
 80022f2:	4b21      	ldr	r3, [pc, #132]	; (8002378 <main+0x538>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	801a      	strh	r2, [r3, #0]
	pid_thr_integ = 0;
 80022f8:	4b20      	ldr	r3, [pc, #128]	; (800237c <main+0x53c>)
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if(HCI_ProcessEvent) {
 8002300:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <main+0x540>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d004      	beq.n	8002312 <main+0x4d2>
			HCI_ProcessEvent=0;
 8002308:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <main+0x540>)
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
			HCI_Process();
 800230e:	f01a fa39 	bl	801c784 <HCI_Process>
		}

		if(set_connectable){
 8002312:	4b1c      	ldr	r3, [pc, #112]	; (8002384 <main+0x544>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d004      	beq.n	8002324 <main+0x4e4>
			/* Now update the BLE advertize data and make the Board connectable */
			setConnectable();
 800231a:	f002 fea9 	bl	8005070 <setConnectable>
			set_connectable = FALSE;
 800231e:	4b19      	ldr	r3, [pc, #100]	; (8002384 <main+0x544>)
 8002320:	2200      	movs	r2, #0
 8002322:	701a      	strb	r2, [r3, #0]
			//next time
			ToF_timeout = HAL_GetTick() + 100;
		}
*/

		if (tim9_event_flag == 1)
 8002324:	4b18      	ldr	r3, [pc, #96]	; (8002388 <main+0x548>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b01      	cmp	r3, #1
 800232a:	f040 82c2 	bne.w	80028b2 <main+0xa72>
		{     // Timer9 event: frequency 800Hz
			tim9_event_flag = 0;
 800232e:	4b16      	ldr	r3, [pc, #88]	; (8002388 <main+0x548>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]

			count1++;
 8002334:	4b15      	ldr	r3, [pc, #84]	; (800238c <main+0x54c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3301      	adds	r3, #1
 800233a:	4a14      	ldr	r2, [pc, #80]	; (800238c <main+0x54c>)
 800233c:	6013      	str	r3, [r2, #0]

			acc_ahrs.AXIS_X = 0;
 800233e:	4b14      	ldr	r3, [pc, #80]	; (8002390 <main+0x550>)
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
			acc_ahrs.AXIS_Y = 0;
 8002346:	4b12      	ldr	r3, [pc, #72]	; (8002390 <main+0x550>)
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	605a      	str	r2, [r3, #4]
			acc_ahrs.AXIS_Z = 0;
 800234e:	4b10      	ldr	r3, [pc, #64]	; (8002390 <main+0x550>)
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
			gyro_ahrs.AXIS_X = 0;
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <main+0x554>)
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
			gyro_ahrs.AXIS_Y = 0;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <main+0x554>)
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	605a      	str	r2, [r3, #4]
			gyro_ahrs.AXIS_Z = 0;
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <main+0x554>)
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	609a      	str	r2, [r3, #8]

			for(i=0;i<FIFO_Order;i++)
 800236e:	2300      	movs	r3, #0
 8002370:	82fb      	strh	r3, [r7, #22]
 8002372:	e087      	b.n	8002484 <main+0x644>
 8002374:	200011a0 	.word	0x200011a0
 8002378:	20000e8c 	.word	0x20000e8c
 800237c:	200007b8 	.word	0x200007b8
 8002380:	200007c4 	.word	0x200007c4
 8002384:	20000020 	.word	0x20000020
 8002388:	200007f4 	.word	0x200007f4
 800238c:	20000810 	.word	0x20000810
 8002390:	20000f8c 	.word	0x20000f8c
 8002394:	20000f70 	.word	0x20000f70
			{
				acc_ahrs.AXIS_X += acc_ahrs_FIFO[i].AXIS_X;
 8002398:	4bbb      	ldr	r3, [pc, #748]	; (8002688 <main+0x848>)
 800239a:	ed93 7a00 	vldr	s14, [r3]
 800239e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80023a2:	49ba      	ldr	r1, [pc, #744]	; (800268c <main+0x84c>)
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	edd3 7a00 	vldr	s15, [r3]
 80023b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b6:	4bb4      	ldr	r3, [pc, #720]	; (8002688 <main+0x848>)
 80023b8:	edc3 7a00 	vstr	s15, [r3]
				acc_ahrs.AXIS_Y += acc_ahrs_FIFO[i].AXIS_Y;
 80023bc:	4bb2      	ldr	r3, [pc, #712]	; (8002688 <main+0x848>)
 80023be:	ed93 7a01 	vldr	s14, [r3, #4]
 80023c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80023c6:	49b1      	ldr	r1, [pc, #708]	; (800268c <main+0x84c>)
 80023c8:	4613      	mov	r3, r2
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	4413      	add	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	440b      	add	r3, r1
 80023d2:	3304      	adds	r3, #4
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023dc:	4baa      	ldr	r3, [pc, #680]	; (8002688 <main+0x848>)
 80023de:	edc3 7a01 	vstr	s15, [r3, #4]
				acc_ahrs.AXIS_Z += acc_ahrs_FIFO[i].AXIS_Z;
 80023e2:	4ba9      	ldr	r3, [pc, #676]	; (8002688 <main+0x848>)
 80023e4:	ed93 7a02 	vldr	s14, [r3, #8]
 80023e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80023ec:	49a7      	ldr	r1, [pc, #668]	; (800268c <main+0x84c>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	3308      	adds	r3, #8
 80023fa:	edd3 7a00 	vldr	s15, [r3]
 80023fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002402:	4ba1      	ldr	r3, [pc, #644]	; (8002688 <main+0x848>)
 8002404:	edc3 7a02 	vstr	s15, [r3, #8]
				gyro_ahrs.AXIS_X += gyro_ahrs_FIFO[i].AXIS_X;
 8002408:	4ba1      	ldr	r3, [pc, #644]	; (8002690 <main+0x850>)
 800240a:	ed93 7a00 	vldr	s14, [r3]
 800240e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002412:	49a0      	ldr	r1, [pc, #640]	; (8002694 <main+0x854>)
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	edd3 7a00 	vldr	s15, [r3]
 8002422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002426:	4b9a      	ldr	r3, [pc, #616]	; (8002690 <main+0x850>)
 8002428:	edc3 7a00 	vstr	s15, [r3]
				gyro_ahrs.AXIS_Y += gyro_ahrs_FIFO[i].AXIS_Y;
 800242c:	4b98      	ldr	r3, [pc, #608]	; (8002690 <main+0x850>)
 800242e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002432:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002436:	4997      	ldr	r1, [pc, #604]	; (8002694 <main+0x854>)
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	3304      	adds	r3, #4
 8002444:	edd3 7a00 	vldr	s15, [r3]
 8002448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800244c:	4b90      	ldr	r3, [pc, #576]	; (8002690 <main+0x850>)
 800244e:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro_ahrs.AXIS_Z += gyro_ahrs_FIFO[i].AXIS_Z;
 8002452:	4b8f      	ldr	r3, [pc, #572]	; (8002690 <main+0x850>)
 8002454:	ed93 7a02 	vldr	s14, [r3, #8]
 8002458:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800245c:	498d      	ldr	r1, [pc, #564]	; (8002694 <main+0x854>)
 800245e:	4613      	mov	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	4413      	add	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	3308      	adds	r3, #8
 800246a:	edd3 7a00 	vldr	s15, [r3]
 800246e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002472:	4b87      	ldr	r3, [pc, #540]	; (8002690 <main+0x850>)
 8002474:	edc3 7a02 	vstr	s15, [r3, #8]
			for(i=0;i<FIFO_Order;i++)
 8002478:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800247c:	b29b      	uxth	r3, r3
 800247e:	3301      	adds	r3, #1
 8002480:	b29b      	uxth	r3, r3
 8002482:	82fb      	strh	r3, [r7, #22]
 8002484:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002488:	2b04      	cmp	r3, #4
 800248a:	dd85      	ble.n	8002398 <main+0x558>
			}

			acc_ahrs.AXIS_X *=FIFO_Order_Recip;
 800248c:	4b7e      	ldr	r3, [pc, #504]	; (8002688 <main+0x848>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe f859 	bl	8000548 <__aeabi_f2d>
 8002496:	a37a      	add	r3, pc, #488	; (adr r3, 8002680 <main+0x840>)
 8002498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249c:	f7fe f8ac 	bl	80005f8 <__aeabi_dmul>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4610      	mov	r0, r2
 80024a6:	4619      	mov	r1, r3
 80024a8:	f7fe fb56 	bl	8000b58 <__aeabi_d2f>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4a76      	ldr	r2, [pc, #472]	; (8002688 <main+0x848>)
 80024b0:	6013      	str	r3, [r2, #0]
			acc_ahrs.AXIS_Y *=FIFO_Order_Recip;
 80024b2:	4b75      	ldr	r3, [pc, #468]	; (8002688 <main+0x848>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7fe f846 	bl	8000548 <__aeabi_f2d>
 80024bc:	a370      	add	r3, pc, #448	; (adr r3, 8002680 <main+0x840>)
 80024be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c2:	f7fe f899 	bl	80005f8 <__aeabi_dmul>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4610      	mov	r0, r2
 80024cc:	4619      	mov	r1, r3
 80024ce:	f7fe fb43 	bl	8000b58 <__aeabi_d2f>
 80024d2:	4603      	mov	r3, r0
 80024d4:	4a6c      	ldr	r2, [pc, #432]	; (8002688 <main+0x848>)
 80024d6:	6053      	str	r3, [r2, #4]
			acc_ahrs.AXIS_Z *=FIFO_Order_Recip;
 80024d8:	4b6b      	ldr	r3, [pc, #428]	; (8002688 <main+0x848>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fe f833 	bl	8000548 <__aeabi_f2d>
 80024e2:	a367      	add	r3, pc, #412	; (adr r3, 8002680 <main+0x840>)
 80024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e8:	f7fe f886 	bl	80005f8 <__aeabi_dmul>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f7fe fb30 	bl	8000b58 <__aeabi_d2f>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4a63      	ldr	r2, [pc, #396]	; (8002688 <main+0x848>)
 80024fc:	6093      	str	r3, [r2, #8]
			gyro_ahrs.AXIS_X *=FIFO_Order_Recip;
 80024fe:	4b64      	ldr	r3, [pc, #400]	; (8002690 <main+0x850>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4618      	mov	r0, r3
 8002504:	f7fe f820 	bl	8000548 <__aeabi_f2d>
 8002508:	a35d      	add	r3, pc, #372	; (adr r3, 8002680 <main+0x840>)
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	f7fe f873 	bl	80005f8 <__aeabi_dmul>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4610      	mov	r0, r2
 8002518:	4619      	mov	r1, r3
 800251a:	f7fe fb1d 	bl	8000b58 <__aeabi_d2f>
 800251e:	4603      	mov	r3, r0
 8002520:	4a5b      	ldr	r2, [pc, #364]	; (8002690 <main+0x850>)
 8002522:	6013      	str	r3, [r2, #0]
			gyro_ahrs.AXIS_Y *=FIFO_Order_Recip;
 8002524:	4b5a      	ldr	r3, [pc, #360]	; (8002690 <main+0x850>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	4618      	mov	r0, r3
 800252a:	f7fe f80d 	bl	8000548 <__aeabi_f2d>
 800252e:	a354      	add	r3, pc, #336	; (adr r3, 8002680 <main+0x840>)
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	f7fe f860 	bl	80005f8 <__aeabi_dmul>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	f7fe fb0a 	bl	8000b58 <__aeabi_d2f>
 8002544:	4603      	mov	r3, r0
 8002546:	4a52      	ldr	r2, [pc, #328]	; (8002690 <main+0x850>)
 8002548:	6053      	str	r3, [r2, #4]
			gyro_ahrs.AXIS_Z *=FIFO_Order_Recip;
 800254a:	4b51      	ldr	r3, [pc, #324]	; (8002690 <main+0x850>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	4618      	mov	r0, r3
 8002550:	f7fd fffa 	bl	8000548 <__aeabi_f2d>
 8002554:	a34a      	add	r3, pc, #296	; (adr r3, 8002680 <main+0x840>)
 8002556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255a:	f7fe f84d 	bl	80005f8 <__aeabi_dmul>
 800255e:	4602      	mov	r2, r0
 8002560:	460b      	mov	r3, r1
 8002562:	4610      	mov	r0, r2
 8002564:	4619      	mov	r1, r3
 8002566:	f7fe faf7 	bl	8000b58 <__aeabi_d2f>
 800256a:	4603      	mov	r3, r0
 800256c:	4a48      	ldr	r2, [pc, #288]	; (8002690 <main+0x850>)
 800256e:	6093      	str	r3, [r2, #8]


			acc_fil_int.AXIS_X = (int32_t) acc_ahrs.AXIS_X;
 8002570:	4b45      	ldr	r3, [pc, #276]	; (8002688 <main+0x848>)
 8002572:	edd3 7a00 	vldr	s15, [r3]
 8002576:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800257a:	ee17 2a90 	vmov	r2, s15
 800257e:	4b46      	ldr	r3, [pc, #280]	; (8002698 <main+0x858>)
 8002580:	601a      	str	r2, [r3, #0]
			acc_fil_int.AXIS_Y = (int32_t) acc_ahrs.AXIS_Y;
 8002582:	4b41      	ldr	r3, [pc, #260]	; (8002688 <main+0x848>)
 8002584:	edd3 7a01 	vldr	s15, [r3, #4]
 8002588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800258c:	ee17 2a90 	vmov	r2, s15
 8002590:	4b41      	ldr	r3, [pc, #260]	; (8002698 <main+0x858>)
 8002592:	605a      	str	r2, [r3, #4]
			acc_fil_int.AXIS_Z = (int32_t) acc_ahrs.AXIS_Z;
 8002594:	4b3c      	ldr	r3, [pc, #240]	; (8002688 <main+0x848>)
 8002596:	edd3 7a02 	vldr	s15, [r3, #8]
 800259a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800259e:	ee17 2a90 	vmov	r2, s15
 80025a2:	4b3d      	ldr	r3, [pc, #244]	; (8002698 <main+0x858>)
 80025a4:	609a      	str	r2, [r3, #8]
			gyro_fil_int.AXIS_X = (int32_t) gyro_ahrs.AXIS_X;
 80025a6:	4b3a      	ldr	r3, [pc, #232]	; (8002690 <main+0x850>)
 80025a8:	edd3 7a00 	vldr	s15, [r3]
 80025ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025b0:	ee17 2a90 	vmov	r2, s15
 80025b4:	4b39      	ldr	r3, [pc, #228]	; (800269c <main+0x85c>)
 80025b6:	601a      	str	r2, [r3, #0]
			gyro_fil_int.AXIS_Y = (int32_t) gyro_ahrs.AXIS_Y;
 80025b8:	4b35      	ldr	r3, [pc, #212]	; (8002690 <main+0x850>)
 80025ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80025be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025c2:	ee17 2a90 	vmov	r2, s15
 80025c6:	4b35      	ldr	r3, [pc, #212]	; (800269c <main+0x85c>)
 80025c8:	605a      	str	r2, [r3, #4]
			gyro_fil_int.AXIS_Z = (int32_t) gyro_ahrs.AXIS_Z;
 80025ca:	4b31      	ldr	r3, [pc, #196]	; (8002690 <main+0x850>)
 80025cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80025d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025d4:	ee17 2a90 	vmov	r2, s15
 80025d8:	4b30      	ldr	r3, [pc, #192]	; (800269c <main+0x85c>)
 80025da:	609a      	str	r2, [r3, #8]


			//PRINTF("%f %f %f %f\n", acc_ahrs.AXIS_X, acc_ahrs.AXIS_Y, gyro_ahrs.AXIS_X, gyro_ahrs.AXIS_Y);

			// AHRS update, quaternion & true gyro data are stored in ahrs
			ahrs_fusion_ag(&acc_ahrs, &gyro_ahrs, &ahrs);
 80025dc:	4a30      	ldr	r2, [pc, #192]	; (80026a0 <main+0x860>)
 80025de:	492c      	ldr	r1, [pc, #176]	; (8002690 <main+0x850>)
 80025e0:	4829      	ldr	r0, [pc, #164]	; (8002688 <main+0x848>)
 80025e2:	f7fe fcbd 	bl	8000f60 <ahrs_fusion_ag>

			// Calculate euler angle drone
			QuaternionToEuler(&ahrs.q, &euler_ahrs);
 80025e6:	492f      	ldr	r1, [pc, #188]	; (80026a4 <main+0x864>)
 80025e8:	482d      	ldr	r0, [pc, #180]	; (80026a0 <main+0x860>)
 80025ea:	f001 fcd7 	bl	8003f9c <QuaternionToEuler>

			//          gRUD = (joydata[3]-128)*(-13);
			//          gTHR = joydata[4]*13;
			//          gAIL = (joydata[5]-128)*(-13);
			//          gELE = (joydata[6]-128)*13;
			gRUD = (joydata[2]-128)*(-13);
 80025ee:	4b2e      	ldr	r3, [pc, #184]	; (80026a8 <main+0x868>)
 80025f0:	789b      	ldrb	r3, [r3, #2]
 80025f2:	3b80      	subs	r3, #128	; 0x80
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	461a      	mov	r2, r3
 80025f8:	0312      	lsls	r2, r2, #12
 80025fa:	1ad2      	subs	r2, r2, r3
 80025fc:	00d2      	lsls	r2, r2, #3
 80025fe:	441a      	add	r2, r3
 8002600:	0052      	lsls	r2, r2, #1
 8002602:	4413      	add	r3, r2
 8002604:	b29b      	uxth	r3, r3
 8002606:	b21a      	sxth	r2, r3
 8002608:	4b28      	ldr	r3, [pc, #160]	; (80026ac <main+0x86c>)
 800260a:	801a      	strh	r2, [r3, #0]
			gTHR = joydata[3]*13;
 800260c:	4b26      	ldr	r3, [pc, #152]	; (80026a8 <main+0x868>)
 800260e:	78db      	ldrb	r3, [r3, #3]
 8002610:	b29b      	uxth	r3, r3
 8002612:	461a      	mov	r2, r3
 8002614:	0052      	lsls	r2, r2, #1
 8002616:	441a      	add	r2, r3
 8002618:	0092      	lsls	r2, r2, #2
 800261a:	4413      	add	r3, r2
 800261c:	b29b      	uxth	r3, r3
 800261e:	b21a      	sxth	r2, r3
 8002620:	4b23      	ldr	r3, [pc, #140]	; (80026b0 <main+0x870>)
 8002622:	801a      	strh	r2, [r3, #0]
			gAIL = (joydata[4]-128)*(-7);
 8002624:	4b20      	ldr	r3, [pc, #128]	; (80026a8 <main+0x868>)
 8002626:	791b      	ldrb	r3, [r3, #4]
 8002628:	3b80      	subs	r3, #128	; 0x80
 800262a:	b29b      	uxth	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	b29b      	uxth	r3, r3
 8002634:	b21a      	sxth	r2, r3
 8002636:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <main+0x874>)
 8002638:	801a      	strh	r2, [r3, #0]
			gELE = (joydata[5]-128)*7;
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <main+0x868>)
 800263c:	795b      	ldrb	r3, [r3, #5]
 800263e:	3b80      	subs	r3, #128	; 0x80
 8002640:	b29b      	uxth	r3, r3
 8002642:	461a      	mov	r2, r3
 8002644:	00d2      	lsls	r2, r2, #3
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	b29b      	uxth	r3, r3
 800264a:	b21a      	sxth	r2, r3
 800264c:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <main+0x878>)
 800264e:	801a      	strh	r2, [r3, #0]
			/* joydata[6]: seek bar data*/
			/* joydata[7]: additional button data
                        first bit: Takeoff (0 = Land,  1 = Takeoff)
                        second bit: Calibration When it changes status is active
                        third bit: Arming (0 = Disarmed,  1 = Armed) */
			gJoystick_status = joydata[7];
 8002650:	4b15      	ldr	r3, [pc, #84]	; (80026a8 <main+0x868>)
 8002652:	79db      	ldrb	r3, [r3, #7]
 8002654:	b21a      	sxth	r2, r3
 8002656:	4b19      	ldr	r3, [pc, #100]	; (80026bc <main+0x87c>)
 8002658:	801a      	strh	r2, [r3, #0]
			if ((gJoystick_status&0x04)==0x04){
 800265a:	4b18      	ldr	r3, [pc, #96]	; (80026bc <main+0x87c>)
 800265c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002660:	b29b      	uxth	r3, r3
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d02e      	beq.n	80026c8 <main+0x888>
				rc_enable_motor = 1;
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <main+0x880>)
 800266c:	2201      	movs	r2, #1
 800266e:	601a      	str	r2, [r3, #0]
				fly_ready = 1;
 8002670:	4b14      	ldr	r3, [pc, #80]	; (80026c4 <main+0x884>)
 8002672:	2201      	movs	r2, #1
 8002674:	601a      	str	r2, [r3, #0]
				BSP_LED_On(LED2);
 8002676:	2001      	movs	r0, #1
 8002678:	f003 ff34 	bl	80064e4 <BSP_LED_On>
 800267c:	e02a      	b.n	80026d4 <main+0x894>
 800267e:	bf00      	nop
 8002680:	9999999a 	.word	0x9999999a
 8002684:	3fc99999 	.word	0x3fc99999
 8002688:	20000f8c 	.word	0x20000f8c
 800268c:	20000e50 	.word	0x20000e50
 8002690:	20000f70 	.word	0x20000f70
 8002694:	20000f28 	.word	0x20000f28
 8002698:	20001030 	.word	0x20001030
 800269c:	20000f80 	.word	0x20000f80
 80026a0:	20000cdc 	.word	0x20000cdc
 80026a4:	20001424 	.word	0x20001424
 80026a8:	200007c8 	.word	0x200007c8
 80026ac:	200014b6 	.word	0x200014b6
 80026b0:	20001462 	.word	0x20001462
 80026b4:	20001464 	.word	0x20001464
 80026b8:	20001460 	.word	0x20001460
 80026bc:	20000fdc 	.word	0x20000fdc
 80026c0:	200007e8 	.word	0x200007e8
 80026c4:	200007f0 	.word	0x200007f0
			}
			else {
				rc_enable_motor = 0;
 80026c8:	4ba9      	ldr	r3, [pc, #676]	; (8002970 <main+0xb30>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
				fly_ready = 0;
 80026ce:	4ba9      	ldr	r3, [pc, #676]	; (8002974 <main+0xb34>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
			}


			if (connected){
 80026d4:	4ba8      	ldr	r3, [pc, #672]	; (8002978 <main+0xb38>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d009      	beq.n	80026f0 <main+0x8b0>
				rc_connection_flag = 1;                       /* BLE Remocon connected flag for enabling motor output */
 80026dc:	4ba7      	ldr	r3, [pc, #668]	; (800297c <main+0xb3c>)
 80026de:	2201      	movs	r2, #1
 80026e0:	701a      	strb	r2, [r3, #0]
				SendMotionData();
 80026e2:	f001 fa43 	bl	8003b6c <SendMotionData>
				SendBattEnvData();
 80026e6:	f001 fa73 	bl	8003bd0 <SendBattEnvData>
				SendArmingData();
 80026ea:	f001 fb87 	bl	8003dfc <SendArmingData>
 80026ee:	e011      	b.n	8002714 <main+0x8d4>
			}
			else{
				rc_connection_flag = 0;
 80026f0:	4ba2      	ldr	r3, [pc, #648]	; (800297c <main+0xb3c>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
				gTHR=0;
 80026f6:	4ba2      	ldr	r3, [pc, #648]	; (8002980 <main+0xb40>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	801a      	strh	r2, [r3, #0]
				rc_enable_motor = 0;
 80026fc:	4b9c      	ldr	r3, [pc, #624]	; (8002970 <main+0xb30>)
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
				fly_ready = 0;
 8002702:	4b9c      	ldr	r3, [pc, #624]	; (8002974 <main+0xb34>)
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
				BSP_LED_Off(LED1);
 8002708:	2000      	movs	r0, #0
 800270a:	f003 ff05 	bl	8006518 <BSP_LED_Off>
				BSP_LED_Off(LED2);
 800270e:	2001      	movs	r0, #1
 8002710:	f003 ff02 	bl	8006518 <BSP_LED_Off>
			}
	*		*/

			/* calibrate sensors */
			/* only when disarmed */
			if ((fly_ready == 0) && (sensor_init_cali == 1)){
 8002714:	4b97      	ldr	r3, [pc, #604]	; (8002974 <main+0xb34>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d133      	bne.n	8002784 <main+0x944>
 800271c:	4b99      	ldr	r3, [pc, #612]	; (8002984 <main+0xb44>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d12f      	bne.n	8002784 <main+0x944>
				if ( (gTHR == 0) && (gELE*13/7 < - RC_CAL_THRESHOLD) && (gAIL*13/7 > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 8002724:	4b96      	ldr	r3, [pc, #600]	; (8002980 <main+0xb40>)
 8002726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d12a      	bne.n	8002784 <main+0x944>
 800272e:	4b96      	ldr	r3, [pc, #600]	; (8002988 <main+0xb48>)
 8002730:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002734:	461a      	mov	r2, r3
 8002736:	4613      	mov	r3, r2
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	4a92      	ldr	r2, [pc, #584]	; (800298c <main+0xb4c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	da1e      	bge.n	8002784 <main+0x944>
 8002746:	4b92      	ldr	r3, [pc, #584]	; (8002990 <main+0xb50>)
 8002748:	f9b3 3000 	ldrsh.w	r3, [r3]
 800274c:	461a      	mov	r2, r3
 800274e:	4613      	mov	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	f241 52e6 	movw	r2, #5606	; 0x15e6
 800275c:	4293      	cmp	r3, r2
 800275e:	dd11      	ble.n	8002784 <main+0x944>
 8002760:	4b8c      	ldr	r3, [pc, #560]	; (8002994 <main+0xb54>)
 8002762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002766:	f513 7f48 	cmn.w	r3, #800	; 0x320
 800276a:	da0b      	bge.n	8002784 <main+0x944>
				{
					//sensor_init_cali = 0;
					rc_cal_flag = 1;
 800276c:	4b8a      	ldr	r3, [pc, #552]	; (8002998 <main+0xb58>)
 800276e:	2201      	movs	r2, #1
 8002770:	601a      	str	r2, [r3, #0]
					BSP_LED_On(LED1);
 8002772:	2000      	movs	r0, #0
 8002774:	f003 feb6 	bl	80064e4 <BSP_LED_On>
					first = 0x1;
 8002778:	4b88      	ldr	r3, [pc, #544]	; (800299c <main+0xb5c>)
 800277a:	2201      	movs	r2, #1
 800277c:	801a      	strh	r2, [r3, #0]
					active = 0x0;
 800277e:	4b88      	ldr	r3, [pc, #544]	; (80029a0 <main+0xb60>)
 8002780:	2200      	movs	r2, #0
 8002782:	801a      	strh	r2, [r3, #0]
				}
			}

			if((joydata[7]&0x02)==0x02){
 8002784:	4b87      	ldr	r3, [pc, #540]	; (80029a4 <main+0xb64>)
 8002786:	79db      	ldrb	r3, [r3, #7]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00d      	beq.n	80027ac <main+0x96c>
				hover_flag = hover_flag ^ 0x1;
 8002790:	4b85      	ldr	r3, [pc, #532]	; (80029a8 <main+0xb68>)
 8002792:	881b      	ldrh	r3, [r3, #0]
 8002794:	f083 0301 	eor.w	r3, r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b83      	ldr	r3, [pc, #524]	; (80029a8 <main+0xb68>)
 800279c:	801a      	strh	r2, [r3, #0]
				joydata[7] &= 0xFD;
 800279e:	4b81      	ldr	r3, [pc, #516]	; (80029a4 <main+0xb64>)
 80027a0:	79db      	ldrb	r3, [r3, #7]
 80027a2:	f023 0302 	bic.w	r3, r3, #2
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	4b7e      	ldr	r3, [pc, #504]	; (80029a4 <main+0xb64>)
 80027aa:	71da      	strb	r2, [r3, #7]
			}
#endif


			// Get target euler angle from remote control
			GetTargetEulerAngle(&euler_rc, &euler_ahrs);
 80027ac:	497f      	ldr	r1, [pc, #508]	; (80029ac <main+0xb6c>)
 80027ae:	4880      	ldr	r0, [pc, #512]	; (80029b0 <main+0xb70>)
 80027b0:	f001 fd8e 	bl	80042d0 <GetTargetEulerAngle>
				//next time
				ToF_timeout = HAL_GetTick() + 1000;
			}
*/

			if (hover_flag){
 80027b4:	4b7c      	ldr	r3, [pc, #496]	; (80029a8 <main+0xb68>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d021      	beq.n	8002800 <main+0x9c0>
				if (HAL_GetTick() > ToF_timeout){
 80027bc:	f011 fdfa 	bl	80143b4 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	4b7c      	ldr	r3, [pc, #496]	; (80029b4 <main+0xb74>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d91d      	bls.n	8002806 <main+0x9c6>
					active = 0x1;
 80027ca:	4b75      	ldr	r3, [pc, #468]	; (80029a0 <main+0xb60>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	801a      	strh	r2, [r3, #0]
					actual =  BSP_ToF_Get_Distance();
 80027d0:	f004 fc80 	bl	80070d4 <BSP_ToF_Get_Distance>
 80027d4:	4603      	mov	r3, r0
 80027d6:	461a      	mov	r2, r3
 80027d8:	4b77      	ldr	r3, [pc, #476]	; (80029b8 <main+0xb78>)
 80027da:	801a      	strh	r2, [r3, #0]

					//setting reference
					if (first){
 80027dc:	4b6f      	ldr	r3, [pc, #444]	; (800299c <main+0xb5c>)
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <main+0x9b0>
						reference = 20;
 80027e4:	4b75      	ldr	r3, [pc, #468]	; (80029bc <main+0xb7c>)
 80027e6:	2214      	movs	r2, #20
 80027e8:	801a      	strh	r2, [r3, #0]
						first = 0x0;
 80027ea:	4b6c      	ldr	r3, [pc, #432]	; (800299c <main+0xb5c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	801a      	strh	r2, [r3, #0]
					}
					//PRINTF("Actual: %d,      Reference: %d\r\n", actual, reference);
					ToF_timeout = HAL_GetTick() + 500;
 80027f0:	f011 fde0 	bl	80143b4 <HAL_GetTick>
 80027f4:	4603      	mov	r3, r0
 80027f6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80027fa:	4a6e      	ldr	r2, [pc, #440]	; (80029b4 <main+0xb74>)
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	e002      	b.n	8002806 <main+0x9c6>
				}
			}
			else{
				active = 0x0;
 8002800:	4b67      	ldr	r3, [pc, #412]	; (80029a0 <main+0xb60>)
 8002802:	2200      	movs	r2, #0
 8002804:	801a      	strh	r2, [r3, #0]
			}
			//PRINTF("Hover flag: %d,       Distance active: %d\r\n", hover_flag, active);



			if(gTHR<MIN_THR)
 8002806:	4b5e      	ldr	r3, [pc, #376]	; (8002980 <main+0xb40>)
 8002808:	f9b3 3000 	ldrsh.w	r3, [r3]
 800280c:	2bc7      	cmp	r3, #199	; 0xc7
 800280e:	dc07      	bgt.n	8002820 <main+0x9e0>
			{
				euler_ahrs_offset.thx = 0;
 8002810:	4b6b      	ldr	r3, [pc, #428]	; (80029c0 <main+0xb80>)
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
				euler_ahrs_offset.thy = 0;
 8002818:	4b69      	ldr	r3, [pc, #420]	; (80029c0 <main+0xb80>)
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	605a      	str	r2, [r3, #4]
			}

			Fly_origin.X_Degree = (int16_t)(euler_ahrs.thx * 5730);
 8002820:	4b62      	ldr	r3, [pc, #392]	; (80029ac <main+0xb6c>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80029c4 <main+0xb84>
 800282a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800282e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002832:	ee17 3a90 	vmov	r3, s15
 8002836:	b21a      	sxth	r2, r3
 8002838:	4b63      	ldr	r3, [pc, #396]	; (80029c8 <main+0xb88>)
 800283a:	801a      	strh	r2, [r3, #0]
			Fly_origin.Y_Degree = (int16_t)(euler_ahrs.thy * 5730);
 800283c:	4b5b      	ldr	r3, [pc, #364]	; (80029ac <main+0xb6c>)
 800283e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002842:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80029c4 <main+0xb84>
 8002846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800284a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800284e:	ee17 3a90 	vmov	r3, s15
 8002852:	b21a      	sxth	r2, r3
 8002854:	4b5c      	ldr	r3, [pc, #368]	; (80029c8 <main+0xb88>)
 8002856:	805a      	strh	r2, [r3, #2]
			Fly_origin.Z_Degree = (int16_t)(euler_ahrs.thz * 5730);
 8002858:	4b54      	ldr	r3, [pc, #336]	; (80029ac <main+0xb6c>)
 800285a:	edd3 7a02 	vldr	s15, [r3, #8]
 800285e:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80029c4 <main+0xb84>
 8002862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800286a:	ee17 3a90 	vmov	r3, s15
 800286e:	b21a      	sxth	r2, r3
 8002870:	4b55      	ldr	r3, [pc, #340]	; (80029c8 <main+0xb88>)
 8002872:	809a      	strh	r2, [r3, #4]


			if(gTHR<MIN_THR)
 8002874:	4b42      	ldr	r3, [pc, #264]	; (8002980 <main+0xb40>)
 8002876:	f9b3 3000 	ldrsh.w	r3, [r3]
 800287a:	2bc7      	cmp	r3, #199	; 0xc7
 800287c:	dc07      	bgt.n	800288e <main+0xa4e>
			{
				euler_rc.thz = 0;
 800287e:	4b4c      	ldr	r3, [pc, #304]	; (80029b0 <main+0xb70>)
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
				euler_ahrs.thz = 0;
 8002886:	4b49      	ldr	r3, [pc, #292]	; (80029ac <main+0xb6c>)
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	609a      	str	r2, [r3, #8]
			}

			euler_rc_fil.thx = euler_rc.thx;
 800288e:	4b48      	ldr	r3, [pc, #288]	; (80029b0 <main+0xb70>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a4e      	ldr	r2, [pc, #312]	; (80029cc <main+0xb8c>)
 8002894:	6013      	str	r3, [r2, #0]
			euler_rc_fil.thy = euler_rc.thy;
 8002896:	4b46      	ldr	r3, [pc, #280]	; (80029b0 <main+0xb70>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4a4c      	ldr	r2, [pc, #304]	; (80029cc <main+0xb8c>)
 800289c:	6053      	str	r3, [r2, #4]
			euler_rc_fil.thz = euler_rc.thz;
 800289e:	4b44      	ldr	r3, [pc, #272]	; (80029b0 <main+0xb70>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	4a4a      	ldr	r2, [pc, #296]	; (80029cc <main+0xb8c>)
 80028a4:	6093      	str	r3, [r2, #8]

			FlightControlPID_OuterLoop(&euler_rc_fil, &euler_ahrs, &ahrs, &pid);
 80028a6:	4b4a      	ldr	r3, [pc, #296]	; (80029d0 <main+0xb90>)
 80028a8:	4a4a      	ldr	r2, [pc, #296]	; (80029d4 <main+0xb94>)
 80028aa:	4940      	ldr	r1, [pc, #256]	; (80029ac <main+0xb6c>)
 80028ac:	4847      	ldr	r0, [pc, #284]	; (80029cc <main+0xb8c>)
 80028ae:	f7fe fed1 	bl	8001654 <FlightControlPID_OuterLoop>
			//PRINTF("Magnetometer X = %d\tY = %d\tZ = %d\n\n", mag.AXIS_X, mag.AXIS_Y, mag.AXIS_Z);


		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_SET)
 80028b2:	2102      	movs	r1, #2
 80028b4:	4848      	ldr	r0, [pc, #288]	; (80029d8 <main+0xb98>)
 80028b6:	f012 fc75 	bl	80151a4 <HAL_GPIO_ReadPin>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d102      	bne.n	80028c6 <main+0xa86>
		{
			ch_flag = 1;
 80028c0:	4b46      	ldr	r3, [pc, #280]	; (80029dc <main+0xb9c>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	701a      	strb	r2, [r3, #0]
		}

		if (isTimerEventExist(&tim))    // Check if a timer event is present
 80028c6:	4846      	ldr	r0, [pc, #280]	; (80029e0 <main+0xba0>)
 80028c8:	f003 fbe6 	bl	8006098 <isTimerEventExist>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d033      	beq.n	800293a <main+0xafa>
		{

			ClearTimer(&tim);           // Clear current event;
 80028d2:	4843      	ldr	r0, [pc, #268]	; (80029e0 <main+0xba0>)
 80028d4:	f003 fbb2 	bl	800603c <ClearTimer>

			count2++;
 80028d8:	4b42      	ldr	r3, [pc, #264]	; (80029e4 <main+0xba4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	3301      	adds	r3, #1
 80028de:	4a41      	ldr	r2, [pc, #260]	; (80029e4 <main+0xba4>)
 80028e0:	6013      	str	r3, [r2, #0]

			mytimcnt++;
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	3301      	adds	r3, #1
 80028e6:	613b      	str	r3, [r7, #16]
			if (rc_connection_flag && rc_enable_motor)
 80028e8:	4b24      	ldr	r3, [pc, #144]	; (800297c <main+0xb3c>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d014      	beq.n	800291a <main+0xada>
 80028f0:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <main+0xb30>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d010      	beq.n	800291a <main+0xada>
			{
				if (mytimcnt%50 == 0)
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4b3b      	ldr	r3, [pc, #236]	; (80029e8 <main+0xba8>)
 80028fc:	fb83 1302 	smull	r1, r3, r3, r2
 8002900:	1119      	asrs	r1, r3, #4
 8002902:	17d3      	asrs	r3, r2, #31
 8002904:	1acb      	subs	r3, r1, r3
 8002906:	2132      	movs	r1, #50	; 0x32
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d113      	bne.n	800293a <main+0xafa>
					BSP_LED_On(LED2);
 8002912:	2001      	movs	r0, #1
 8002914:	f003 fde6 	bl	80064e4 <BSP_LED_On>
				if (mytimcnt%50 == 0)
 8002918:	e00f      	b.n	800293a <main+0xafa>
			}
			else
			{
				if (mytimcnt%50 == 0)
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4b32      	ldr	r3, [pc, #200]	; (80029e8 <main+0xba8>)
 800291e:	fb83 1302 	smull	r1, r3, r3, r2
 8002922:	1119      	asrs	r1, r3, #4
 8002924:	17d3      	asrs	r3, r2, #31
 8002926:	1acb      	subs	r3, r1, r3
 8002928:	2132      	movs	r1, #50	; 0x32
 800292a:	fb01 f303 	mul.w	r3, r1, r3
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d102      	bne.n	800293a <main+0xafa>
					BSP_LED_Toggle(LED2);
 8002934:	2001      	movs	r0, #1
 8002936:	f003 fe09 	bl	800654c <BSP_LED_Toggle>
			}
		}

	  float error = (float) reference - actual;
 800293a:	4b20      	ldr	r3, [pc, #128]	; (80029bc <main+0xb7c>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	ee07 3a90 	vmov	s15, r3
 8002942:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002946:	4b1c      	ldr	r3, [pc, #112]	; (80029b8 <main+0xb78>)
 8002948:	881b      	ldrh	r3, [r3, #0]
 800294a:	ee07 3a90 	vmov	s15, r3
 800294e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002956:	edc7 7a02 	vstr	s15, [r7, #8]
	  if(pid_thr_integ > 40)
		  pid_thr_integ = 40;
	  else if(pid_thr_integ < -40)
		  pid_thr_integ = -40;
	  */
	  delta = 5*error;
 800295a:	edd7 7a02 	vldr	s15, [r7, #8]
 800295e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002966:	4b21      	ldr	r3, [pc, #132]	; (80029ec <main+0xbac>)
 8002968:	edc3 7a00 	vstr	s15, [r3]
	{
 800296c:	e4c8      	b.n	8002300 <main+0x4c0>
 800296e:	bf00      	nop
 8002970:	200007e8 	.word	0x200007e8
 8002974:	200007f0 	.word	0x200007f0
 8002978:	20000820 	.word	0x20000820
 800297c:	20001466 	.word	0x20001466
 8002980:	20001462 	.word	0x20001462
 8002984:	20000804 	.word	0x20000804
 8002988:	20001460 	.word	0x20001460
 800298c:	ffffea1a 	.word	0xffffea1a
 8002990:	20001464 	.word	0x20001464
 8002994:	200014b6 	.word	0x200014b6
 8002998:	200007e4 	.word	0x200007e4
 800299c:	20000004 	.word	0x20000004
 80029a0:	20000fc8 	.word	0x20000fc8
 80029a4:	200007c8 	.word	0x200007c8
 80029a8:	2000080c 	.word	0x2000080c
 80029ac:	20001424 	.word	0x20001424
 80029b0:	20001184 	.word	0x20001184
 80029b4:	20001420 	.word	0x20001420
 80029b8:	200011a0 	.word	0x200011a0
 80029bc:	20000e8c 	.word	0x20000e8c
 80029c0:	2000103c 	.word	0x2000103c
 80029c4:	45b31000 	.word	0x45b31000
 80029c8:	20001134 	.word	0x20001134
 80029cc:	20000fcc 	.word	0x20000fcc
 80029d0:	20000d98 	.word	0x20000d98
 80029d4:	20000cdc 	.word	0x20000cdc
 80029d8:	40020000 	.word	0x40020000
 80029dc:	20001048 	.word	0x20001048
 80029e0:	200014f4 	.word	0x200014f4
 80029e4:	20000814 	.word	0x20000814
 80029e8:	51eb851f 	.word	0x51eb851f
 80029ec:	2000113c 	.word	0x2000113c

080029f0 <SystemClock_Config>:
}

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b094      	sub	sp, #80	; 0x50
 80029f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	4b2e      	ldr	r3, [pc, #184]	; (8002ab4 <SystemClock_Config+0xc4>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	4a2d      	ldr	r2, [pc, #180]	; (8002ab4 <SystemClock_Config+0xc4>)
 8002a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a04:	6413      	str	r3, [r2, #64]	; 0x40
 8002a06:	4b2b      	ldr	r3, [pc, #172]	; (8002ab4 <SystemClock_Config+0xc4>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0e:	60bb      	str	r3, [r7, #8]
 8002a10:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a12:	2300      	movs	r3, #0
 8002a14:	607b      	str	r3, [r7, #4]
 8002a16:	4b28      	ldr	r3, [pc, #160]	; (8002ab8 <SystemClock_Config+0xc8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a1e:	4a26      	ldr	r2, [pc, #152]	; (8002ab8 <SystemClock_Config+0xc8>)
 8002a20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a24:	6013      	str	r3, [r2, #0]
 8002a26:	4b24      	ldr	r3, [pc, #144]	; (8002ab8 <SystemClock_Config+0xc8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a32:	2301      	movs	r3, #1
 8002a34:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a40:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a44:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8002a46:	2310      	movs	r3, #16
 8002a48:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8002a4a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002a4e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002a50:	2304      	movs	r3, #4
 8002a52:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a54:	2307      	movs	r3, #7
 8002a56:	64fb      	str	r3, [r7, #76]	; 0x4c

	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8002a58:	f107 0320 	add.w	r3, r7, #32
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f015 fc25 	bl	80182ac <HAL_RCC_OscConfig>

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a62:	230f      	movs	r3, #15
 8002a64:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a66:	2302      	movs	r3, #2
 8002a68:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a72:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8002a78:	f107 030c 	add.w	r3, r7, #12
 8002a7c:	2102      	movs	r1, #2
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f015 fe6e 	bl	8018760 <HAL_RCC_ClockConfig>

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002a84:	f015 fffe 	bl	8018a84 <HAL_RCC_GetHCLKFreq>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	4a0c      	ldr	r2, [pc, #48]	; (8002abc <SystemClock_Config+0xcc>)
 8002a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a90:	099b      	lsrs	r3, r3, #6
 8002a92:	4618      	mov	r0, r3
 8002a94:	f012 f9b1 	bl	8014dfa <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002a98:	2004      	movs	r0, #4
 8002a9a:	f012 f9bb 	bl	8014e14 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002aa6:	f012 f970 	bl	8014d8a <HAL_NVIC_SetPriority>


}
 8002aaa:	bf00      	nop
 8002aac:	3750      	adds	r7, #80	; 0x50
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	40007000 	.word	0x40007000
 8002abc:	10624dd3 	.word	0x10624dd3

08002ac0 <MX_ADC1_Init>:

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002ac6:	4b1a      	ldr	r3, [pc, #104]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002ac8:	4a1a      	ldr	r2, [pc, #104]	; (8002b34 <MX_ADC1_Init+0x74>)
 8002aca:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 8002acc:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002ace:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ad2:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION12b;
 8002ad4:	4b16      	ldr	r3, [pc, #88]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8002ada:	4b15      	ldr	r3, [pc, #84]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002ae0:	4b13      	ldr	r3, [pc, #76]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ae6:	4b12      	ldr	r3, [pc, #72]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002aec:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002af2:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002af8:	4b0d      	ldr	r3, [pc, #52]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002afe:	4b0c      	ldr	r3, [pc, #48]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 8002b04:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 8002b0a:	4809      	ldr	r0, [pc, #36]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002b0c:	f011 fc7e 	bl	801440c <HAL_ADC_Init>

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8002b10:	2309      	movs	r3, #9
 8002b12:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8002b14:	2301      	movs	r3, #1
 8002b16:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60bb      	str	r3, [r7, #8]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002b1c:	463b      	mov	r3, r7
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4803      	ldr	r0, [pc, #12]	; (8002b30 <MX_ADC1_Init+0x70>)
 8002b22:	f011 fe1d 	bl	8014760 <HAL_ADC_ConfigChannel>

}
 8002b26:	bf00      	nop
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000fe8 	.word	0x20000fe8
 8002b34:	40012000 	.word	0x40012000

08002b38 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002b3c:	4b10      	ldr	r3, [pc, #64]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b3e:	4a11      	ldr	r2, [pc, #68]	; (8002b84 <MX_I2C2_Init+0x4c>)
 8002b40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8002b42:	4b0f      	ldr	r3, [pc, #60]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b44:	4a10      	ldr	r2, [pc, #64]	; (8002b88 <MX_I2C2_Init+0x50>)
 8002b46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b48:	4b0d      	ldr	r3, [pc, #52]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b54:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b5a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b5c:	4b08      	ldr	r3, [pc, #32]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002b62:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b68:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b6e:	4b04      	ldr	r3, [pc, #16]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	621a      	str	r2, [r3, #32]
  HAL_I2C_Init(&hi2c2);
 8002b74:	4802      	ldr	r0, [pc, #8]	; (8002b80 <MX_I2C2_Init+0x48>)
 8002b76:	f012 fb71 	bl	801525c <HAL_I2C_Init>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000ec8 	.word	0x20000ec8
 8002b84:	40005800 	.word	0x40005800
 8002b88:	00061a80 	.word	0x00061a80

08002b8c <MX_TIM2_Init>:

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08a      	sub	sp, #40	; 0x28
 8002b90:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_IC_InitTypeDef sConfigIC;

	htim2.Instance = TIM2;
 8002b92:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002b94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b98:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 20;
 8002b9a:	4b25      	ldr	r3, [pc, #148]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002b9c:	2214      	movs	r2, #20
 8002b9e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 32767;
 8002ba6:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002ba8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002bac:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bae:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim2);
 8002bb4:	481e      	ldr	r0, [pc, #120]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002bb6:	f016 fb44 	bl	8019242 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bbe:	61bb      	str	r3, [r7, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8002bc0:	f107 0318 	add.w	r3, r7, #24
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	481a      	ldr	r0, [pc, #104]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002bc8:	f016 fede 	bl	8019988 <HAL_TIM_ConfigClockSource>

	HAL_TIM_IC_Init(&htim2);
 8002bcc:	4818      	ldr	r0, [pc, #96]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002bce:	f016 fbdb 	bl	8019388 <HAL_TIM_IC_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8002bda:	f107 0310 	add.w	r3, r7, #16
 8002bde:	4619      	mov	r1, r3
 8002be0:	4813      	ldr	r0, [pc, #76]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002be2:	f017 fbf6 	bl	801a3d2 <HAL_TIMEx_MasterConfigSynchronization>

	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002be6:	230a      	movs	r3, #10
 8002be8:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002bea:	2301      	movs	r3, #1
 8002bec:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 8002bf6:	463b      	mov	r3, r7
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	480c      	ldr	r0, [pc, #48]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002bfe:	f016 fd61 	bl	80196c4 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 8002c02:	463b      	mov	r3, r7
 8002c04:	2204      	movs	r2, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	4809      	ldr	r0, [pc, #36]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002c0a:	f016 fd5b 	bl	80196c4 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 8002c0e:	463b      	mov	r3, r7
 8002c10:	2208      	movs	r2, #8
 8002c12:	4619      	mov	r1, r3
 8002c14:	4806      	ldr	r0, [pc, #24]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002c16:	f016 fd55 	bl	80196c4 <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 8002c1a:	463b      	mov	r3, r7
 8002c1c:	220c      	movs	r2, #12
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4803      	ldr	r0, [pc, #12]	; (8002c30 <MX_TIM2_Init+0xa4>)
 8002c22:	f016 fd4f 	bl	80196c4 <HAL_TIM_IC_ConfigChannel>

}
 8002c26:	bf00      	nop
 8002c28:	3728      	adds	r7, #40	; 0x28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200011fc 	.word	0x200011fc

08002c34 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08e      	sub	sp, #56	; 0x38
 8002c38:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 8002c3a:	4b26      	ldr	r3, [pc, #152]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c3c:	4a26      	ldr	r2, [pc, #152]	; (8002cd8 <MX_TIM4_Init+0xa4>)
 8002c3e:	601a      	str	r2, [r3, #0]
#ifdef MOTOR_DC
	htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 8002c40:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c42:	2254      	movs	r2, #84	; 0x54
 8002c44:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c46:	4b23      	ldr	r3, [pc, #140]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1999;
 8002c4c:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c4e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002c52:	60da      	str	r2, [r3, #12]
	htim4.Init.Prescaler = 100;                                    /* ESC motor configuration - Freq 400Hz*/
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 2075;
#endif

	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c54:	4b1f      	ldr	r3, [pc, #124]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim4);
 8002c5a:	481e      	ldr	r0, [pc, #120]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c5c:	f016 faf1 	bl	8019242 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c64:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8002c66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4819      	ldr	r0, [pc, #100]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c6e:	f016 fe8b 	bl	8019988 <HAL_TIM_ConfigClockSource>

	HAL_TIM_PWM_Init(&htim4);
 8002c72:	4818      	ldr	r0, [pc, #96]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c74:	f016 fb2b 	bl	80192ce <HAL_TIM_PWM_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8002c80:	f107 0320 	add.w	r3, r7, #32
 8002c84:	4619      	mov	r1, r3
 8002c86:	4813      	ldr	r0, [pc, #76]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002c88:	f017 fba3 	bl	801a3d2 <HAL_TIMEx_MasterConfigSynchronization>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c8c:	2360      	movs	r3, #96	; 0x60
 8002c8e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	480c      	ldr	r0, [pc, #48]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002ca4:	f016 fdaa 	bl	80197fc <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	2204      	movs	r2, #4
 8002cac:	4619      	mov	r1, r3
 8002cae:	4809      	ldr	r0, [pc, #36]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002cb0:	f016 fda4 	bl	80197fc <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8002cb4:	1d3b      	adds	r3, r7, #4
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4806      	ldr	r0, [pc, #24]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002cbc:	f016 fd9e 	bl	80197fc <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8002cc0:	1d3b      	adds	r3, r7, #4
 8002cc2:	220c      	movs	r2, #12
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4803      	ldr	r0, [pc, #12]	; (8002cd4 <MX_TIM4_Init+0xa0>)
 8002cc8:	f016 fd98 	bl	80197fc <HAL_TIM_PWM_ConfigChannel>

}
 8002ccc:	bf00      	nop
 8002cce:	3738      	adds	r7, #56	; 0x38
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20000e14 	.word	0x20000e14
 8002cd8:	40000800 	.word	0x40000800

08002cdc <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;

	htim9.Instance = TIM9;
 8002ce2:	4b0f      	ldr	r3, [pc, #60]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002ce4:	4a0f      	ldr	r2, [pc, #60]	; (8002d24 <MX_TIM9_Init+0x48>)
 8002ce6:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 51;
 8002ce8:	4b0d      	ldr	r3, [pc, #52]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002cea:	2233      	movs	r2, #51	; 0x33
 8002cec:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cee:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1999;
 8002cf4:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002cf6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002cfa:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cfc:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim9);
 8002d02:	4807      	ldr	r0, [pc, #28]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002d04:	f016 fa9d 	bl	8019242 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d0c:	603b      	str	r3, [r7, #0]
	HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 8002d0e:	463b      	mov	r3, r7
 8002d10:	4619      	mov	r1, r3
 8002d12:	4803      	ldr	r0, [pc, #12]	; (8002d20 <MX_TIM9_Init+0x44>)
 8002d14:	f016 fe38 	bl	8019988 <HAL_TIM_ConfigClockSource>

}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	20001140 	.word	0x20001140
 8002d24:	40014000 	.word	0x40014000

08002d28 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8002d2c:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d2e:	4a0f      	ldr	r2, [pc, #60]	; (8002d6c <MX_USART1_UART_Init+0x44>)
 8002d30:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d38:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002d40:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002d4c:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d4e:	220c      	movs	r2, #12
 8002d50:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d52:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d58:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 8002d5e:	4802      	ldr	r0, [pc, #8]	; (8002d68 <MX_USART1_UART_Init+0x40>)
 8002d60:	f017 fb90 	bl	801a484 <HAL_UART_Init>

}
 8002d64:	bf00      	nop
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	200010a8 	.word	0x200010a8
 8002d6c:	40011000 	.word	0x40011000

08002d70 <MX_GPIO_Init>:
 * EXTI
 * Free pins are configured automatically as Analog (this feature is enabled through
 * the Code Generation settings)
 */
void MX_GPIO_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a1c      	ldr	r2, [pc, #112]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002d80:	f043 0304 	orr.w	r3, r3, #4
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f003 0304 	and.w	r3, r3, #4
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
	__GPIOA_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	4b16      	ldr	r3, [pc, #88]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a15      	ldr	r2, [pc, #84]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b13      	ldr	r3, [pc, #76]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
	__GPIOB_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	603b      	str	r3, [r7, #0]
 8002db2:	4b0f      	ldr	r3, [pc, #60]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	4a0e      	ldr	r2, [pc, #56]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002db8:	f043 0302 	orr.w	r3, r3, #2
 8002dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dbe:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <MX_GPIO_Init+0x80>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002dca:	2330      	movs	r3, #48	; 0x30
 8002dcc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002dce:	2311      	movs	r3, #17
 8002dd0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dda:	f107 030c 	add.w	r3, r7, #12
 8002dde:	4619      	mov	r1, r3
 8002de0:	4804      	ldr	r0, [pc, #16]	; (8002df4 <MX_GPIO_Init+0x84>)
 8002de2:	f012 f85b 	bl	8014e9c <HAL_GPIO_Init>

}
 8002de6:	bf00      	nop
 8002de8:	3720      	adds	r7, #32
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40020400 	.word	0x40020400

08002df8 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002df8:	b590      	push	{r4, r7, lr}
 8002dfa:	b089      	sub	sp, #36	; 0x24
 8002dfc:	af04      	add	r7, sp, #16
 8002dfe:	6078      	str	r0, [r7, #4]
	if(sensor_init_cali == 0)
 8002e00:	4ba2      	ldr	r3, [pc, #648]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f040 80c4 	bne.w	8002f92 <HAL_TIM_PeriodElapsedCallback+0x19a>
	{
		sensor_init_cali_count++;
 8002e0a:	4ba1      	ldr	r3, [pc, #644]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	4a9f      	ldr	r2, [pc, #636]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002e12:	6013      	str	r3, [r2, #0]

		if(sensor_init_cali_count > 800)
 8002e14:	4b9e      	ldr	r3, [pc, #632]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002e1c:	f340 80b9 	ble.w	8002f92 <HAL_TIM_PeriodElapsedCallback+0x19a>
		{
			// Read sensor data and prepare for specific coodinate system
			ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8002e20:	4b9c      	ldr	r3, [pc, #624]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	4b9c      	ldr	r3, [pc, #624]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002e26:	6819      	ldr	r1, [r3, #0]
 8002e28:	4b9c      	ldr	r3, [pc, #624]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b9c      	ldr	r3, [pc, #624]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4c9c      	ldr	r4, [pc, #624]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002e32:	9403      	str	r4, [sp, #12]
 8002e34:	4c9c      	ldr	r4, [pc, #624]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002e36:	9402      	str	r4, [sp, #8]
 8002e38:	4c9c      	ldr	r4, [pc, #624]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002e3a:	9401      	str	r4, [sp, #4]
 8002e3c:	4c9c      	ldr	r4, [pc, #624]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002e3e:	9400      	str	r4, [sp, #0]
 8002e40:	f001 fb30 	bl	80044a4 <ReadSensorRawData>

			acc_off_calc.AXIS_X += acc.AXIS_X;
 8002e44:	4b9b      	ldr	r3, [pc, #620]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4b99      	ldr	r3, [pc, #612]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	4a99      	ldr	r2, [pc, #612]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e50:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8002e52:	4b98      	ldr	r3, [pc, #608]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	4b96      	ldr	r3, [pc, #600]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	4a95      	ldr	r2, [pc, #596]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e5e:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8002e60:	4b94      	ldr	r3, [pc, #592]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	4b92      	ldr	r3, [pc, #584]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	4413      	add	r3, r2
 8002e6a:	4a92      	ldr	r2, [pc, #584]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e6c:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8002e6e:	4b92      	ldr	r3, [pc, #584]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	4b8e      	ldr	r3, [pc, #568]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4413      	add	r3, r2
 8002e78:	4a8f      	ldr	r2, [pc, #572]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e7a:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8002e7c:	4b8e      	ldr	r3, [pc, #568]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	4b8a      	ldr	r3, [pc, #552]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4413      	add	r3, r2
 8002e86:	4a8c      	ldr	r2, [pc, #560]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e88:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8002e8a:	4b8b      	ldr	r3, [pc, #556]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	4b87      	ldr	r3, [pc, #540]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	4413      	add	r3, r2
 8002e94:	4a88      	ldr	r2, [pc, #544]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e96:	6093      	str	r3, [r2, #8]

			if (sensor_init_cali_count >= 1600)
 8002e98:	4b7d      	ldr	r3, [pc, #500]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8002ea0:	db77      	blt.n	8002f92 <HAL_TIM_PeriodElapsedCallback+0x19a>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8002ea2:	4b84      	ldr	r3, [pc, #528]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	ee07 3a90 	vmov	s15, r3
 8002eaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eae:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eba:	ee17 2a90 	vmov	r2, s15
 8002ebe:	4b80      	ldr	r3, [pc, #512]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002ec0:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8002ec2:	4b7c      	ldr	r3, [pc, #496]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	ee07 3a90 	vmov	s15, r3
 8002eca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ece:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002ed2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ed6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eda:	ee17 2a90 	vmov	r2, s15
 8002ede:	4b78      	ldr	r3, [pc, #480]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002ee0:	605a      	str	r2, [r3, #4]
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8002ee2:	4b74      	ldr	r3, [pc, #464]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eee:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ef6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002efa:	ee17 2a90 	vmov	r2, s15
 8002efe:	4b70      	ldr	r3, [pc, #448]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002f00:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8002f02:	4b6d      	ldr	r3, [pc, #436]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	ee07 3a90 	vmov	s15, r3
 8002f0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f0e:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002f12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f1a:	ee17 2a90 	vmov	r2, s15
 8002f1e:	4b69      	ldr	r3, [pc, #420]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002f20:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8002f22:	4b65      	ldr	r3, [pc, #404]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	ee07 3a90 	vmov	s15, r3
 8002f2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f2e:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002f32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f3a:	ee17 2a90 	vmov	r2, s15
 8002f3e:	4b61      	ldr	r3, [pc, #388]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002f40:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8002f42:	4b5d      	ldr	r3, [pc, #372]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	ee07 3a90 	vmov	s15, r3
 8002f4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f4e:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8002f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f5a:	ee17 2a90 	vmov	r2, s15
 8002f5e:	4b59      	ldr	r3, [pc, #356]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002f60:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8002f62:	4b54      	ldr	r3, [pc, #336]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 8002f68:	4b52      	ldr	r3, [pc, #328]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8002f6e:	4b51      	ldr	r3, [pc, #324]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 8002f74:	4b50      	ldr	r3, [pc, #320]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8002f7a:	4b4f      	ldr	r3, [pc, #316]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8002f80:	4b4d      	ldr	r3, [pc, #308]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]

				sensor_init_cali_count = 0;
 8002f86:	4b42      	ldr	r3, [pc, #264]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
				sensor_init_cali = 1;
 8002f8c:	4b3f      	ldr	r3, [pc, #252]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	601a      	str	r2, [r3, #0]
			}
		}
	}

	if(sensor_init_cali == 1)
 8002f92:	4b3e      	ldr	r3, [pc, #248]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	f040 83c8 	bne.w	800372c <HAL_TIM_PeriodElapsedCallback+0x934>
	{
		tim9_cnt++;
 8002f9c:	4b4a      	ldr	r3, [pc, #296]	; (80030c8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	4a49      	ldr	r2, [pc, #292]	; (80030c8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002fa4:	6013      	str	r3, [r2, #0]
		tim9_cnt2++;
 8002fa6:	4b49      	ldr	r3, [pc, #292]	; (80030cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	4a47      	ldr	r2, [pc, #284]	; (80030cc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002fae:	6013      	str	r3, [r2, #0]

		// Read sensor data and prepare for specific coodinate system
		ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8002fb0:	4b38      	ldr	r3, [pc, #224]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002fb2:	6818      	ldr	r0, [r3, #0]
 8002fb4:	4b38      	ldr	r3, [pc, #224]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002fb6:	6819      	ldr	r1, [r3, #0]
 8002fb8:	4b38      	ldr	r3, [pc, #224]	; (800309c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b38      	ldr	r3, [pc, #224]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4c38      	ldr	r4, [pc, #224]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002fc2:	9403      	str	r4, [sp, #12]
 8002fc4:	4c38      	ldr	r4, [pc, #224]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002fc6:	9402      	str	r4, [sp, #8]
 8002fc8:	4c38      	ldr	r4, [pc, #224]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002fca:	9401      	str	r4, [sp, #4]
 8002fcc:	4c38      	ldr	r4, [pc, #224]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002fce:	9400      	str	r4, [sp, #0]
 8002fd0:	f001 fa68 	bl	80044a4 <ReadSensorRawData>

		if (rc_cal_flag == 1)
 8002fd4:	4b3e      	ldr	r3, [pc, #248]	; (80030d0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	f040 80d5 	bne.w	8003188 <HAL_TIM_PeriodElapsedCallback+0x390>
		{
			acc_off_calc.AXIS_X += acc.AXIS_X;
 8002fde:	4b35      	ldr	r3, [pc, #212]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	4a32      	ldr	r2, [pc, #200]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002fea:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8002fec:	4b31      	ldr	r3, [pc, #196]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	4b2f      	ldr	r3, [pc, #188]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	4a2f      	ldr	r2, [pc, #188]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ff8:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8002ffa:	4b2e      	ldr	r3, [pc, #184]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	4b2c      	ldr	r3, [pc, #176]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	4413      	add	r3, r2
 8003004:	4a2b      	ldr	r2, [pc, #172]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003006:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8003008:	4b2b      	ldr	r3, [pc, #172]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4413      	add	r3, r2
 8003012:	4a29      	ldr	r2, [pc, #164]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003014:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8003016:	4b28      	ldr	r3, [pc, #160]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	4b24      	ldr	r3, [pc, #144]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4413      	add	r3, r2
 8003020:	4a25      	ldr	r2, [pc, #148]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003022:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8003024:	4b24      	ldr	r3, [pc, #144]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	4b20      	ldr	r3, [pc, #128]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	4413      	add	r3, r2
 800302e:	4a22      	ldr	r2, [pc, #136]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003030:	6093      	str	r3, [r2, #8]

			rc_cal_cnt++;
 8003032:	4b28      	ldr	r3, [pc, #160]	; (80030d4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	3301      	adds	r3, #1
 8003038:	4a26      	ldr	r2, [pc, #152]	; (80030d4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800303a:	6013      	str	r3, [r2, #0]

			if (rc_cal_cnt >= 800)
 800303c:	4b25      	ldr	r3, [pc, #148]	; (80030d4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003044:	f2c0 80a0 	blt.w	8003188 <HAL_TIM_PeriodElapsedCallback+0x390>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8003048:	4b1a      	ldr	r3, [pc, #104]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	ee07 3a90 	vmov	s15, r3
 8003050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003054:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8003058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800305c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003060:	ee17 2a90 	vmov	r2, s15
 8003064:	4b16      	ldr	r3, [pc, #88]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003066:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8003068:	4b12      	ldr	r3, [pc, #72]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	ee07 3a90 	vmov	s15, r3
 8003070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003074:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80030bc <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8003078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800307c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003080:	ee17 2a90 	vmov	r2, s15
 8003084:	4b0e      	ldr	r3, [pc, #56]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003086:	605a      	str	r2, [r3, #4]
 8003088:	e026      	b.n	80030d8 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 800308a:	bf00      	nop
 800308c:	20000804 	.word	0x20000804
 8003090:	20000808 	.word	0x20000808
 8003094:	200007d0 	.word	0x200007d0
 8003098:	200007d4 	.word	0x200007d4
 800309c:	200007d8 	.word	0x200007d8
 80030a0:	200007dc 	.word	0x200007dc
 80030a4:	2000119c 	.word	0x2000119c
 80030a8:	20001414 	.word	0x20001414
 80030ac:	2000104c 	.word	0x2000104c
 80030b0:	20000cd0 	.word	0x20000cd0
 80030b4:	20001110 	.word	0x20001110
 80030b8:	200010e8 	.word	0x200010e8
 80030bc:	3aa3d70a 	.word	0x3aa3d70a
 80030c0:	2000109c 	.word	0x2000109c
 80030c4:	2000111c 	.word	0x2000111c
 80030c8:	200007f8 	.word	0x200007f8
 80030cc:	200007fc 	.word	0x200007fc
 80030d0:	200007e4 	.word	0x200007e4
 80030d4:	200007ec 	.word	0x200007ec
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 80030d8:	4bae      	ldr	r3, [pc, #696]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	ee07 3a90 	vmov	s15, r3
 80030e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030e4:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003398 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 80030e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030f0:	ee17 2a90 	vmov	r2, s15
 80030f4:	4ba9      	ldr	r3, [pc, #676]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 80030f6:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 80030f8:	4ba9      	ldr	r3, [pc, #676]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	ee07 3a90 	vmov	s15, r3
 8003100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003104:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8003398 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8003108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800310c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003110:	ee17 2a90 	vmov	r2, s15
 8003114:	4ba3      	ldr	r3, [pc, #652]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8003116:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8003118:	4ba1      	ldr	r3, [pc, #644]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	ee07 3a90 	vmov	s15, r3
 8003120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003124:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8003398 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8003128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003130:	ee17 2a90 	vmov	r2, s15
 8003134:	4b9b      	ldr	r3, [pc, #620]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8003136:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8003138:	4b99      	ldr	r3, [pc, #612]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	ee07 3a90 	vmov	s15, r3
 8003140:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003144:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8003398 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8003148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800314c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003150:	ee17 2a90 	vmov	r2, s15
 8003154:	4b93      	ldr	r3, [pc, #588]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8003156:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8003158:	4b8e      	ldr	r3, [pc, #568]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 800315e:	4b8d      	ldr	r3, [pc, #564]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8003160:	2200      	movs	r2, #0
 8003162:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8003164:	4b8b      	ldr	r3, [pc, #556]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8003166:	2200      	movs	r2, #0
 8003168:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 800316a:	4b8d      	ldr	r3, [pc, #564]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8003170:	4b8b      	ldr	r3, [pc, #556]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8003172:	2200      	movs	r2, #0
 8003174:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8003176:	4b8a      	ldr	r3, [pc, #552]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8003178:	2200      	movs	r2, #0
 800317a:	609a      	str	r2, [r3, #8]

				rc_cal_cnt = 0;
 800317c:	4b8a      	ldr	r3, [pc, #552]	; (80033a8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800317e:	2200      	movs	r2, #0
 8003180:	601a      	str	r2, [r3, #0]
				rc_cal_flag = 0;
 8003182:	4b8a      	ldr	r3, [pc, #552]	; (80033ac <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8003184:	2200      	movs	r2, #0
 8003186:	601a      	str	r2, [r3, #0]
			}
		}

		acc.AXIS_X -= acc_offset.AXIS_X;
 8003188:	4b89      	ldr	r3, [pc, #548]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b83      	ldr	r3, [pc, #524]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	4a87      	ldr	r2, [pc, #540]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8003194:	6013      	str	r3, [r2, #0]
		acc.AXIS_Y -= acc_offset.AXIS_Y;
 8003196:	4b86      	ldr	r3, [pc, #536]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	4b80      	ldr	r3, [pc, #512]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	4a83      	ldr	r2, [pc, #524]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80031a2:	6053      	str	r3, [r2, #4]
		acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 80031a4:	4b82      	ldr	r3, [pc, #520]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	4b7c      	ldr	r3, [pc, #496]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	4a7f      	ldr	r2, [pc, #508]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80031b4:	6093      	str	r3, [r2, #8]
		gyro.AXIS_X -= gyro_offset.AXIS_X;
 80031b6:	4b7f      	ldr	r3, [pc, #508]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	4b7a      	ldr	r3, [pc, #488]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	4a7c      	ldr	r2, [pc, #496]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031c2:	6013      	str	r3, [r2, #0]
		gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 80031c4:	4b7b      	ldr	r3, [pc, #492]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	4b76      	ldr	r3, [pc, #472]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	4a79      	ldr	r2, [pc, #484]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031d0:	6053      	str	r3, [r2, #4]
		gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 80031d2:	4b78      	ldr	r3, [pc, #480]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	4b73      	ldr	r3, [pc, #460]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	4a75      	ldr	r2, [pc, #468]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80031de:	6093      	str	r3, [r2, #8]

		// Save filtered data to acc_FIFO
		acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 80031e0:	4b73      	ldr	r3, [pc, #460]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	4b74      	ldr	r3, [pc, #464]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	1e5a      	subs	r2, r3, #1
 80031ea:	ee07 1a90 	vmov	s15, r1
 80031ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031f2:	4972      	ldr	r1, [pc, #456]	; (80033bc <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 8003202:	4b6b      	ldr	r3, [pc, #428]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8003204:	6859      	ldr	r1, [r3, #4]
 8003206:	4b6c      	ldr	r3, [pc, #432]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	1e5a      	subs	r2, r3, #1
 800320c:	ee07 1a90 	vmov	s15, r1
 8003210:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003214:	4969      	ldr	r1, [pc, #420]	; (80033bc <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	3304      	adds	r3, #4
 8003222:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 8003226:	4b62      	ldr	r3, [pc, #392]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	4b63      	ldr	r3, [pc, #396]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	1e5a      	subs	r2, r3, #1
 8003230:	ee07 1a90 	vmov	s15, r1
 8003234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003238:	4960      	ldr	r1, [pc, #384]	; (80033bc <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 800323a:	4613      	mov	r3, r2
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	3308      	adds	r3, #8
 8003246:	edc3 7a00 	vstr	s15, [r3]

		// IIR Filtering on gyro
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 800324a:	4b5d      	ldr	r3, [pc, #372]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800324c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003250:	4b58      	ldr	r3, [pc, #352]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	ee07 3a90 	vmov	s15, r3
 8003258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800325c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003260:	4b57      	ldr	r3, [pc, #348]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8003262:	edd3 6a03 	vldr	s13, [r3, #12]
 8003266:	4b57      	ldr	r3, [pc, #348]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8003268:	edd3 7a00 	vldr	s15, [r3]
 800326c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003270:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003274:	4b52      	ldr	r3, [pc, #328]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8003276:	edd3 6a04 	vldr	s13, [r3, #16]
 800327a:	4b52      	ldr	r3, [pc, #328]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 800327c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003284:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 8003288:	4b4d      	ldr	r3, [pc, #308]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800328a:	edd3 6a00 	vldr	s13, [r3]
 800328e:	4b4e      	ldr	r3, [pc, #312]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8003290:	edd3 7a00 	vldr	s15, [r3]
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee37 7a27 	vadd.f32	s14, s14, s15
 800329c:	4b48      	ldr	r3, [pc, #288]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800329e:	edd3 6a01 	vldr	s13, [r3, #4]
 80032a2:	4b49      	ldr	r3, [pc, #292]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80032a4:	edd3 7a03 	vldr	s15, [r3, #12]
 80032a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ac:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 80032b0:	4b46      	ldr	r3, [pc, #280]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 80032b2:	edc3 7a00 	vstr	s15, [r3]
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 80032b6:	4b42      	ldr	r3, [pc, #264]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80032b8:	ed93 7a02 	vldr	s14, [r3, #8]
 80032bc:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	ee07 3a90 	vmov	s15, r3
 80032c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032cc:	4b3c      	ldr	r3, [pc, #240]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80032ce:	edd3 6a03 	vldr	s13, [r3, #12]
 80032d2:	4b3c      	ldr	r3, [pc, #240]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80032d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80032d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e0:	4b37      	ldr	r3, [pc, #220]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80032e2:	edd3 6a04 	vldr	s13, [r3, #16]
 80032e6:	4b37      	ldr	r3, [pc, #220]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80032e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80032ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f0:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 80032f4:	4b32      	ldr	r3, [pc, #200]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80032f6:	edd3 6a00 	vldr	s13, [r3]
 80032fa:	4b33      	ldr	r3, [pc, #204]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80032fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8003300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003304:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003308:	4b2d      	ldr	r3, [pc, #180]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800330a:	edd3 6a01 	vldr	s13, [r3, #4]
 800330e:	4b2e      	ldr	r3, [pc, #184]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8003310:	edd3 7a04 	vldr	s15, [r3, #16]
 8003314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003318:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 800331c:	4b2b      	ldr	r3, [pc, #172]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800331e:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8003322:	4b27      	ldr	r3, [pc, #156]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8003324:	ed93 7a02 	vldr	s14, [r3, #8]
 8003328:	4b22      	ldr	r3, [pc, #136]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	ee07 3a90 	vmov	s15, r3
 8003330:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003334:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003338:	4b21      	ldr	r3, [pc, #132]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800333a:	edd3 6a03 	vldr	s13, [r3, #12]
 800333e:	4b21      	ldr	r3, [pc, #132]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8003340:	edd3 7a02 	vldr	s15, [r3, #8]
 8003344:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003348:	ee37 7a27 	vadd.f32	s14, s14, s15
 800334c:	4b1c      	ldr	r3, [pc, #112]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800334e:	edd3 6a04 	vldr	s13, [r3, #16]
 8003352:	4b1c      	ldr	r3, [pc, #112]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8003354:	edd3 7a05 	vldr	s15, [r3, #20]
 8003358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800335c:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 8003360:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8003362:	edd3 6a00 	vldr	s13, [r3]
 8003366:	4b18      	ldr	r3, [pc, #96]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8003368:	edd3 7a02 	vldr	s15, [r3, #8]
 800336c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003374:	4b12      	ldr	r3, [pc, #72]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8003376:	edd3 6a01 	vldr	s13, [r3, #4]
 800337a:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 800337c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003380:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003384:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8003388:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800338a:	edc3 7a02 	vstr	s15, [r3, #8]
		// Shift IIR filter state
		for(int i=1;i>0;i--)
 800338e:	2301      	movs	r3, #1
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	e08e      	b.n	80034b2 <HAL_TIM_PeriodElapsedCallback+0x6ba>
 8003394:	20001110 	.word	0x20001110
 8003398:	3aa3d70a 	.word	0x3aa3d70a
 800339c:	2000109c 	.word	0x2000109c
 80033a0:	200010e8 	.word	0x200010e8
 80033a4:	2000111c 	.word	0x2000111c
 80033a8:	200007ec 	.word	0x200007ec
 80033ac:	200007e4 	.word	0x200007e4
 80033b0:	20000cd0 	.word	0x20000cd0
 80033b4:	2000104c 	.word	0x2000104c
 80033b8:	200007fc 	.word	0x200007fc
 80033bc:	20000d04 	.word	0x20000d04
 80033c0:	20000008 	.word	0x20000008
 80033c4:	20001368 	.word	0x20001368
 80033c8:	2000106c 	.word	0x2000106c
 80033cc:	20000f1c 	.word	0x20000f1c
		{
			gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e5a      	subs	r2, r3, #1
 80033d4:	4966      	ldr	r1, [pc, #408]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80033d6:	4613      	mov	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	440b      	add	r3, r1
 80033e0:	6819      	ldr	r1, [r3, #0]
 80033e2:	4863      	ldr	r0, [pc, #396]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4403      	add	r3, r0
 80033f0:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1e5a      	subs	r2, r3, #1
 80033f6:	495e      	ldr	r1, [pc, #376]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	3304      	adds	r3, #4
 8003404:	6819      	ldr	r1, [r3, #0]
 8003406:	485a      	ldr	r0, [pc, #360]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4403      	add	r3, r0
 8003414:	3304      	adds	r3, #4
 8003416:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1e5a      	subs	r2, r3, #1
 800341c:	4954      	ldr	r1, [pc, #336]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	3308      	adds	r3, #8
 800342a:	6819      	ldr	r1, [r3, #0]
 800342c:	4850      	ldr	r0, [pc, #320]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4613      	mov	r3, r2
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4403      	add	r3, r0
 800343a:	3308      	adds	r3, #8
 800343c:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	1e5a      	subs	r2, r3, #1
 8003442:	494c      	ldr	r1, [pc, #304]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8003444:	4613      	mov	r3, r2
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	6819      	ldr	r1, [r3, #0]
 8003450:	4848      	ldr	r0, [pc, #288]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	4613      	mov	r3, r2
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	4413      	add	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4403      	add	r3, r0
 800345e:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e5a      	subs	r2, r3, #1
 8003464:	4943      	ldr	r1, [pc, #268]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8003466:	4613      	mov	r3, r2
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	4413      	add	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	3304      	adds	r3, #4
 8003472:	6819      	ldr	r1, [r3, #0]
 8003474:	483f      	ldr	r0, [pc, #252]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	4613      	mov	r3, r2
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	4413      	add	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4403      	add	r3, r0
 8003482:	3304      	adds	r3, #4
 8003484:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1e5a      	subs	r2, r3, #1
 800348a:	493a      	ldr	r1, [pc, #232]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 800348c:	4613      	mov	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	4413      	add	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	3308      	adds	r3, #8
 8003498:	6819      	ldr	r1, [r3, #0]
 800349a:	4836      	ldr	r0, [pc, #216]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4613      	mov	r3, r2
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	4413      	add	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4403      	add	r3, r0
 80034a8:	3308      	adds	r3, #8
 80034aa:	6019      	str	r1, [r3, #0]
		for(int i=1;i>0;i--)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	dc8b      	bgt.n	80033d0 <HAL_TIM_PeriodElapsedCallback+0x5d8>
		}
		gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 80034b8:	4b2f      	ldr	r3, [pc, #188]	; (8003578 <HAL_TIM_PeriodElapsedCallback+0x780>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	ee07 3a90 	vmov	s15, r3
 80034c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034c4:	4b2a      	ldr	r3, [pc, #168]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80034c6:	edc3 7a00 	vstr	s15, [r3]
		gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 80034ca:	4b2b      	ldr	r3, [pc, #172]	; (8003578 <HAL_TIM_PeriodElapsedCallback+0x780>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	ee07 3a90 	vmov	s15, r3
 80034d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034d6:	4b26      	ldr	r3, [pc, #152]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80034d8:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 80034dc:	4b26      	ldr	r3, [pc, #152]	; (8003578 <HAL_TIM_PeriodElapsedCallback+0x780>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034e8:	4b21      	ldr	r3, [pc, #132]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x778>)
 80034ea:	edc3 7a02 	vstr	s15, [r3, #8]
		gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 80034ee:	4b23      	ldr	r3, [pc, #140]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a20      	ldr	r2, [pc, #128]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80034f4:	6013      	str	r3, [r2, #0]
		gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 80034f6:	4b21      	ldr	r3, [pc, #132]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	4a1e      	ldr	r2, [pc, #120]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80034fc:	6053      	str	r3, [r2, #4]
		gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 80034fe:	4b1f      	ldr	r3, [pc, #124]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	4a1c      	ldr	r2, [pc, #112]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8003504:	6093      	str	r3, [r2, #8]

		//  Save filtered data to gyro_FIFO
		gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 8003506:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	1e5a      	subs	r2, r3, #1
 800350c:	4b1b      	ldr	r3, [pc, #108]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 800350e:	6819      	ldr	r1, [r3, #0]
 8003510:	481c      	ldr	r0, [pc, #112]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	4403      	add	r3, r0
 800351c:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 800351e:	4b18      	ldr	r3, [pc, #96]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	1e5a      	subs	r2, r3, #1
 8003524:	4b15      	ldr	r3, [pc, #84]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 8003526:	6859      	ldr	r1, [r3, #4]
 8003528:	4816      	ldr	r0, [pc, #88]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 800352a:	4613      	mov	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4403      	add	r3, r0
 8003534:	3304      	adds	r3, #4
 8003536:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 8003538:	4b11      	ldr	r3, [pc, #68]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x788>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	1e5a      	subs	r2, r3, #1
 800353e:	4b0f      	ldr	r3, [pc, #60]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x784>)
 8003540:	6899      	ldr	r1, [r3, #8]
 8003542:	4810      	ldr	r0, [pc, #64]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 8003544:	4613      	mov	r3, r2
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4403      	add	r3, r0
 800354e:	3308      	adds	r3, #8
 8003550:	6019      	str	r1, [r3, #0]


		if(tim9_cnt2 == FIFO_Order)
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x788>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b05      	cmp	r3, #5
 8003558:	f040 8086 	bne.w	8003668 <HAL_TIM_PeriodElapsedCallback+0x870>
		{
			tim9_cnt2 = 0;
 800355c:	4b08      	ldr	r3, [pc, #32]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x788>)
 800355e:	2200      	movs	r2, #0
 8003560:	601a      	str	r2, [r3, #0]
			tim9_event_flag = 1;
 8003562:	4b09      	ldr	r3, [pc, #36]	; (8003588 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8003564:	2201      	movs	r2, #1
 8003566:	601a      	str	r2, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]
 800356c:	e079      	b.n	8003662 <HAL_TIM_PeriodElapsedCallback+0x86a>
 800356e:	bf00      	nop
 8003570:	20001368 	.word	0x20001368
 8003574:	2000106c 	.word	0x2000106c
 8003578:	2000104c 	.word	0x2000104c
 800357c:	20000f1c 	.word	0x20000f1c
 8003580:	200007fc 	.word	0x200007fc
 8003584:	200013a4 	.word	0x200013a4
 8003588:	200007f4 	.word	0x200007f4
			{
				acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 800358c:	4969      	ldr	r1, [pc, #420]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	4613      	mov	r3, r2
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4413      	add	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	6819      	ldr	r1, [r3, #0]
 800359c:	4866      	ldr	r0, [pc, #408]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0x940>)
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	4613      	mov	r3, r2
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	4413      	add	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	4403      	add	r3, r0
 80035aa:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 80035ac:	4961      	ldr	r1, [pc, #388]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80035ae:	68ba      	ldr	r2, [r7, #8]
 80035b0:	4613      	mov	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	3304      	adds	r3, #4
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	485e      	ldr	r0, [pc, #376]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0x940>)
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	4613      	mov	r3, r2
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	4413      	add	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4403      	add	r3, r0
 80035cc:	3304      	adds	r3, #4
 80035ce:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 80035d0:	4958      	ldr	r1, [pc, #352]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3308      	adds	r3, #8
 80035e0:	6819      	ldr	r1, [r3, #0]
 80035e2:	4855      	ldr	r0, [pc, #340]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0x940>)
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	4613      	mov	r3, r2
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4403      	add	r3, r0
 80035f0:	3308      	adds	r3, #8
 80035f2:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 80035f4:	4951      	ldr	r1, [pc, #324]	; (800373c <HAL_TIM_PeriodElapsedCallback+0x944>)
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	6819      	ldr	r1, [r3, #0]
 8003604:	484e      	ldr	r0, [pc, #312]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4403      	add	r3, r0
 8003612:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 8003614:	4949      	ldr	r1, [pc, #292]	; (800373c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	4613      	mov	r3, r2
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3304      	adds	r3, #4
 8003624:	6819      	ldr	r1, [r3, #0]
 8003626:	4846      	ldr	r0, [pc, #280]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	4613      	mov	r3, r2
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	4413      	add	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4403      	add	r3, r0
 8003634:	3304      	adds	r3, #4
 8003636:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 8003638:	4940      	ldr	r1, [pc, #256]	; (800373c <HAL_TIM_PeriodElapsedCallback+0x944>)
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	4613      	mov	r3, r2
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	3308      	adds	r3, #8
 8003648:	6819      	ldr	r1, [r3, #0]
 800364a:	483d      	ldr	r0, [pc, #244]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0x948>)
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4403      	add	r3, r0
 8003658:	3308      	adds	r3, #8
 800365a:	6019      	str	r1, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	3301      	adds	r3, #1
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b04      	cmp	r3, #4
 8003666:	dd91      	ble.n	800358c <HAL_TIM_PeriodElapsedCallback+0x794>
			}
		}


		gyro_rad.gx = ((float)gyro_fil.AXIS_X)*((float)COE_MDPS_TO_RADPS);
 8003668:	4b36      	ldr	r3, [pc, #216]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800366a:	edd3 7a00 	vldr	s15, [r3]
 800366e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003748 <HAL_TIM_PeriodElapsedCallback+0x950>
 8003672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003676:	4b35      	ldr	r3, [pc, #212]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x954>)
 8003678:	edc3 7a00 	vstr	s15, [r3]
		gyro_rad.gy = ((float)gyro_fil.AXIS_Y)*((float)COE_MDPS_TO_RADPS);
 800367c:	4b31      	ldr	r3, [pc, #196]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800367e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003682:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003748 <HAL_TIM_PeriodElapsedCallback+0x950>
 8003686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800368a:	4b30      	ldr	r3, [pc, #192]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x954>)
 800368c:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_rad.gz = ((float)gyro_fil.AXIS_Z)*((float)COE_MDPS_TO_RADPS);
 8003690:	4b2c      	ldr	r3, [pc, #176]	; (8003744 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8003692:	edd3 7a02 	vldr	s15, [r3, #8]
 8003696:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003748 <HAL_TIM_PeriodElapsedCallback+0x950>
 800369a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800369e:	4b2b      	ldr	r3, [pc, #172]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x954>)
 80036a0:	edc3 7a02 	vstr	s15, [r3, #8]

		euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 80036a4:	4b2a      	ldr	r3, [pc, #168]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80036a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80036aa:	4b28      	ldr	r3, [pc, #160]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x954>)
 80036ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80036b0:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003754 <HAL_TIM_PeriodElapsedCallback+0x95c>
 80036b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036bc:	4b24      	ldr	r3, [pc, #144]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80036be:	edc3 7a02 	vstr	s15, [r3, #8]

		if(gTHR<MIN_THR)
 80036c2:	4b25      	ldr	r3, [pc, #148]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x960>)
 80036c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036c8:	2bc7      	cmp	r3, #199	; 0xc7
 80036ca:	dc07      	bgt.n	80036dc <HAL_TIM_PeriodElapsedCallback+0x8e4>
		{
			euler_rc.thz = 0;
 80036cc:	4b23      	ldr	r3, [pc, #140]	; (800375c <HAL_TIM_PeriodElapsedCallback+0x964>)
 80036ce:	f04f 0200 	mov.w	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
			euler_ahrs.thz = 0;
 80036d4:	4b1e      	ldr	r3, [pc, #120]	; (8003750 <HAL_TIM_PeriodElapsedCallback+0x958>)
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	609a      	str	r2, [r3, #8]
		}

		if (rc_connection_flag && rc_enable_motor)
 80036dc:	4b20      	ldr	r3, [pc, #128]	; (8003760 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d015      	beq.n	8003710 <HAL_TIM_PeriodElapsedCallback+0x918>
 80036e4:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d011      	beq.n	8003710 <HAL_TIM_PeriodElapsedCallback+0x918>
		{   // Do PID Control
			FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm, active, delta);
 80036ec:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <HAL_TIM_PeriodElapsedCallback+0x970>)
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	b21b      	sxth	r3, r3
 80036f2:	4a1e      	ldr	r2, [pc, #120]	; (800376c <HAL_TIM_PeriodElapsedCallback+0x974>)
 80036f4:	edd2 7a00 	vldr	s15, [r2]
 80036f8:	9301      	str	r3, [sp, #4]
 80036fa:	4b1d      	ldr	r3, [pc, #116]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x978>)
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003702:	4b1c      	ldr	r3, [pc, #112]	; (8003774 <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003704:	4a1c      	ldr	r2, [pc, #112]	; (8003778 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003706:	4911      	ldr	r1, [pc, #68]	; (800374c <HAL_TIM_PeriodElapsedCallback+0x954>)
 8003708:	481c      	ldr	r0, [pc, #112]	; (800377c <HAL_TIM_PeriodElapsedCallback+0x984>)
 800370a:	f7fe f8bf 	bl	800188c <FlightControlPID_innerLoop>
 800370e:	e002      	b.n	8003716 <HAL_TIM_PeriodElapsedCallback+0x91e>
		}
		else
		{
			// set motor output zero
			set_motor_pwm_zero(&motor_pwm);
 8003710:	4817      	ldr	r0, [pc, #92]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003712:	f000 fc29 	bl	8003f68 <set_motor_pwm_zero>
		}

		if(gTHR<MIN_THR)
 8003716:	4b10      	ldr	r3, [pc, #64]	; (8003758 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8003718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800371c:	2bc7      	cmp	r3, #199	; 0xc7
 800371e:	dc02      	bgt.n	8003726 <HAL_TIM_PeriodElapsedCallback+0x92e>
		{
			set_motor_pwm_zero(&motor_pwm);
 8003720:	4813      	ldr	r0, [pc, #76]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003722:	f000 fc21 	bl	8003f68 <set_motor_pwm_zero>
		}

		set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 8003726:	4812      	ldr	r0, [pc, #72]	; (8003770 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003728:	f000 fb74 	bl	8003e14 <set_motor_pwm>
	}
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	bd90      	pop	{r4, r7, pc}
 8003734:	20000d04 	.word	0x20000d04
 8003738:	20000e50 	.word	0x20000e50
 800373c:	200013a4 	.word	0x200013a4
 8003740:	20000f28 	.word	0x20000f28
 8003744:	20000f1c 	.word	0x20000f1c
 8003748:	379268a9 	.word	0x379268a9
 800374c:	20001104 	.word	0x20001104
 8003750:	20001424 	.word	0x20001424
 8003754:	3aa3d70a 	.word	0x3aa3d70a
 8003758:	20001462 	.word	0x20001462
 800375c:	20001184 	.word	0x20001184
 8003760:	20001466 	.word	0x20001466
 8003764:	200007e8 	.word	0x200007e8
 8003768:	20000fc8 	.word	0x20000fc8
 800376c:	2000113c 	.word	0x2000113c
 8003770:	2000105c 	.word	0x2000105c
 8003774:	20000d98 	.word	0x20000d98
 8003778:	20000cdc 	.word	0x20000cdc
 800377c:	20000fcc 	.word	0x20000fcc

08003780 <initializeAllSensors>:
 * @brief  Initialize all sensors
 * @param  None
 * @retval None
 */
static void initializeAllSensors( void )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
	if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 8003784:	4914      	ldr	r1, [pc, #80]	; (80037d8 <initializeAllSensors+0x58>)
 8003786:	2000      	movs	r0, #0
 8003788:	f003 fcfe 	bl	8007188 <BSP_ACCELERO_Init>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d000      	beq.n	8003794 <initializeAllSensors+0x14>
	{
		while(1);
 8003792:	e7fe      	b.n	8003792 <initializeAllSensors+0x12>
	}

	if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 8003794:	4911      	ldr	r1, [pc, #68]	; (80037dc <initializeAllSensors+0x5c>)
 8003796:	2000      	movs	r0, #0
 8003798:	f003 ff37 	bl	800760a <BSP_GYRO_Init>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d000      	beq.n	80037a4 <initializeAllSensors+0x24>
	{
		while(1);
 80037a2:	e7fe      	b.n	80037a2 <initializeAllSensors+0x22>
	}

	if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 80037a4:	490e      	ldr	r1, [pc, #56]	; (80037e0 <initializeAllSensors+0x60>)
 80037a6:	2000      	movs	r0, #0
 80037a8:	f004 f869 	bl	800787e <BSP_MAGNETO_Init>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d000      	beq.n	80037b4 <initializeAllSensors+0x34>
	{
		while(1);
 80037b2:	e7fe      	b.n	80037b2 <initializeAllSensors+0x32>
	}


	if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 80037b4:	490b      	ldr	r1, [pc, #44]	; (80037e4 <initializeAllSensors+0x64>)
 80037b6:	2000      	movs	r0, #0
 80037b8:	f004 f96b 	bl	8007a92 <BSP_PRESSURE_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d000      	beq.n	80037c4 <initializeAllSensors+0x44>
	{
		while(1);
 80037c2:	e7fe      	b.n	80037c2 <initializeAllSensors+0x42>
	}

	if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 80037c4:	4908      	ldr	r1, [pc, #32]	; (80037e8 <initializeAllSensors+0x68>)
 80037c6:	2000      	movs	r0, #0
 80037c8:	f004 faab 	bl	8007d22 <BSP_TEMPERATURE_Init>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d000      	beq.n	80037d4 <initializeAllSensors+0x54>
	{
		while(1);
 80037d2:	e7fe      	b.n	80037d2 <initializeAllSensors+0x52>
	}


}
 80037d4:	bf00      	nop
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	200007d0 	.word	0x200007d0
 80037dc:	200007d4 	.word	0x200007d4
 80037e0:	200007d8 	.word	0x200007d8
 80037e4:	200007dc 	.word	0x200007dc
 80037e8:	200007e0 	.word	0x200007e0

080037ec <enableAllSensors>:
 * @brief  Enable all sensors
 * @param  None
 * @retval None
 */
void enableAllSensors( void )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
	BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 80037f0:	4b14      	ldr	r3, [pc, #80]	; (8003844 <enableAllSensors+0x58>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f003 fe11 	bl	800741c <BSP_ACCELERO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n");
 80037fa:	4813      	ldr	r0, [pc, #76]	; (8003848 <enableAllSensors+0x5c>)
 80037fc:	f7fd fe72 	bl	80014e4 <myprintf>
	BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 8003800:	4b12      	ldr	r3, [pc, #72]	; (800384c <enableAllSensors+0x60>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4618      	mov	r0, r3
 8003806:	f003 ffc1 	bl	800778c <BSP_GYRO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n");
 800380a:	4811      	ldr	r0, [pc, #68]	; (8003850 <enableAllSensors+0x64>)
 800380c:	f7fd fe6a 	bl	80014e4 <myprintf>
	BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 8003810:	4b10      	ldr	r3, [pc, #64]	; (8003854 <enableAllSensors+0x68>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f004 f8c3 	bl	80079a0 <BSP_MAGNETO_Sensor_Enable>
	PRINTF("LIS2MDL Magnetometer initialized and enabled\n");
 800381a:	480f      	ldr	r0, [pc, #60]	; (8003858 <enableAllSensors+0x6c>)
 800381c:	f7fd fe62 	bl	80014e4 <myprintf>
	BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 8003820:	4b0e      	ldr	r3, [pc, #56]	; (800385c <enableAllSensors+0x70>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4618      	mov	r0, r3
 8003826:	f004 fa11 	bl	8007c4c <BSP_PRESSURE_Sensor_Enable>
	PRINTF("LPS22HB Pressure sensor initialized and enabled\n");
 800382a:	480d      	ldr	r0, [pc, #52]	; (8003860 <enableAllSensors+0x74>)
 800382c:	f7fd fe5a 	bl	80014e4 <myprintf>
	BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 8003830:	4b0c      	ldr	r3, [pc, #48]	; (8003864 <enableAllSensors+0x78>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f004 fb37 	bl	8007ea8 <BSP_TEMPERATURE_Sensor_Enable>
	PRINTF("LPS22HB Temperature sensor initialized and enabled\n");
 800383a:	480b      	ldr	r0, [pc, #44]	; (8003868 <enableAllSensors+0x7c>)
 800383c:	f7fd fe52 	bl	80014e4 <myprintf>
}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}
 8003844:	200007d0 	.word	0x200007d0
 8003848:	0801f2f8 	.word	0x0801f2f8
 800384c:	200007d4 	.word	0x200007d4
 8003850:	0801f32c 	.word	0x0801f32c
 8003854:	200007d8 	.word	0x200007d8
 8003858:	0801f35c 	.word	0x0801f35c
 800385c:	200007dc 	.word	0x200007dc
 8003860:	0801f38c 	.word	0x0801f38c
 8003864:	200007e0 	.word	0x200007e0
 8003868:	0801f3c0 	.word	0x0801f3c0

0800386c <BlueNRG_Init>:



void BlueNRG_Init(void)
{
 800386c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800386e:	b08f      	sub	sp, #60	; 0x3c
 8003870:	af08      	add	r7, sp, #32

	int ret = 1;
 8003872:	2301      	movs	r3, #1
 8003874:	617b      	str	r3, [r7, #20]
	uint8_t  hwVersion=0;
 8003876:	2300      	movs	r3, #0
 8003878:	74fb      	strb	r3, [r7, #19]
	uint16_t fwVersion=0;
 800387a:	2300      	movs	r3, #0
 800387c:	823b      	strh	r3, [r7, #16]

	PRINTF("****** START BLE TESTS ******\r\n");
 800387e:	4883      	ldr	r0, [pc, #524]	; (8003a8c <BlueNRG_Init+0x220>)
 8003880:	f7fd fe30 	bl	80014e4 <myprintf>
	BNRG_SPI_Init();
 8003884:	f00b fb7a 	bl	800ef7c <BNRG_SPI_Init>
	/* Commented on Jan 15, 2020 */
	//for(i=0;i<6;i++)
	//  bdaddr[i] = tmp_bdaddr[i];

	/* Added on Jan 15, 2020 */
	bdaddr[0] = (STM32_UUID[1]>>24)&0xFF;
 8003888:	4b81      	ldr	r3, [pc, #516]	; (8003a90 <BlueNRG_Init+0x224>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	0e1b      	lsrs	r3, r3, #24
 800388e:	b2da      	uxtb	r2, r3
 8003890:	4b80      	ldr	r3, [pc, #512]	; (8003a94 <BlueNRG_Init+0x228>)
 8003892:	701a      	strb	r2, [r3, #0]
	bdaddr[1] = (STM32_UUID[0]    )&0xFF;
 8003894:	4b80      	ldr	r3, [pc, #512]	; (8003a98 <BlueNRG_Init+0x22c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	b2da      	uxtb	r2, r3
 800389a:	4b7e      	ldr	r3, [pc, #504]	; (8003a94 <BlueNRG_Init+0x228>)
 800389c:	705a      	strb	r2, [r3, #1]
	bdaddr[2] = (STM32_UUID[2] >>8)&0xFF;
 800389e:	4b7f      	ldr	r3, [pc, #508]	; (8003a9c <BlueNRG_Init+0x230>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	0a1b      	lsrs	r3, r3, #8
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	4b7b      	ldr	r3, [pc, #492]	; (8003a94 <BlueNRG_Init+0x228>)
 80038a8:	709a      	strb	r2, [r3, #2]
	bdaddr[3] = (STM32_UUID[0]>>16)&0xFF;
 80038aa:	4b7b      	ldr	r3, [pc, #492]	; (8003a98 <BlueNRG_Init+0x22c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	0c1b      	lsrs	r3, r3, #16
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	4b78      	ldr	r3, [pc, #480]	; (8003a94 <BlueNRG_Init+0x228>)
 80038b4:	70da      	strb	r2, [r3, #3]
	bdaddr[4] = (hwVersion > 0x30) ?
 80038b6:	7cfb      	ldrb	r3, [r7, #19]
 80038b8:	2b30      	cmp	r3, #48	; 0x30
 80038ba:	d901      	bls.n	80038c0 <BlueNRG_Init+0x54>
 80038bc:	228c      	movs	r2, #140	; 0x8c
 80038be:	e000      	b.n	80038c2 <BlueNRG_Init+0x56>
 80038c0:	2228      	movs	r2, #40	; 0x28
 80038c2:	4b74      	ldr	r3, [pc, #464]	; (8003a94 <BlueNRG_Init+0x228>)
 80038c4:	711a      	strb	r2, [r3, #4]
			((((0x34-48)*10) + (0x30-48)+100)&0xFF) :
			((((0x34-48)*10) + (0x30-48)    )&0xFF) ;
	bdaddr[5] = 0xC4; /* for a Legal BLE Random MAC */
 80038c6:	4b73      	ldr	r3, [pc, #460]	; (8003a94 <BlueNRG_Init+0x228>)
 80038c8:	22c4      	movs	r2, #196	; 0xc4
 80038ca:	715a      	strb	r2, [r3, #5]

	/* Initialize the BlueNRG HCI */
	HCI_Init();
 80038cc:	f018 ff12 	bl	801c6f4 <HCI_Init>

	/* Reset BlueNRG hardware */
	BlueNRG_RST();
 80038d0:	f00b fb86 	bl	800efe0 <BlueNRG_RST>

	/* get the BlueNRG HW and FW versions */
	PRINTF("\r\nReading BlueNRG version ...\r\n");
 80038d4:	4872      	ldr	r0, [pc, #456]	; (8003aa0 <BlueNRG_Init+0x234>)
 80038d6:	f7fd fe05 	bl	80014e4 <myprintf>
	if (getBlueNRGVersion(&hwVersion, &fwVersion)== BLE_STATUS_SUCCESS)
 80038da:	f107 0210 	add.w	r2, r7, #16
 80038de:	f107 0313 	add.w	r3, r7, #19
 80038e2:	4611      	mov	r1, r2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f018 feb7 	bl	801c658 <getBlueNRGVersion>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f040 80bc 	bne.w	8003a6a <BlueNRG_Init+0x1fe>
	{

		/*
		 * Reset BlueNRG again otherwise it will fail.
		 */
		BlueNRG_RST();
 80038f2:	f00b fb75 	bl	800efe0 <BlueNRG_RST>
		//  testStatus = COMPONENT_ERROR;
		//  PRINTF("\r\nSetting Pubblic BD_ADDR failed *****\r\n");
		//  goto fail;
		//}

		PRINTF("GATT Initializzation...\r\n");
 80038f6:	486b      	ldr	r0, [pc, #428]	; (8003aa4 <BlueNRG_Init+0x238>)
 80038f8:	f7fd fdf4 	bl	80014e4 <myprintf>
		ret = aci_gatt_init();
 80038fc:	f018 fbf0 	bl	801c0e0 <aci_gatt_init>
 8003900:	4603      	mov	r3, r0
 8003902:	617b      	str	r3, [r7, #20]
		if(ret){
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d006      	beq.n	8003918 <BlueNRG_Init+0xac>
			testStatus = COMPONENT_ERROR;
 800390a:	4b67      	ldr	r3, [pc, #412]	; (8003aa8 <BlueNRG_Init+0x23c>)
 800390c:	2201      	movs	r2, #1
 800390e:	701a      	strb	r2, [r3, #0]
			PRINTF("\r\nGATT_Init failed ****\r\n");
 8003910:	4866      	ldr	r0, [pc, #408]	; (8003aac <BlueNRG_Init+0x240>)
 8003912:	f7fd fde7 	bl	80014e4 <myprintf>
			goto fail;
 8003916:	e0b2      	b.n	8003a7e <BlueNRG_Init+0x212>
		//       PRINTF("\r\naci_gatt_update_char_value failed\r\n");
		//      while(1);
		//    }

		/* Set the GAP INIT like X-NUCLEO-IDB05A1 eval board  since using same SPBTLE_RF module*/
		ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8003918:	4b65      	ldr	r3, [pc, #404]	; (8003ab0 <BlueNRG_Init+0x244>)
 800391a:	9301      	str	r3, [sp, #4]
 800391c:	4b65      	ldr	r3, [pc, #404]	; (8003ab4 <BlueNRG_Init+0x248>)
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	4b65      	ldr	r3, [pc, #404]	; (8003ab8 <BlueNRG_Init+0x24c>)
 8003922:	2207      	movs	r2, #7
 8003924:	2100      	movs	r1, #0
 8003926:	2001      	movs	r0, #1
 8003928:	f018 f9ec 	bl	801bd04 <aci_gap_init_IDB05A1>
 800392c:	4603      	mov	r3, r0
 800392e:	617b      	str	r3, [r7, #20]

		if(ret != BLE_STATUS_SUCCESS){
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <BlueNRG_Init+0xd2>
			PRINTF("\r\nGAP_Init failed\r\n");
 8003936:	4861      	ldr	r0, [pc, #388]	; (8003abc <BlueNRG_Init+0x250>)
 8003938:	f7fd fdd4 	bl	80014e4 <myprintf>
			goto fail;
 800393c:	e09f      	b.n	8003a7e <BlueNRG_Init+0x212>
		}

		// Added Jan 10th
		ret = hci_le_set_random_address(bdaddr);
 800393e:	4855      	ldr	r0, [pc, #340]	; (8003a94 <BlueNRG_Init+0x228>)
 8003940:	f019 f9e9 	bl	801cd16 <hci_le_set_random_address>
 8003944:	6178      	str	r0, [r7, #20]
		// Added Jan 10th
		const char BoardName[7] = {NAME_BLUEMS};
 8003946:	4a5e      	ldr	r2, [pc, #376]	; (8003ac0 <BlueNRG_Init+0x254>)
 8003948:	f107 0308 	add.w	r3, r7, #8
 800394c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003950:	6018      	str	r0, [r3, #0]
 8003952:	3304      	adds	r3, #4
 8003954:	8019      	strh	r1, [r3, #0]
 8003956:	3302      	adds	r3, #2
 8003958:	0c0a      	lsrs	r2, r1, #16
 800395a:	701a      	strb	r2, [r3, #0]
		// Added Jan 10th
		ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 800395c:	4b56      	ldr	r3, [pc, #344]	; (8003ab8 <BlueNRG_Init+0x24c>)
 800395e:	8818      	ldrh	r0, [r3, #0]
 8003960:	4b54      	ldr	r3, [pc, #336]	; (8003ab4 <BlueNRG_Init+0x248>)
 8003962:	8819      	ldrh	r1, [r3, #0]
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	2307      	movs	r3, #7
 800396c:	2200      	movs	r2, #0
 800396e:	f018 fd3b 	bl	801c3e8 <aci_gatt_update_char_value>
 8003972:	4603      	mov	r3, r0
 8003974:	617b      	str	r3, [r7, #20]
				7/*strlen(BoardName)*/, (uint8_t *)BoardName);

		PRINTF("GAP setting Authentication ....\r\n");
 8003976:	4853      	ldr	r0, [pc, #332]	; (8003ac4 <BlueNRG_Init+0x258>)
 8003978:	f7fd fdb4 	bl	80014e4 <myprintf>
		ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 800397c:	2301      	movs	r3, #1
 800397e:	9303      	str	r3, [sp, #12]
 8003980:	4b51      	ldr	r3, [pc, #324]	; (8003ac8 <BlueNRG_Init+0x25c>)
 8003982:	9302      	str	r3, [sp, #8]
 8003984:	2300      	movs	r3, #0
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	2310      	movs	r3, #16
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	2307      	movs	r3, #7
 800398e:	2200      	movs	r2, #0
 8003990:	2100      	movs	r1, #0
 8003992:	2001      	movs	r0, #1
 8003994:	f018 fb01 	bl	801bf9a <aci_gap_set_auth_requirement>
 8003998:	4603      	mov	r3, r0
 800399a:	617b      	str	r3, [r7, #20]
				OOB_AUTH_DATA_ABSENT,
				NULL, 7, 16,
				USE_FIXED_PIN_FOR_PAIRING, 123456,
				BONDING);
		if (ret != BLE_STATUS_SUCCESS) {
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d006      	beq.n	80039b0 <BlueNRG_Init+0x144>
			testStatus = COMPONENT_ERROR;
 80039a2:	4b41      	ldr	r3, [pc, #260]	; (8003aa8 <BlueNRG_Init+0x23c>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
			PRINTF("\r\nGAP setting Authentication failed ******\r\n");
 80039a8:	4848      	ldr	r0, [pc, #288]	; (8003acc <BlueNRG_Init+0x260>)
 80039aa:	f7fd fd9b 	bl	80014e4 <myprintf>
			goto fail;
 80039ae:	e066      	b.n	8003a7e <BlueNRG_Init+0x212>
		}

		PRINTF("SERVER: BLE Stack Initialized \r\n"
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	469c      	mov	ip, r3
 80039b4:	8a3b      	ldrh	r3, [r7, #16]
 80039b6:	0a1b      	lsrs	r3, r3, #8
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	469e      	mov	lr, r3
 80039bc:	8a3b      	ldrh	r3, [r7, #16]
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	f003 020f 	and.w	r2, r3, #15
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	2b30      	cmp	r3, #48	; 0x30
 80039ca:	d904      	bls.n	80039d6 <BlueNRG_Init+0x16a>
 80039cc:	8a3b      	ldrh	r3, [r7, #16]
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	3360      	adds	r3, #96	; 0x60
 80039d4:	e000      	b.n	80039d8 <BlueNRG_Init+0x16c>
 80039d6:	2361      	movs	r3, #97	; 0x61
 80039d8:	492e      	ldr	r1, [pc, #184]	; (8003a94 <BlueNRG_Init+0x228>)
 80039da:	7949      	ldrb	r1, [r1, #5]
 80039dc:	4608      	mov	r0, r1
 80039de:	492d      	ldr	r1, [pc, #180]	; (8003a94 <BlueNRG_Init+0x228>)
 80039e0:	7909      	ldrb	r1, [r1, #4]
 80039e2:	460c      	mov	r4, r1
 80039e4:	492b      	ldr	r1, [pc, #172]	; (8003a94 <BlueNRG_Init+0x228>)
 80039e6:	78c9      	ldrb	r1, [r1, #3]
 80039e8:	460d      	mov	r5, r1
 80039ea:	492a      	ldr	r1, [pc, #168]	; (8003a94 <BlueNRG_Init+0x228>)
 80039ec:	7889      	ldrb	r1, [r1, #2]
 80039ee:	460e      	mov	r6, r1
 80039f0:	4928      	ldr	r1, [pc, #160]	; (8003a94 <BlueNRG_Init+0x228>)
 80039f2:	7849      	ldrb	r1, [r1, #1]
 80039f4:	6079      	str	r1, [r7, #4]
 80039f6:	4927      	ldr	r1, [pc, #156]	; (8003a94 <BlueNRG_Init+0x228>)
 80039f8:	7809      	ldrb	r1, [r1, #0]
 80039fa:	9106      	str	r1, [sp, #24]
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	9105      	str	r1, [sp, #20]
 8003a00:	9604      	str	r6, [sp, #16]
 8003a02:	9503      	str	r5, [sp, #12]
 8003a04:	9402      	str	r4, [sp, #8]
 8003a06:	9001      	str	r0, [sp, #4]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	4672      	mov	r2, lr
 8003a0e:	4661      	mov	r1, ip
 8003a10:	482f      	ldr	r0, [pc, #188]	; (8003ad0 <BlueNRG_Init+0x264>)
 8003a12:	f7fd fd67 	bl	80014e4 <myprintf>
				(fwVersion>>4)&0xF,
				(hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a',
						bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);

		/* Set output power level */
		aci_hal_set_tx_power_level(1,4);    /* -2.1dBm */
 8003a16:	2104      	movs	r1, #4
 8003a18:	2001      	movs	r0, #1
 8003a1a:	f018 fdaa 	bl	801c572 <aci_hal_set_tx_power_level>

		ret = Add_ConsoleW2ST_Service();
 8003a1e:	f000 fe41 	bl	80046a4 <Add_ConsoleW2ST_Service>
 8003a22:	4603      	mov	r3, r0
 8003a24:	617b      	str	r3, [r7, #20]
		if(ret == BLE_STATUS_SUCCESS)
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d103      	bne.n	8003a34 <BlueNRG_Init+0x1c8>
			PRINTF("Console Service W2ST added successfully\r\n");
 8003a2c:	4829      	ldr	r0, [pc, #164]	; (8003ad4 <BlueNRG_Init+0x268>)
 8003a2e:	f7fd fd59 	bl	80014e4 <myprintf>
 8003a32:	e005      	b.n	8003a40 <BlueNRG_Init+0x1d4>
		else{
			testStatus = COMPONENT_ERROR;
 8003a34:	4b1c      	ldr	r3, [pc, #112]	; (8003aa8 <BlueNRG_Init+0x23c>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	701a      	strb	r2, [r3, #0]
			PRINTF("\r\nError while adding Console Service W2ST\r\n");
 8003a3a:	4827      	ldr	r0, [pc, #156]	; (8003ad8 <BlueNRG_Init+0x26c>)
 8003a3c:	f7fd fd52 	bl	80014e4 <myprintf>
		}

		ret = Add_ConfigW2ST_Service();
 8003a40:	f000 fdba 	bl	80045b8 <Add_ConfigW2ST_Service>
 8003a44:	4603      	mov	r3, r0
 8003a46:	617b      	str	r3, [r7, #20]
		if(ret == BLE_STATUS_SUCCESS)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d103      	bne.n	8003a56 <BlueNRG_Init+0x1ea>
			PRINTF("Config  Service W2ST added successfully\r\n");
 8003a4e:	4823      	ldr	r0, [pc, #140]	; (8003adc <BlueNRG_Init+0x270>)
 8003a50:	f7fd fd48 	bl	80014e4 <myprintf>
 8003a54:	e005      	b.n	8003a62 <BlueNRG_Init+0x1f6>
		else{
			testStatus = COMPONENT_ERROR;
 8003a56:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <BlueNRG_Init+0x23c>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	701a      	strb	r2, [r3, #0]
			PRINTF("\r\nError while adding Config Service W2ST\r\n");
 8003a5c:	4820      	ldr	r0, [pc, #128]	; (8003ae0 <BlueNRG_Init+0x274>)
 8003a5e:	f7fd fd41 	bl	80014e4 <myprintf>
		}

		PRINTF("\r\nAll test passed!\r\n");
 8003a62:	4820      	ldr	r0, [pc, #128]	; (8003ae4 <BlueNRG_Init+0x278>)
 8003a64:	f7fd fd3e 	bl	80014e4 <myprintf>
 8003a68:	e005      	b.n	8003a76 <BlueNRG_Init+0x20a>
	}
	else {
		testStatus = COMPONENT_ERROR;
 8003a6a:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <BlueNRG_Init+0x23c>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	701a      	strb	r2, [r3, #0]
		PRINTF("\r\nError in BlueNRG tests. ******\r\n");
 8003a70:	481d      	ldr	r0, [pc, #116]	; (8003ae8 <BlueNRG_Init+0x27c>)
 8003a72:	f7fd fd37 	bl	80014e4 <myprintf>
	}
	PRINTF("****** END BLE TESTS ******\r\n");
 8003a76:	481d      	ldr	r0, [pc, #116]	; (8003aec <BlueNRG_Init+0x280>)
 8003a78:	f7fd fd34 	bl	80014e4 <myprintf>
	return;
 8003a7c:	e003      	b.n	8003a86 <BlueNRG_Init+0x21a>

	fail:
	testStatus = COMPONENT_ERROR;
 8003a7e:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <BlueNRG_Init+0x23c>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
	return;
 8003a84:	bf00      	nop
}
 8003a86:	371c      	adds	r7, #28
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a8c:	0801f3f4 	.word	0x0801f3f4
 8003a90:	1fff7a14 	.word	0x1fff7a14
 8003a94:	20000ec0 	.word	0x20000ec0
 8003a98:	1fff7a10 	.word	0x1fff7a10
 8003a9c:	1fff7a18 	.word	0x1fff7a18
 8003aa0:	0801f414 	.word	0x0801f414
 8003aa4:	0801f434 	.word	0x0801f434
 8003aa8:	20000800 	.word	0x20000800
 8003aac:	0801f450 	.word	0x0801f450
 8003ab0:	20000e10 	.word	0x20000e10
 8003ab4:	200010f4 	.word	0x200010f4
 8003ab8:	200013e0 	.word	0x200013e0
 8003abc:	0801f46c 	.word	0x0801f46c
 8003ac0:	0801f640 	.word	0x0801f640
 8003ac4:	0801f480 	.word	0x0801f480
 8003ac8:	0001e240 	.word	0x0001e240
 8003acc:	0801f4a4 	.word	0x0801f4a4
 8003ad0:	0801f4d4 	.word	0x0801f4d4
 8003ad4:	0801f534 	.word	0x0801f534
 8003ad8:	0801f560 	.word	0x0801f560
 8003adc:	0801f58c 	.word	0x0801f58c
 8003ae0:	0801f5b8 	.word	0x0801f5b8
 8003ae4:	0801f5e4 	.word	0x0801f5e4
 8003ae8:	0801f5fc 	.word	0x0801f5fc
 8003aec:	0801f620 	.word	0x0801f620

08003af0 <Init_BlueNRG_Custom_Services>:
/** @brief Initialize all the Custom BlueNRG services
 * @param None
 * @retval None
 */
static void Init_BlueNRG_Custom_Services(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
	int ret;

	ret = Add_HWServW2ST_Service();
 8003af6:	f000 ff73 	bl	80049e0 <Add_HWServW2ST_Service>
 8003afa:	4603      	mov	r3, r0
 8003afc:	607b      	str	r3, [r7, #4]
	if(ret == BLE_STATUS_SUCCESS) {
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d103      	bne.n	8003b0c <Init_BlueNRG_Custom_Services+0x1c>
		PRINTF("HW      Service W2ST added successfully\r\n");
 8003b04:	4813      	ldr	r0, [pc, #76]	; (8003b54 <Init_BlueNRG_Custom_Services+0x64>)
 8003b06:	f7fd fced 	bl	80014e4 <myprintf>
 8003b0a:	e002      	b.n	8003b12 <Init_BlueNRG_Custom_Services+0x22>
	} else {
		PRINTF("\r\nError while adding HW Service W2ST\r\n");
 8003b0c:	4812      	ldr	r0, [pc, #72]	; (8003b58 <Init_BlueNRG_Custom_Services+0x68>)
 8003b0e:	f7fd fce9 	bl	80014e4 <myprintf>
	}

	ret = Add_ConsoleW2ST_Service();
 8003b12:	f000 fdc7 	bl	80046a4 <Add_ConsoleW2ST_Service>
 8003b16:	4603      	mov	r3, r0
 8003b18:	607b      	str	r3, [r7, #4]
	if(ret == BLE_STATUS_SUCCESS) {
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d103      	bne.n	8003b28 <Init_BlueNRG_Custom_Services+0x38>
		PRINTF("Console Service W2ST added successfully\r\n");
 8003b20:	480e      	ldr	r0, [pc, #56]	; (8003b5c <Init_BlueNRG_Custom_Services+0x6c>)
 8003b22:	f7fd fcdf 	bl	80014e4 <myprintf>
 8003b26:	e002      	b.n	8003b2e <Init_BlueNRG_Custom_Services+0x3e>
	} else {
		PRINTF("\r\nError while adding Console Service W2ST\r\n");
 8003b28:	480d      	ldr	r0, [pc, #52]	; (8003b60 <Init_BlueNRG_Custom_Services+0x70>)
 8003b2a:	f7fd fcdb 	bl	80014e4 <myprintf>
	}

	ret = Add_ConfigW2ST_Service();
 8003b2e:	f000 fd43 	bl	80045b8 <Add_ConfigW2ST_Service>
 8003b32:	4603      	mov	r3, r0
 8003b34:	607b      	str	r3, [r7, #4]
	if(ret == BLE_STATUS_SUCCESS) {
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d103      	bne.n	8003b44 <Init_BlueNRG_Custom_Services+0x54>
		PRINTF("Config  Service W2ST added successfully\r\n");
 8003b3c:	4809      	ldr	r0, [pc, #36]	; (8003b64 <Init_BlueNRG_Custom_Services+0x74>)
 8003b3e:	f7fd fcd1 	bl	80014e4 <myprintf>
	} else {
		PRINTF("\r\nError while adding Config Service W2ST\r\n");
	}
}
 8003b42:	e002      	b.n	8003b4a <Init_BlueNRG_Custom_Services+0x5a>
		PRINTF("\r\nError while adding Config Service W2ST\r\n");
 8003b44:	4808      	ldr	r0, [pc, #32]	; (8003b68 <Init_BlueNRG_Custom_Services+0x78>)
 8003b46:	f7fd fccd 	bl	80014e4 <myprintf>
}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	0801f648 	.word	0x0801f648
 8003b58:	0801f674 	.word	0x0801f674
 8003b5c:	0801f534 	.word	0x0801f534
 8003b60:	0801f560 	.word	0x0801f560
 8003b64:	0801f58c 	.word	0x0801f58c
 8003b68:	0801f5b8 	.word	0x0801f5b8

08003b6c <SendMotionData>:
 * @brief  Send Motion Data Acc/Mag/Gyro to BLE
 * @param  None
 * @retval None
 */
static void SendMotionData(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08a      	sub	sp, #40	; 0x28
 8003b70:	af00      	add	r7, sp, #0
	SensorAxes_t GYR_Value;
	SensorAxes_t MAG_Value;



	ACC_Value.AXIS_X = acc.AXIS_X;
 8003b72:	4b13      	ldr	r3, [pc, #76]	; (8003bc0 <SendMotionData+0x54>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	61fb      	str	r3, [r7, #28]
	ACC_Value.AXIS_Y = acc.AXIS_Y;
 8003b78:	4b11      	ldr	r3, [pc, #68]	; (8003bc0 <SendMotionData+0x54>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	623b      	str	r3, [r7, #32]
	ACC_Value.AXIS_Z = acc.AXIS_Z;
 8003b7e:	4b10      	ldr	r3, [pc, #64]	; (8003bc0 <SendMotionData+0x54>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
	GYR_Value.AXIS_X = gyro.AXIS_X;
 8003b84:	4b0f      	ldr	r3, [pc, #60]	; (8003bc4 <SendMotionData+0x58>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	613b      	str	r3, [r7, #16]
	GYR_Value.AXIS_Y = gyro.AXIS_Y;
 8003b8a:	4b0e      	ldr	r3, [pc, #56]	; (8003bc4 <SendMotionData+0x58>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	617b      	str	r3, [r7, #20]
	GYR_Value.AXIS_Z = gyro.AXIS_Z;
 8003b90:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <SendMotionData+0x58>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	61bb      	str	r3, [r7, #24]
	MAG_Value.AXIS_X = mag.AXIS_X;
 8003b96:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <SendMotionData+0x5c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	607b      	str	r3, [r7, #4]
	MAG_Value.AXIS_Y = mag.AXIS_Y;
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <SendMotionData+0x5c>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	60bb      	str	r3, [r7, #8]
	MAG_Value.AXIS_Z = mag.AXIS_Z;
 8003ba2:	4b09      	ldr	r3, [pc, #36]	; (8003bc8 <SendMotionData+0x5c>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	60fb      	str	r3, [r7, #12]
	/*Debug */
	//PRINTF("ACC[X, Y, Z]: %d\t%d\t%d\t\n", ACC_Value.AXIS_X, ACC_Value.AXIS_Y, ACC_Value.AXIS_Z);
	//PRINTF("GYRO[X, Y, Z]: %d\t%d\t%d\t\n", GYR_Value.AXIS_X, GYR_Value.AXIS_Y, GYR_Value.AXIS_Z);
	//PRINTF("MAG[X, Y, Z]: %d\t%d\t%d\t\n", MAG_Value.AXIS_X, MAG_Value.AXIS_Y, MAG_Value.AXIS_Z);

	AccGyroMag_Update(&ACC_Value,&GYR_Value,&MAG_Value);
 8003ba8:	1d3a      	adds	r2, r7, #4
 8003baa:	f107 0110 	add.w	r1, r7, #16
 8003bae:	f107 031c 	add.w	r3, r7, #28
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f001 f8aa 	bl	8004d0c <AccGyroMag_Update>

}
 8003bb8:	bf00      	nop
 8003bba:	3728      	adds	r7, #40	; 0x28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	20000cd0 	.word	0x20000cd0
 8003bc4:	2000104c 	.word	0x2000104c
 8003bc8:	20001414 	.word	0x20001414
 8003bcc:	00000000 	.word	0x00000000

08003bd0 <SendBattEnvData>:

static void SendBattEnvData(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
	int32_t decPart, intPart;
	int32_t PressToSend=0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	613b      	str	r3, [r7, #16]
	uint16_t BattToSend=0;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	82fb      	strh	r3, [r7, #22]
	int16_t RSSIToSend=0, TempToSend=0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	81fb      	strh	r3, [r7, #14]
 8003be2:	2300      	movs	r3, #0
 8003be4:	81bb      	strh	r3, [r7, #12]
	int8_t rssi;
	uint16_t conn_handle;

	HAL_ADC_Start(&hadc1);
 8003be6:	487a      	ldr	r0, [pc, #488]	; (8003dd0 <SendBattEnvData+0x200>)
 8003be8:	f010 fc54 	bl	8014494 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 1000000) == HAL_OK)
 8003bec:	4979      	ldr	r1, [pc, #484]	; (8003dd4 <SendBattEnvData+0x204>)
 8003bee:	4878      	ldr	r0, [pc, #480]	; (8003dd0 <SendBattEnvData+0x200>)
 8003bf0:	f010 fd27 	bl	8014642 <HAL_ADC_PollForConversion>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d133      	bne.n	8003c62 <SendBattEnvData+0x92>
	{
		VBAT_Sense = HAL_ADC_GetValue(&hadc1);
 8003bfa:	4875      	ldr	r0, [pc, #468]	; (8003dd0 <SendBattEnvData+0x200>)
 8003bfc:	f010 fda3 	bl	8014746 <HAL_ADC_GetValue>
 8003c00:	4603      	mov	r3, r0
 8003c02:	4a75      	ldr	r2, [pc, #468]	; (8003dd8 <SendBattEnvData+0x208>)
 8003c04:	6013      	str	r3, [r2, #0]
		VBAT = (((VBAT_Sense*3.3)/4095)*(BAT_RUP+BAT_RDW))/BAT_RDW;
 8003c06:	4b74      	ldr	r3, [pc, #464]	; (8003dd8 <SendBattEnvData+0x208>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fc fc7a 	bl	8000504 <__aeabi_ui2d>
 8003c10:	a36b      	add	r3, pc, #428	; (adr r3, 8003dc0 <SendBattEnvData+0x1f0>)
 8003c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c16:	f7fc fcef 	bl	80005f8 <__aeabi_dmul>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4619      	mov	r1, r3
 8003c22:	a369      	add	r3, pc, #420	; (adr r3, 8003dc8 <SendBattEnvData+0x1f8>)
 8003c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c28:	f7fc fe10 	bl	800084c <__aeabi_ddiv>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4610      	mov	r0, r2
 8003c32:	4619      	mov	r1, r3
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	4b68      	ldr	r3, [pc, #416]	; (8003ddc <SendBattEnvData+0x20c>)
 8003c3a:	f7fc fcdd 	bl	80005f8 <__aeabi_dmul>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4610      	mov	r0, r2
 8003c44:	4619      	mov	r1, r3
 8003c46:	f04f 0200 	mov.w	r2, #0
 8003c4a:	4b65      	ldr	r3, [pc, #404]	; (8003de0 <SendBattEnvData+0x210>)
 8003c4c:	f7fc fdfe 	bl	800084c <__aeabi_ddiv>
 8003c50:	4602      	mov	r2, r0
 8003c52:	460b      	mov	r3, r1
 8003c54:	4610      	mov	r0, r2
 8003c56:	4619      	mov	r1, r3
 8003c58:	f7fc ff7e 	bl	8000b58 <__aeabi_d2f>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	4a61      	ldr	r2, [pc, #388]	; (8003de4 <SendBattEnvData+0x214>)
 8003c60:	6013      	str	r3, [r2, #0]
		//PRINTF("Battery voltage = %fV\n\n", VBAT);
	}
	HAL_ADC_Stop(&hadc1);
 8003c62:	485b      	ldr	r0, [pc, #364]	; (8003dd0 <SendBattEnvData+0x200>)
 8003c64:	f010 fcba 	bl	80145dc <HAL_ADC_Stop>

	MCR_BLUEMS_F2I_2D(press, intPart, decPart);
 8003c68:	4b5f      	ldr	r3, [pc, #380]	; (8003de8 <SendBattEnvData+0x218>)
 8003c6a:	edd3 7a00 	vldr	s15, [r3]
 8003c6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c72:	ee17 3a90 	vmov	r3, s15
 8003c76:	60bb      	str	r3, [r7, #8]
 8003c78:	4b5b      	ldr	r3, [pc, #364]	; (8003de8 <SendBattEnvData+0x218>)
 8003c7a:	ed93 7a00 	vldr	s14, [r3]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	ee07 3a90 	vmov	s15, r3
 8003c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c8c:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8003dec <SendBattEnvData+0x21c>
 8003c90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c98:	ee17 3a90 	vmov	r3, s15
 8003c9c:	607b      	str	r3, [r7, #4]
	PressToSend=intPart*100+decPart;
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	2264      	movs	r2, #100	; 0x64
 8003ca2:	fb02 f303 	mul.w	r3, r2, r3
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	4413      	add	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
	// inserted by TP
	// VBAT percentage between 3.7 and 4.2V
	VBAT = ((VBAT - 3.7f)*100.0f)/(4.2f-3.7f);
 8003cac:	4b4d      	ldr	r3, [pc, #308]	; (8003de4 <SendBattEnvData+0x214>)
 8003cae:	edd3 7a00 	vldr	s15, [r3]
 8003cb2:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003df0 <SendBattEnvData+0x220>
 8003cb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003cba:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003dec <SendBattEnvData+0x21c>
 8003cbe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003cc2:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8003df4 <SendBattEnvData+0x224>
 8003cc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cca:	4b46      	ldr	r3, [pc, #280]	; (8003de4 <SendBattEnvData+0x214>)
 8003ccc:	edc3 7a00 	vstr	s15, [r3]
	if (VBAT < 0) VBAT = 0;
 8003cd0:	4b44      	ldr	r3, [pc, #272]	; (8003de4 <SendBattEnvData+0x214>)
 8003cd2:	edd3 7a00 	vldr	s15, [r3]
 8003cd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cde:	d503      	bpl.n	8003ce8 <SendBattEnvData+0x118>
 8003ce0:	4b40      	ldr	r3, [pc, #256]	; (8003de4 <SendBattEnvData+0x214>)
 8003ce2:	f04f 0200 	mov.w	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
	MCR_BLUEMS_F2I_1D(((int32_t)(VBAT)), intPart, decPart);
 8003ce8:	4b3e      	ldr	r3, [pc, #248]	; (8003de4 <SendBattEnvData+0x214>)
 8003cea:	edd3 7a00 	vldr	s15, [r3]
 8003cee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cf2:	ee17 3a90 	vmov	r3, s15
 8003cf6:	60bb      	str	r3, [r7, #8]
 8003cf8:	4b3a      	ldr	r3, [pc, #232]	; (8003de4 <SendBattEnvData+0x214>)
 8003cfa:	edd3 7a00 	vldr	s15, [r3]
 8003cfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d02:	ee17 2a90 	vmov	r2, s15
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	1ad2      	subs	r2, r2, r3
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	607b      	str	r3, [r7, #4]
	BattToSend = intPart*10+decPart;
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	461a      	mov	r2, r3
 8003d1a:	0092      	lsls	r2, r2, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	4413      	add	r3, r2
 8003d28:	82fb      	strh	r3, [r7, #22]
	if (BattToSend > 1000){
 8003d2a:	8afb      	ldrh	r3, [r7, #22]
 8003d2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d30:	d902      	bls.n	8003d38 <SendBattEnvData+0x168>
		BattToSend =1000;
 8003d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d36:	82fb      	strh	r3, [r7, #22]
	}
	MCR_BLUEMS_F2I_1D(temperature, intPart, decPart);
 8003d38:	4b2f      	ldr	r3, [pc, #188]	; (8003df8 <SendBattEnvData+0x228>)
 8003d3a:	edd3 7a00 	vldr	s15, [r3]
 8003d3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d42:	ee17 3a90 	vmov	r3, s15
 8003d46:	60bb      	str	r3, [r7, #8]
 8003d48:	4b2b      	ldr	r3, [pc, #172]	; (8003df8 <SendBattEnvData+0x228>)
 8003d4a:	ed93 7a00 	vldr	s14, [r3]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	ee07 3a90 	vmov	s15, r3
 8003d54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d5c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003d60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d68:	ee17 3a90 	vmov	r3, s15
 8003d6c:	607b      	str	r3, [r7, #4]
	TempToSend = intPart*10+decPart;
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	461a      	mov	r2, r3
 8003d74:	0092      	lsls	r2, r2, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	4413      	add	r3, r2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	81bb      	strh	r3, [r7, #12]

	hci_read_rssi(&conn_handle, &rssi);
 8003d86:	1cfa      	adds	r2, r7, #3
 8003d88:	463b      	mov	r3, r7
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f018 fff9 	bl	801cd84 <hci_read_rssi>
	RSSIToSend = (int16_t)rssi*10;
 8003d92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	461a      	mov	r2, r3
 8003d9a:	0092      	lsls	r2, r2, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	81fb      	strh	r3, [r7, #14]

	Batt_Env_RSSI_Update(PressToSend,BattToSend,(int16_t) TempToSend,RSSIToSend );
 8003da4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003da8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003dac:	8af9      	ldrh	r1, [r7, #22]
 8003dae:	6938      	ldr	r0, [r7, #16]
 8003db0:	f001 f868 	bl	8004e84 <Batt_Env_RSSI_Update>

}
 8003db4:	bf00      	nop
 8003db6:	3718      	adds	r7, #24
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	f3af 8000 	nop.w
 8003dc0:	66666666 	.word	0x66666666
 8003dc4:	400a6666 	.word	0x400a6666
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	40affe00 	.word	0x40affe00
 8003dd0:	20000fe8 	.word	0x20000fe8
 8003dd4:	000f4240 	.word	0x000f4240
 8003dd8:	20000fd8 	.word	0x20000fd8
 8003ddc:	403e0000 	.word	0x403e0000
 8003de0:	40340000 	.word	0x40340000
 8003de4:	20000818 	.word	0x20000818
 8003de8:	2000119c 	.word	0x2000119c
 8003dec:	42c80000 	.word	0x42c80000
 8003df0:	406ccccd 	.word	0x406ccccd
 8003df4:	3efffff8 	.word	0x3efffff8
 8003df8:	20000f7c 	.word	0x20000f7c

08003dfc <SendArmingData>:


static void SendArmingData(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
	ARMING_Update(rc_enable_motor);
 8003e00:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <SendArmingData+0x14>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	4618      	mov	r0, r3
 8003e08:	f001 f8ec 	bl	8004fe4 <ARMING_Update>
}
 8003e0c:	bf00      	nop
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	200007e8 	.word	0x200007e8

08003e14 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	edd3 7a00 	vldr	s15, [r3]
 8003e22:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003f60 <set_motor_pwm+0x14c>
 8003e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2e:	db05      	blt.n	8003e3c <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 8003e30:	4b4c      	ldr	r3, [pc, #304]	; (8003f64 <set_motor_pwm+0x150>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f240 726c 	movw	r2, #1900	; 0x76c
 8003e38:	635a      	str	r2, [r3, #52]	; 0x34
 8003e3a:	e016      	b.n	8003e6a <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	edd3 7a00 	vldr	s15, [r3]
 8003e42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e4a:	d804      	bhi.n	8003e56 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 8003e4c:	4b45      	ldr	r3, [pc, #276]	; (8003f64 <set_motor_pwm+0x150>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2200      	movs	r2, #0
 8003e52:	635a      	str	r2, [r3, #52]	; 0x34
 8003e54:	e009      	b.n	8003e6a <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = (uint32_t) motor_pwm->motor1_pwm; 
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	edd3 7a00 	vldr	s15, [r3]
 8003e5c:	4b41      	ldr	r3, [pc, #260]	; (8003f64 <set_motor_pwm+0x150>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e64:	ee17 2a90 	vmov	r2, s15
 8003e68:	635a      	str	r2, [r3, #52]	; 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e70:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003f60 <set_motor_pwm+0x14c>
 8003e74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7c:	db05      	blt.n	8003e8a <set_motor_pwm+0x76>
    htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 8003e7e:	4b39      	ldr	r3, [pc, #228]	; (8003f64 <set_motor_pwm+0x150>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f240 726c 	movw	r2, #1900	; 0x76c
 8003e86:	639a      	str	r2, [r3, #56]	; 0x38
 8003e88:	e016      	b.n	8003eb8 <set_motor_pwm+0xa4>
  else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e98:	d804      	bhi.n	8003ea4 <set_motor_pwm+0x90>
    htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 8003e9a:	4b32      	ldr	r3, [pc, #200]	; (8003f64 <set_motor_pwm+0x150>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	639a      	str	r2, [r3, #56]	; 0x38
 8003ea2:	e009      	b.n	8003eb8 <set_motor_pwm+0xa4>
  else
    htim4.Instance->CCR2 = (uint32_t) motor_pwm->motor2_pwm;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	edd3 7a01 	vldr	s15, [r3, #4]
 8003eaa:	4b2e      	ldr	r3, [pc, #184]	; (8003f64 <set_motor_pwm+0x150>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003eb2:	ee17 2a90 	vmov	r2, s15
 8003eb6:	639a      	str	r2, [r3, #56]	; 0x38
  
  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ebe:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003f60 <set_motor_pwm+0x14c>
 8003ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eca:	db05      	blt.n	8003ed8 <set_motor_pwm+0xc4>
    htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 8003ecc:	4b25      	ldr	r3, [pc, #148]	; (8003f64 <set_motor_pwm+0x150>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f240 726c 	movw	r2, #1900	; 0x76c
 8003ed4:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ed6:	e016      	b.n	8003f06 <set_motor_pwm+0xf2>
  else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ede:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee6:	d804      	bhi.n	8003ef2 <set_motor_pwm+0xde>
    htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 8003ee8:	4b1e      	ldr	r3, [pc, #120]	; (8003f64 <set_motor_pwm+0x150>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2200      	movs	r2, #0
 8003eee:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ef0:	e009      	b.n	8003f06 <set_motor_pwm+0xf2>
  else
    htim4.Instance->CCR3 = (uint32_t) motor_pwm->motor3_pwm;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ef8:	4b1a      	ldr	r3, [pc, #104]	; (8003f64 <set_motor_pwm+0x150>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f00:	ee17 2a90 	vmov	r2, s15
 8003f04:	63da      	str	r2, [r3, #60]	; 0x3c
  
  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f0c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003f60 <set_motor_pwm+0x14c>
 8003f10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f18:	db05      	blt.n	8003f26 <set_motor_pwm+0x112>
    htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 8003f1a:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <set_motor_pwm+0x150>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f240 726c 	movw	r2, #1900	; 0x76c
 8003f22:	641a      	str	r2, [r3, #64]	; 0x40
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
  else
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
}
 8003f24:	e016      	b.n	8003f54 <set_motor_pwm+0x140>
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f34:	d804      	bhi.n	8003f40 <set_motor_pwm+0x12c>
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <set_motor_pwm+0x150>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003f3e:	e009      	b.n	8003f54 <set_motor_pwm+0x140>
    htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f46:	4b07      	ldr	r3, [pc, #28]	; (8003f64 <set_motor_pwm+0x150>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f4e:	ee17 2a90 	vmov	r2, s15
 8003f52:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	44ed8000 	.word	0x44ed8000
 8003f64:	20000e14 	.word	0x20000e14

08003f68 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f04f 0200 	mov.w	r2, #0
 8003f8e:	60da      	str	r2, [r3, #12]
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <QuaternionToEuler>:

/*
 * Convert Quaternion to Euler Angle
 */
void QuaternionToEuler(QuaternionTypeDef *qr, EulerAngleTypeDef *ea)
{
 8003f9c:	b5b0      	push	{r4, r5, r7, lr}
 8003f9e:	b08e      	sub	sp, #56	; 0x38
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
    float q0q0, q1q1, q2q2, q3q3;
    float dq0, dq1, dq2;
    float dq1q3, dq0q2/*, dq1q2*/;
    float dq0q1, dq2q3/*, dq0q3*/;

    q0q0 = qr->q0*qr->q0;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	ed93 7a00 	vldr	s14, [r3]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	edd3 7a00 	vldr	s15, [r3]
 8003fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    q1q1 = qr->q1*qr->q1;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	ed93 7a01 	vldr	s14, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fca:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    q2q2 = qr->q2*qr->q2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	ed93 7a02 	vldr	s14, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fde:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    q3q3 = qr->q3*qr->q3;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	ed93 7a03 	vldr	s14, [r3, #12]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	edd3 7a03 	vldr	s15, [r3, #12]
 8003fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    dq0 = 2*qr->q0;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	edd3 7a00 	vldr	s15, [r3]
 8003ffc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004000:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    dq1 = 2*qr->q1;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	edd3 7a01 	vldr	s15, [r3, #4]
 800400a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800400e:	edc7 7a08 	vstr	s15, [r7, #32]
    dq2 = 2*qr->q2;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	edd3 7a02 	vldr	s15, [r3, #8]
 8004018:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800401c:	edc7 7a07 	vstr	s15, [r7, #28]
    //dq1q2 = dq1 * qr->q2;
    dq1q3 = dq1 * qr->q3;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	edd3 7a03 	vldr	s15, [r3, #12]
 8004026:	ed97 7a08 	vldr	s14, [r7, #32]
 800402a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800402e:	edc7 7a06 	vstr	s15, [r7, #24]
    dq0q2 = dq0 * qr->q2;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	edd3 7a02 	vldr	s15, [r3, #8]
 8004038:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800403c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004040:	edc7 7a05 	vstr	s15, [r7, #20]
    //dq0q3 = dq0 * qr->q3;
    dq0q1 = dq0 * qr->q1;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	edd3 7a01 	vldr	s15, [r3, #4]
 800404a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800404e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004052:	edc7 7a04 	vstr	s15, [r7, #16]
    dq2q3 = dq2 * qr->q3;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	edd3 7a03 	vldr	s15, [r3, #12]
 800405c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004064:	edc7 7a03 	vstr	s15, [r7, #12]

    ea->thx = atan2(dq0q1+dq2q3, q0q0+q3q3-q1q1-q2q2);
 8004068:	ed97 7a04 	vldr	s14, [r7, #16]
 800406c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004074:	ee17 0a90 	vmov	r0, s15
 8004078:	f7fc fa66 	bl	8000548 <__aeabi_f2d>
 800407c:	4604      	mov	r4, r0
 800407e:	460d      	mov	r5, r1
 8004080:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004084:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004088:	ee37 7a27 	vadd.f32	s14, s14, s15
 800408c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004090:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004094:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800409c:	ee17 0a90 	vmov	r0, s15
 80040a0:	f7fc fa52 	bl	8000548 <__aeabi_f2d>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	ec43 2b11 	vmov	d1, r2, r3
 80040ac:	ec45 4b10 	vmov	d0, r4, r5
 80040b0:	f01a fb90 	bl	801e7d4 <atan2>
 80040b4:	ec53 2b10 	vmov	r2, r3, d0
 80040b8:	4610      	mov	r0, r2
 80040ba:	4619      	mov	r1, r3
 80040bc:	f7fc fd4c 	bl	8000b58 <__aeabi_d2f>
 80040c0:	4602      	mov	r2, r0
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	601a      	str	r2, [r3, #0]
    ea->thy = asin(dq0q2-dq1q3);
 80040c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80040ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80040ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040d2:	ee17 0a90 	vmov	r0, s15
 80040d6:	f7fc fa37 	bl	8000548 <__aeabi_f2d>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	ec43 2b10 	vmov	d0, r2, r3
 80040e2:	f01a fb3d 	bl	801e760 <asin>
 80040e6:	ec53 2b10 	vmov	r2, r3, d0
 80040ea:	4610      	mov	r0, r2
 80040ec:	4619      	mov	r1, r3
 80040ee:	f7fc fd33 	bl	8000b58 <__aeabi_d2f>
 80040f2:	4602      	mov	r2, r0
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	605a      	str	r2, [r3, #4]
    
    

    //ea->thz = atan2(dq1q2+dq0q3, q0q0+q1q1-q2q2-q3q3);

}
 80040f8:	bf00      	nop
 80040fa:	3738      	adds	r7, #56	; 0x38
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bdb0      	pop	{r4, r5, r7, pc}

08004100 <init_remote_control>:

// privite function
void init_rc_variables(void);

void init_remote_control(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  rc_connection_flag = 0;
 8004104:	4b0e      	ldr	r3, [pc, #56]	; (8004140 <init_remote_control+0x40>)
 8004106:	2200      	movs	r2, #0
 8004108:	701a      	strb	r2, [r3, #0]
  rc_timeout = 1000;
 800410a:	4b0e      	ldr	r3, [pc, #56]	; (8004144 <init_remote_control+0x44>)
 800410c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004110:	601a      	str	r2, [r3, #0]

  // Initial R/C global variables
  gAIL = 0;
 8004112:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <init_remote_control+0x48>)
 8004114:	2200      	movs	r2, #0
 8004116:	801a      	strh	r2, [r3, #0]
  gELE = 0;
 8004118:	4b0c      	ldr	r3, [pc, #48]	; (800414c <init_remote_control+0x4c>)
 800411a:	2200      	movs	r2, #0
 800411c:	801a      	strh	r2, [r3, #0]
  gTHR = 0;
 800411e:	4b0c      	ldr	r3, [pc, #48]	; (8004150 <init_remote_control+0x50>)
 8004120:	2200      	movs	r2, #0
 8004122:	801a      	strh	r2, [r3, #0]
  gRUD = 0;
 8004124:	4b0b      	ldr	r3, [pc, #44]	; (8004154 <init_remote_control+0x54>)
 8004126:	2200      	movs	r2, #0
 8004128:	801a      	strh	r2, [r3, #0]

  init_rc_variables();
 800412a:	f000 f819 	bl	8004160 <init_rc_variables>
  // queue for test purpose
  cnt = 0;
 800412e:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <init_remote_control+0x58>)
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]
  init_queue(&que);
 8004134:	4809      	ldr	r0, [pc, #36]	; (800415c <init_remote_control+0x5c>)
 8004136:	f000 f985 	bl	8004444 <init_queue>
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20001466 	.word	0x20001466
 8004144:	20001434 	.word	0x20001434
 8004148:	20001464 	.word	0x20001464
 800414c:	20001460 	.word	0x20001460
 8004150:	20001462 	.word	0x20001462
 8004154:	200014b6 	.word	0x200014b6
 8004158:	20001438 	.word	0x20001438
 800415c:	2000146c 	.word	0x2000146c

08004160 <init_rc_variables>:

void init_rc_variables(void)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 8004166:	4b13      	ldr	r3, [pc, #76]	; (80041b4 <init_rc_variables+0x54>)
 8004168:	2200      	movs	r2, #0
 800416a:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 800416c:	2300      	movs	r3, #0
 800416e:	607b      	str	r3, [r7, #4]
 8004170:	e016      	b.n	80041a0 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 8004172:	4a11      	ldr	r2, [pc, #68]	; (80041b8 <init_rc_variables+0x58>)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4413      	add	r3, r2
 8004178:	2200      	movs	r2, #0
 800417a:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 800417c:	4a0f      	ldr	r2, [pc, #60]	; (80041bc <init_rc_variables+0x5c>)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2100      	movs	r1, #0
 8004182:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 8004186:	4a0e      	ldr	r2, [pc, #56]	; (80041c0 <init_rc_variables+0x60>)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2100      	movs	r1, #0
 800418c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 8004190:	4a0c      	ldr	r2, [pc, #48]	; (80041c4 <init_rc_variables+0x64>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2100      	movs	r1, #0
 8004196:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	3301      	adds	r3, #1
 800419e:	607b      	str	r3, [r7, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b03      	cmp	r3, #3
 80041a4:	d9e5      	bls.n	8004172 <init_rc_variables+0x12>
  }
}
 80041a6:	bf00      	nop
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	20001466 	.word	0x20001466
 80041b8:	2000143c 	.word	0x2000143c
 80041bc:	20001440 	.word	0x20001440
 80041c0:	200014b8 	.word	0x200014b8
 80041c4:	20001450 	.word	0x20001450

080041c8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f000 f823 	bl	800421c <update_rc_data>
      
  #endif
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 80041e4:	f001 ff64 	bl	80060b0 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 80041e8:	4b0a      	ldr	r3, [pc, #40]	; (8004214 <HAL_SYSTICK_Callback+0x34>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041f0:	da04      	bge.n	80041fc <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 80041f2:	4b08      	ldr	r3, [pc, #32]	; (8004214 <HAL_SYSTICK_Callback+0x34>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3301      	adds	r3, #1
 80041f8:	4a06      	ldr	r2, [pc, #24]	; (8004214 <HAL_SYSTICK_Callback+0x34>)
 80041fa:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 80041fc:	4b05      	ldr	r3, [pc, #20]	; (8004214 <HAL_SYSTICK_Callback+0x34>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b1e      	cmp	r3, #30
 8004202:	dd01      	ble.n	8004208 <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 8004204:	f7ff ffac 	bl	8004160 <init_rc_variables>
  #ifdef REMOCON_PWM
    rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
  #endif
  #ifdef REMOCON_BLE
    rc_connection_flag = 1;             /* To modify and check status of BLE connection */
 8004208:	4b03      	ldr	r3, [pc, #12]	; (8004218 <HAL_SYSTICK_Callback+0x38>)
 800420a:	2201      	movs	r2, #1
 800420c:	701a      	strb	r2, [r3, #0]
  #endif
}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20001434 	.word	0x20001434
 8004218:	20001466 	.word	0x20001466

0800421c <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 8004224:	4b23      	ldr	r3, [pc, #140]	; (80042b4 <update_rc_data+0x98>)
 8004226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d114      	bne.n	8004258 <update_rc_data+0x3c>
 800422e:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <update_rc_data+0x9c>)
 8004230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004234:	f513 7f48 	cmn.w	r3, #800	; 0x320
 8004238:	da0e      	bge.n	8004258 <update_rc_data+0x3c>
 800423a:	4b20      	ldr	r3, [pc, #128]	; (80042bc <update_rc_data+0xa0>)
 800423c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004240:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004244:	dd08      	ble.n	8004258 <update_rc_data+0x3c>
 8004246:	4b1e      	ldr	r3, [pc, #120]	; (80042c0 <update_rc_data+0xa4>)
 8004248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800424c:	f513 7f48 	cmn.w	r3, #800	; 0x320
 8004250:	da02      	bge.n	8004258 <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 8004252:	4b1c      	ldr	r3, [pc, #112]	; (80042c4 <update_rc_data+0xa8>)
 8004254:	2201      	movs	r2, #1
 8004256:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 8004258:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <update_rc_data+0x98>)
 800425a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d122      	bne.n	80042a8 <update_rc_data+0x8c>
 8004262:	4b15      	ldr	r3, [pc, #84]	; (80042b8 <update_rc_data+0x9c>)
 8004264:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004268:	f513 7f48 	cmn.w	r3, #800	; 0x320
 800426c:	da1c      	bge.n	80042a8 <update_rc_data+0x8c>
 800426e:	4b13      	ldr	r3, [pc, #76]	; (80042bc <update_rc_data+0xa0>)
 8004270:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004274:	f513 7f48 	cmn.w	r3, #800	; 0x320
 8004278:	da16      	bge.n	80042a8 <update_rc_data+0x8c>
 800427a:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <update_rc_data+0xa4>)
 800427c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004280:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004284:	dd10      	ble.n	80042a8 <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 8004286:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <update_rc_data+0xac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 800428e:	4b0e      	ldr	r3, [pc, #56]	; (80042c8 <update_rc_data+0xac>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 8004294:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <update_rc_data+0xb0>)
 8004296:	2201      	movs	r2, #1
 8004298:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 800429a:	e005      	b.n	80042a8 <update_rc_data+0x8c>
      rc_enable_motor = 0;
 800429c:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <update_rc_data+0xac>)
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 80042a2:	4b0a      	ldr	r3, [pc, #40]	; (80042cc <update_rc_data+0xb0>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr
 80042b4:	20001462 	.word	0x20001462
 80042b8:	20001460 	.word	0x20001460
 80042bc:	20001464 	.word	0x20001464
 80042c0:	200014b6 	.word	0x200014b6
 80042c4:	200007e4 	.word	0x200007e4
 80042c8:	200007e8 	.word	0x200007e8
 80042cc:	200007f0 	.word	0x200007f0

080042d0 <GetTargetEulerAngle>:

/*
 * Convert RC received gAIL, gELE, gRUD
 */
void GetTargetEulerAngle(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
    t1 = gELE;
 80042da:	4b51      	ldr	r3, [pc, #324]	; (8004420 <GetTargetEulerAngle+0x150>)
 80042dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042e0:	461a      	mov	r2, r3
 80042e2:	4b50      	ldr	r3, [pc, #320]	; (8004424 <GetTargetEulerAngle+0x154>)
 80042e4:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 80042e6:	4b4f      	ldr	r3, [pc, #316]	; (8004424 <GetTargetEulerAngle+0x154>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80042ee:	dd04      	ble.n	80042fa <GetTargetEulerAngle+0x2a>
        t1 = RC_FULLSCALE;
 80042f0:	4b4c      	ldr	r3, [pc, #304]	; (8004424 <GetTargetEulerAngle+0x154>)
 80042f2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80042f6:	601a      	str	r2, [r3, #0]
 80042f8:	e007      	b.n	800430a <GetTargetEulerAngle+0x3a>
    else if (t1 < -RC_FULLSCALE)
 80042fa:	4b4a      	ldr	r3, [pc, #296]	; (8004424 <GetTargetEulerAngle+0x154>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 8004302:	da02      	bge.n	800430a <GetTargetEulerAngle+0x3a>
        t1 = - RC_FULLSCALE;
 8004304:	4b47      	ldr	r3, [pc, #284]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004306:	4a48      	ldr	r2, [pc, #288]	; (8004428 <GetTargetEulerAngle+0x158>)
 8004308:	601a      	str	r2, [r3, #0]
    euler_rc->thx = -t1 * max_pitch_rad / RC_FULLSCALE;
 800430a:	4b46      	ldr	r3, [pc, #280]	; (8004424 <GetTargetEulerAngle+0x154>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	425b      	negs	r3, r3
 8004310:	ee07 3a90 	vmov	s15, r3
 8004314:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004318:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800442c <GetTargetEulerAngle+0x15c>
 800431c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004320:	eddf 6a43 	vldr	s13, [pc, #268]	; 8004430 <GetTargetEulerAngle+0x160>
 8004324:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	edc3 7a00 	vstr	s15, [r3]

    t1 = gAIL;
 800432e:	4b41      	ldr	r3, [pc, #260]	; (8004434 <GetTargetEulerAngle+0x164>)
 8004330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004334:	461a      	mov	r2, r3
 8004336:	4b3b      	ldr	r3, [pc, #236]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004338:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 800433a:	4b3a      	ldr	r3, [pc, #232]	; (8004424 <GetTargetEulerAngle+0x154>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8004342:	dd04      	ble.n	800434e <GetTargetEulerAngle+0x7e>
        t1 = RC_FULLSCALE;
 8004344:	4b37      	ldr	r3, [pc, #220]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004346:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	e007      	b.n	800435e <GetTargetEulerAngle+0x8e>
    else if (t1 < -RC_FULLSCALE)
 800434e:	4b35      	ldr	r3, [pc, #212]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 8004356:	da02      	bge.n	800435e <GetTargetEulerAngle+0x8e>
        t1 = - RC_FULLSCALE;
 8004358:	4b32      	ldr	r3, [pc, #200]	; (8004424 <GetTargetEulerAngle+0x154>)
 800435a:	4a33      	ldr	r2, [pc, #204]	; (8004428 <GetTargetEulerAngle+0x158>)
 800435c:	601a      	str	r2, [r3, #0]
    euler_rc->thy = -t1 * max_roll_rad / RC_FULLSCALE;
 800435e:	4b31      	ldr	r3, [pc, #196]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	425b      	negs	r3, r3
 8004364:	ee07 3a90 	vmov	s15, r3
 8004368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800436c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800442c <GetTargetEulerAngle+0x15c>
 8004370:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004374:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8004430 <GetTargetEulerAngle+0x160>
 8004378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	edc3 7a01 	vstr	s15, [r3, #4]

    t1 = gRUD;
 8004382:	4b2d      	ldr	r3, [pc, #180]	; (8004438 <GetTargetEulerAngle+0x168>)
 8004384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004388:	461a      	mov	r2, r3
 800438a:	4b26      	ldr	r3, [pc, #152]	; (8004424 <GetTargetEulerAngle+0x154>)
 800438c:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 800438e:	4b25      	ldr	r3, [pc, #148]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8004396:	dd04      	ble.n	80043a2 <GetTargetEulerAngle+0xd2>
        t1 = RC_FULLSCALE;
 8004398:	4b22      	ldr	r3, [pc, #136]	; (8004424 <GetTargetEulerAngle+0x154>)
 800439a:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	e007      	b.n	80043b2 <GetTargetEulerAngle+0xe2>
    else if (t1 < -RC_FULLSCALE)
 80043a2:	4b20      	ldr	r3, [pc, #128]	; (8004424 <GetTargetEulerAngle+0x154>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 80043aa:	da02      	bge.n	80043b2 <GetTargetEulerAngle+0xe2>
        t1 = - RC_FULLSCALE;
 80043ac:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <GetTargetEulerAngle+0x154>)
 80043ae:	4a1e      	ldr	r2, [pc, #120]	; (8004428 <GetTargetEulerAngle+0x158>)
 80043b0:	601a      	str	r2, [r3, #0]

    if(rc_z_control_flag == 1)
 80043b2:	4b22      	ldr	r3, [pc, #136]	; (800443c <GetTargetEulerAngle+0x16c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d11f      	bne.n	80043fa <GetTargetEulerAngle+0x12a>
    {
      if(t1 > EULER_Z_TH)
 80043ba:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <GetTargetEulerAngle+0x154>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80043c2:	dd0a      	ble.n	80043da <GetTargetEulerAngle+0x10a>
      {
        euler_rc->thz = euler_rc->thz + max_yaw_rad;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80043ca:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004440 <GetTargetEulerAngle+0x170>
 80043ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	edc3 7a02 	vstr	s15, [r3, #8]
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
      {
           rc_z_control_flag = 1;
      }
    }
}
 80043d8:	e01c      	b.n	8004414 <GetTargetEulerAngle+0x144>
      else if(t1 < -EULER_Z_TH)
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <GetTargetEulerAngle+0x154>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f513 7f16 	cmn.w	r3, #600	; 0x258
 80043e2:	da17      	bge.n	8004414 <GetTargetEulerAngle+0x144>
        euler_rc->thz = euler_rc->thz - max_yaw_rad;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80043ea:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004440 <GetTargetEulerAngle+0x170>
 80043ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80043f8:	e00c      	b.n	8004414 <GetTargetEulerAngle+0x144>
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <GetTargetEulerAngle+0x154>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8004402:	dd07      	ble.n	8004414 <GetTargetEulerAngle+0x144>
 8004404:	4b07      	ldr	r3, [pc, #28]	; (8004424 <GetTargetEulerAngle+0x154>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800440c:	da02      	bge.n	8004414 <GetTargetEulerAngle+0x144>
           rc_z_control_flag = 1;
 800440e:	4b0b      	ldr	r3, [pc, #44]	; (800443c <GetTargetEulerAngle+0x16c>)
 8004410:	2201      	movs	r2, #1
 8004412:	601a      	str	r2, [r3, #0]
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	20001460 	.word	0x20001460
 8004424:	20001468 	.word	0x20001468
 8004428:	fffff8f8 	.word	0xfffff8f8
 800442c:	3f060a92 	.word	0x3f060a92
 8004430:	44e10000 	.word	0x44e10000
 8004434:	20001464 	.word	0x20001464
 8004438:	200014b6 	.word	0x200014b6
 800443c:	2000001c 	.word	0x2000001c
 8004440:	3bd67750 	.word	0x3bd67750

08004444 <init_queue>:


void init_queue(Queue_TypeDef *q)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  int32_t i;

  q->header = 0;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	801a      	strh	r2, [r3, #0]
  q->tail = 0;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	805a      	strh	r2, [r3, #2]
  q->length = QUEUE_LENGTH;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2210      	movs	r2, #16
 800445c:	809a      	strh	r2, [r3, #4]
  q->full = 0;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	80da      	strh	r2, [r3, #6]
  q->empty = 1;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	811a      	strh	r2, [r3, #8]
  for (i=0;i<QUEUE_LENGTH;i++)
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	e00f      	b.n	8004490 <init_queue+0x4c>
  {
    q->buffer[i][0] = 0;
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	3302      	adds	r3, #2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	2200      	movs	r2, #0
 800447c:	805a      	strh	r2, [r3, #2]
    q->buffer[i][1] = 0;
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	2200      	movs	r2, #0
 8004488:	819a      	strh	r2, [r3, #12]
  for (i=0;i<QUEUE_LENGTH;i++)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	3301      	adds	r3, #1
 800448e:	60fb      	str	r3, [r7, #12]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b0f      	cmp	r3, #15
 8004494:	ddec      	ble.n	8004470 <init_queue+0x2c>
  }
}
 8004496:	bf00      	nop
 8004498:	bf00      	nop
 800449a:	3714      	adds	r7, #20
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b094      	sub	sp, #80	; 0x50
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp; 
    /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 80044b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80044b6:	4619      	mov	r1, r3
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f002 ffd3 	bl	8007464 <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 80044be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044c0:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 80044c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044c4:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 80044c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 80044ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80044ce:	4619      	mov	r1, r3
 80044d0:	68b8      	ldr	r0, [r7, #8]
 80044d2:	f003 f97f 	bl	80077d4 <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 80044d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d8:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 80044da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044dc:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 80044de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044e0:	61bb      	str	r3, [r7, #24]
    // Read data is in mg unit
    if (USE_MAG_SENSOR){
        BSP_MAGNETO_Get_Axes(MAG_handle, &mag_temp_int16);
 80044e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044e6:	4619      	mov	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f003 fa7d 	bl	80079e8 <BSP_MAGNETO_Get_Axes>
        mag->AXIS_X = (int32_t) mag_temp_int16.AXIS_X;
 80044ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044f2:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
 80044f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044f8:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
 80044fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044fe:	609a      	str	r2, [r3, #8]
        mag->AXIS_Y = 0;
        mag->AXIS_Z = 0;
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, pre);
 8004500:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8004502:	6838      	ldr	r0, [r7, #0]
 8004504:	f003 fbe2 	bl	8007ccc <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = acc_temp.AXIS_Y;
 8004508:	6a3a      	ldr	r2, [r7, #32]
 800450a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800450c:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 800450e:	69fa      	ldr	r2, [r7, #28]
 8004510:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004512:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = -acc_temp.AXIS_Z;
 8004514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004516:	425a      	negs	r2, r3
 8004518:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800451a:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = gyro_temp.AXIS_Y;
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004520:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004526:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = -gyro_temp.AXIS_Z;
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	425a      	negs	r2, r3
 800452c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800452e:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 8004530:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 8004536:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	425a      	negs	r2, r3
 800453c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800453e:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 8004540:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004542:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004544:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 8004546:	bf00      	nop
 8004548:	3750      	adds	r7, #80	; 0x50
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
	...

08004550 <safe_aci_gatt_update_char_value>:
tBleStatus safe_aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
				      const uint8_t *charValue)
{
 8004550:	b590      	push	{r4, r7, lr}
 8004552:	b087      	sub	sp, #28
 8004554:	af02      	add	r7, sp, #8
 8004556:	4604      	mov	r4, r0
 8004558:	4608      	mov	r0, r1
 800455a:	4611      	mov	r1, r2
 800455c:	461a      	mov	r2, r3
 800455e:	4623      	mov	r3, r4
 8004560:	80fb      	strh	r3, [r7, #6]
 8004562:	4603      	mov	r3, r0
 8004564:	80bb      	strh	r3, [r7, #4]
 8004566:	460b      	mov	r3, r1
 8004568:	70fb      	strb	r3, [r7, #3]
 800456a:	4613      	mov	r3, r2
 800456c:	70bb      	strb	r3, [r7, #2]
  tBleStatus ret = BLE_STATUS_INSUFFICIENT_RESOURCES;
 800456e:	2364      	movs	r3, #100	; 0x64
 8004570:	73fb      	strb	r3, [r7, #15]
  
  if (breath > 0) {
 8004572:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <safe_aci_gatt_update_char_value+0x64>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	dd05      	ble.n	8004586 <safe_aci_gatt_update_char_value+0x36>
    breath--;
 800457a:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <safe_aci_gatt_update_char_value+0x64>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3b01      	subs	r3, #1
 8004580:	4a0c      	ldr	r2, [pc, #48]	; (80045b4 <safe_aci_gatt_update_char_value+0x64>)
 8004582:	6013      	str	r3, [r2, #0]
 8004584:	e010      	b.n	80045a8 <safe_aci_gatt_update_char_value+0x58>
  } else {
    ret = aci_gatt_update_char_value(servHandle,charHandle,charValOffset,charValueLen,charValue);
 8004586:	78bc      	ldrb	r4, [r7, #2]
 8004588:	78fa      	ldrb	r2, [r7, #3]
 800458a:	88b9      	ldrh	r1, [r7, #4]
 800458c:	88f8      	ldrh	r0, [r7, #6]
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	4623      	mov	r3, r4
 8004594:	f017 ff28 	bl	801c3e8 <aci_gatt_update_char_value>
 8004598:	4603      	mov	r3, r0
 800459a:	73fb      	strb	r3, [r7, #15]
    
    if (ret != BLE_STATUS_SUCCESS){
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <safe_aci_gatt_update_char_value+0x58>
      breath = ACC_BLUENRG_CONGESTION_SKIP;
 80045a2:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <safe_aci_gatt_update_char_value+0x64>)
 80045a4:	221e      	movs	r2, #30
 80045a6:	601a      	str	r2, [r3, #0]
    }
  }
  
  return (ret);
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd90      	pop	{r4, r7, pc}
 80045b2:	bf00      	nop
 80045b4:	2000086c 	.word	0x2000086c

080045b8 <Add_ConfigW2ST_Service>:
 * @brief  Add the Config service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConfigW2ST_Service(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08c      	sub	sp, #48	; 0x30
 80045bc:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONFIG_SERVICE_UUID(uuid);
 80045be:	231b      	movs	r3, #27
 80045c0:	713b      	strb	r3, [r7, #4]
 80045c2:	23c5      	movs	r3, #197	; 0xc5
 80045c4:	717b      	strb	r3, [r7, #5]
 80045c6:	23d5      	movs	r3, #213	; 0xd5
 80045c8:	71bb      	strb	r3, [r7, #6]
 80045ca:	23a5      	movs	r3, #165	; 0xa5
 80045cc:	71fb      	strb	r3, [r7, #7]
 80045ce:	2302      	movs	r3, #2
 80045d0:	723b      	strb	r3, [r7, #8]
 80045d2:	2300      	movs	r3, #0
 80045d4:	727b      	strb	r3, [r7, #9]
 80045d6:	23b4      	movs	r3, #180	; 0xb4
 80045d8:	72bb      	strb	r3, [r7, #10]
 80045da:	239a      	movs	r3, #154	; 0x9a
 80045dc:	72fb      	strb	r3, [r7, #11]
 80045de:	23e1      	movs	r3, #225	; 0xe1
 80045e0:	733b      	strb	r3, [r7, #12]
 80045e2:	2311      	movs	r3, #17
 80045e4:	737b      	strb	r3, [r7, #13]
 80045e6:	230f      	movs	r3, #15
 80045e8:	73bb      	strb	r3, [r7, #14]
 80045ea:	2300      	movs	r3, #0
 80045ec:	73fb      	strb	r3, [r7, #15]
 80045ee:	2300      	movs	r3, #0
 80045f0:	743b      	strb	r3, [r7, #16]
 80045f2:	2300      	movs	r3, #0
 80045f4:	747b      	strb	r3, [r7, #17]
 80045f6:	2300      	movs	r3, #0
 80045f8:	74bb      	strb	r3, [r7, #18]
 80045fa:	2300      	movs	r3, #0
 80045fc:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3,&ConfigServW2STHandle);
 80045fe:	1d39      	adds	r1, r7, #4
 8004600:	4b26      	ldr	r3, [pc, #152]	; (800469c <Add_ConfigW2ST_Service+0xe4>)
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	2304      	movs	r3, #4
 8004606:	2201      	movs	r2, #1
 8004608:	2002      	movs	r0, #2
 800460a:	f017 fd8c 	bl	801c126 <aci_gatt_add_serv>
 800460e:	4603      	mov	r3, r0
 8004610:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS)
 8004612:	7dfb      	ldrb	r3, [r7, #23]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d139      	bne.n	800468c <Add_ConfigW2ST_Service+0xd4>
    goto fail;

  COPY_CONFIG_W2ST_CHAR_UUID(uuid);
 8004618:	231b      	movs	r3, #27
 800461a:	713b      	strb	r3, [r7, #4]
 800461c:	23c5      	movs	r3, #197	; 0xc5
 800461e:	717b      	strb	r3, [r7, #5]
 8004620:	23d5      	movs	r3, #213	; 0xd5
 8004622:	71bb      	strb	r3, [r7, #6]
 8004624:	23a5      	movs	r3, #165	; 0xa5
 8004626:	71fb      	strb	r3, [r7, #7]
 8004628:	2302      	movs	r3, #2
 800462a:	723b      	strb	r3, [r7, #8]
 800462c:	2300      	movs	r3, #0
 800462e:	727b      	strb	r3, [r7, #9]
 8004630:	2336      	movs	r3, #54	; 0x36
 8004632:	72bb      	strb	r3, [r7, #10]
 8004634:	23ac      	movs	r3, #172	; 0xac
 8004636:	72fb      	strb	r3, [r7, #11]
 8004638:	23e1      	movs	r3, #225	; 0xe1
 800463a:	733b      	strb	r3, [r7, #12]
 800463c:	2311      	movs	r3, #17
 800463e:	737b      	strb	r3, [r7, #13]
 8004640:	230f      	movs	r3, #15
 8004642:	73bb      	strb	r3, [r7, #14]
 8004644:	2300      	movs	r3, #0
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	2302      	movs	r3, #2
 800464a:	743b      	strb	r3, [r7, #16]
 800464c:	2300      	movs	r3, #0
 800464e:	747b      	strb	r3, [r7, #17]
 8004650:	2300      	movs	r3, #0
 8004652:	74bb      	strb	r3, [r7, #18]
 8004654:	2300      	movs	r3, #0
 8004656:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConfigServW2STHandle, UUID_TYPE_128, uuid, 20 /* Max Dimension */,
 8004658:	4b10      	ldr	r3, [pc, #64]	; (800469c <Add_ConfigW2ST_Service+0xe4>)
 800465a:	8818      	ldrh	r0, [r3, #0]
 800465c:	1d3a      	adds	r2, r7, #4
 800465e:	4b10      	ldr	r3, [pc, #64]	; (80046a0 <Add_ConfigW2ST_Service+0xe8>)
 8004660:	9305      	str	r3, [sp, #20]
 8004662:	2301      	movs	r3, #1
 8004664:	9304      	str	r3, [sp, #16]
 8004666:	2310      	movs	r3, #16
 8004668:	9303      	str	r3, [sp, #12]
 800466a:	2305      	movs	r3, #5
 800466c:	9302      	str	r3, [sp, #8]
 800466e:	2300      	movs	r3, #0
 8004670:	9301      	str	r3, [sp, #4]
 8004672:	2314      	movs	r3, #20
 8004674:	9300      	str	r3, [sp, #0]
 8004676:	2314      	movs	r3, #20
 8004678:	2102      	movs	r1, #2
 800467a:	f017 fde0 	bl	801c23e <aci_gatt_add_char>
 800467e:	4603      	mov	r3, r0
 8004680:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &ConfigCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004682:	7dfb      	ldrb	r3, [r7, #23]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d103      	bne.n	8004690 <Add_ConfigW2ST_Service+0xd8>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8004688:	2300      	movs	r3, #0
 800468a:	e003      	b.n	8004694 <Add_ConfigW2ST_Service+0xdc>
    goto fail;
 800468c:	bf00      	nop
 800468e:	e000      	b.n	8004692 <Add_ConfigW2ST_Service+0xda>
    goto fail;
 8004690:	bf00      	nop

fail:
  //PRINTF("Error while adding Configuration service.\n");
  return BLE_STATUS_ERROR;
 8004692:	2347      	movs	r3, #71	; 0x47
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	20000830 	.word	0x20000830
 80046a0:	20000832 	.word	0x20000832

080046a4 <Add_ConsoleW2ST_Service>:
 * @brief  Add the Console service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_ConsoleW2ST_Service(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08c      	sub	sp, #48	; 0x30
 80046a8:	af06      	add	r7, sp, #24
  tBleStatus ret;

  uint8_t uuid[16];

  COPY_CONSOLE_SERVICE_UUID(uuid);
 80046aa:	231b      	movs	r3, #27
 80046ac:	713b      	strb	r3, [r7, #4]
 80046ae:	23c5      	movs	r3, #197	; 0xc5
 80046b0:	717b      	strb	r3, [r7, #5]
 80046b2:	23d5      	movs	r3, #213	; 0xd5
 80046b4:	71bb      	strb	r3, [r7, #6]
 80046b6:	23a5      	movs	r3, #165	; 0xa5
 80046b8:	71fb      	strb	r3, [r7, #7]
 80046ba:	2302      	movs	r3, #2
 80046bc:	723b      	strb	r3, [r7, #8]
 80046be:	2300      	movs	r3, #0
 80046c0:	727b      	strb	r3, [r7, #9]
 80046c2:	23b4      	movs	r3, #180	; 0xb4
 80046c4:	72bb      	strb	r3, [r7, #10]
 80046c6:	239a      	movs	r3, #154	; 0x9a
 80046c8:	72fb      	strb	r3, [r7, #11]
 80046ca:	23e1      	movs	r3, #225	; 0xe1
 80046cc:	733b      	strb	r3, [r7, #12]
 80046ce:	2311      	movs	r3, #17
 80046d0:	737b      	strb	r3, [r7, #13]
 80046d2:	230e      	movs	r3, #14
 80046d4:	73bb      	strb	r3, [r7, #14]
 80046d6:	2300      	movs	r3, #0
 80046d8:	73fb      	strb	r3, [r7, #15]
 80046da:	2300      	movs	r3, #0
 80046dc:	743b      	strb	r3, [r7, #16]
 80046de:	2300      	movs	r3, #0
 80046e0:	747b      	strb	r3, [r7, #17]
 80046e2:	2300      	movs	r3, #0
 80046e4:	74bb      	strb	r3, [r7, #18]
 80046e6:	2300      	movs	r3, #0
 80046e8:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE, 1+3*2,&ConsoleW2STHandle);
 80046ea:	1d39      	adds	r1, r7, #4
 80046ec:	4b43      	ldr	r3, [pc, #268]	; (80047fc <Add_ConsoleW2ST_Service+0x158>)
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	2307      	movs	r3, #7
 80046f2:	2201      	movs	r2, #1
 80046f4:	2002      	movs	r0, #2
 80046f6:	f017 fd16 	bl	801c126 <aci_gatt_add_serv>
 80046fa:	4603      	mov	r3, r0
 80046fc:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS) {
 80046fe:	7dfb      	ldrb	r3, [r7, #23]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d171      	bne.n	80047e8 <Add_ConsoleW2ST_Service+0x144>
    goto fail;
  }

  COPY_TERM_CHAR_UUID(uuid);
 8004704:	231b      	movs	r3, #27
 8004706:	713b      	strb	r3, [r7, #4]
 8004708:	23c5      	movs	r3, #197	; 0xc5
 800470a:	717b      	strb	r3, [r7, #5]
 800470c:	23d5      	movs	r3, #213	; 0xd5
 800470e:	71bb      	strb	r3, [r7, #6]
 8004710:	23a5      	movs	r3, #165	; 0xa5
 8004712:	71fb      	strb	r3, [r7, #7]
 8004714:	2302      	movs	r3, #2
 8004716:	723b      	strb	r3, [r7, #8]
 8004718:	2300      	movs	r3, #0
 800471a:	727b      	strb	r3, [r7, #9]
 800471c:	2336      	movs	r3, #54	; 0x36
 800471e:	72bb      	strb	r3, [r7, #10]
 8004720:	23ac      	movs	r3, #172	; 0xac
 8004722:	72fb      	strb	r3, [r7, #11]
 8004724:	23e1      	movs	r3, #225	; 0xe1
 8004726:	733b      	strb	r3, [r7, #12]
 8004728:	2311      	movs	r3, #17
 800472a:	737b      	strb	r3, [r7, #13]
 800472c:	230e      	movs	r3, #14
 800472e:	73bb      	strb	r3, [r7, #14]
 8004730:	2300      	movs	r3, #0
 8004732:	73fb      	strb	r3, [r7, #15]
 8004734:	2301      	movs	r3, #1
 8004736:	743b      	strb	r3, [r7, #16]
 8004738:	2300      	movs	r3, #0
 800473a:	747b      	strb	r3, [r7, #17]
 800473c:	2300      	movs	r3, #0
 800473e:	74bb      	strb	r3, [r7, #18]
 8004740:	2300      	movs	r3, #0
 8004742:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 8004744:	4b2d      	ldr	r3, [pc, #180]	; (80047fc <Add_ConsoleW2ST_Service+0x158>)
 8004746:	8818      	ldrh	r0, [r3, #0]
 8004748:	1d3a      	adds	r2, r7, #4
 800474a:	4b2d      	ldr	r3, [pc, #180]	; (8004800 <Add_ConsoleW2ST_Service+0x15c>)
 800474c:	9305      	str	r3, [sp, #20]
 800474e:	2301      	movs	r3, #1
 8004750:	9304      	str	r3, [sp, #16]
 8004752:	2310      	movs	r3, #16
 8004754:	9303      	str	r3, [sp, #12]
 8004756:	2305      	movs	r3, #5
 8004758:	9302      	str	r3, [sp, #8]
 800475a:	2300      	movs	r3, #0
 800475c:	9301      	str	r3, [sp, #4]
 800475e:	231e      	movs	r3, #30
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	2314      	movs	r3, #20
 8004764:	2102      	movs	r1, #2
 8004766:	f017 fd6a 	bl	801c23e <aci_gatt_add_char>
 800476a:	4603      	mov	r3, r0
 800476c:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY| CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &TermCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800476e:	7dfb      	ldrb	r3, [r7, #23]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d13b      	bne.n	80047ec <Add_ConsoleW2ST_Service+0x148>
    goto fail;
  }

  COPY_STDERR_CHAR_UUID(uuid);
 8004774:	231b      	movs	r3, #27
 8004776:	713b      	strb	r3, [r7, #4]
 8004778:	23c5      	movs	r3, #197	; 0xc5
 800477a:	717b      	strb	r3, [r7, #5]
 800477c:	23d5      	movs	r3, #213	; 0xd5
 800477e:	71bb      	strb	r3, [r7, #6]
 8004780:	23a5      	movs	r3, #165	; 0xa5
 8004782:	71fb      	strb	r3, [r7, #7]
 8004784:	2302      	movs	r3, #2
 8004786:	723b      	strb	r3, [r7, #8]
 8004788:	2300      	movs	r3, #0
 800478a:	727b      	strb	r3, [r7, #9]
 800478c:	2336      	movs	r3, #54	; 0x36
 800478e:	72bb      	strb	r3, [r7, #10]
 8004790:	23ac      	movs	r3, #172	; 0xac
 8004792:	72fb      	strb	r3, [r7, #11]
 8004794:	23e1      	movs	r3, #225	; 0xe1
 8004796:	733b      	strb	r3, [r7, #12]
 8004798:	2311      	movs	r3, #17
 800479a:	737b      	strb	r3, [r7, #13]
 800479c:	230e      	movs	r3, #14
 800479e:	73bb      	strb	r3, [r7, #14]
 80047a0:	2300      	movs	r3, #0
 80047a2:	73fb      	strb	r3, [r7, #15]
 80047a4:	2302      	movs	r3, #2
 80047a6:	743b      	strb	r3, [r7, #16]
 80047a8:	2300      	movs	r3, #0
 80047aa:	747b      	strb	r3, [r7, #17]
 80047ac:	2300      	movs	r3, #0
 80047ae:	74bb      	strb	r3, [r7, #18]
 80047b0:	2300      	movs	r3, #0
 80047b2:	74fb      	strb	r3, [r7, #19]
  ret =  aci_gatt_add_char(ConsoleW2STHandle, UUID_TYPE_128, uuid, W2ST_CONSOLE_MAX_CHAR_LEN,
 80047b4:	4b11      	ldr	r3, [pc, #68]	; (80047fc <Add_ConsoleW2ST_Service+0x158>)
 80047b6:	8818      	ldrh	r0, [r3, #0]
 80047b8:	1d3a      	adds	r2, r7, #4
 80047ba:	4b12      	ldr	r3, [pc, #72]	; (8004804 <Add_ConsoleW2ST_Service+0x160>)
 80047bc:	9305      	str	r3, [sp, #20]
 80047be:	2301      	movs	r3, #1
 80047c0:	9304      	str	r3, [sp, #16]
 80047c2:	2310      	movs	r3, #16
 80047c4:	9303      	str	r3, [sp, #12]
 80047c6:	2304      	movs	r3, #4
 80047c8:	9302      	str	r3, [sp, #8]
 80047ca:	2300      	movs	r3, #0
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	2312      	movs	r3, #18
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	2314      	movs	r3, #20
 80047d4:	2102      	movs	r1, #2
 80047d6:	f017 fd32 	bl	801c23e <aci_gatt_add_char>
 80047da:	4603      	mov	r3, r0
 80047dc:	75fb      	strb	r3, [r7, #23]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 1, &StdErrCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80047de:	7dfb      	ldrb	r3, [r7, #23]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d105      	bne.n	80047f0 <Add_ConsoleW2ST_Service+0x14c>
     goto fail;
  }

  return BLE_STATUS_SUCCESS;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e005      	b.n	80047f4 <Add_ConsoleW2ST_Service+0x150>
    goto fail;
 80047e8:	bf00      	nop
 80047ea:	e002      	b.n	80047f2 <Add_ConsoleW2ST_Service+0x14e>
    goto fail;
 80047ec:	bf00      	nop
 80047ee:	e000      	b.n	80047f2 <Add_ConsoleW2ST_Service+0x14e>
     goto fail;
 80047f0:	bf00      	nop

fail:
  //PRINTF("Error while adding Console service.\n");
  return BLE_STATUS_ERROR;
 80047f2:	2347      	movs	r3, #71	; 0x47
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	20000834 	.word	0x20000834
 8004800:	20000836 	.word	0x20000836
 8004804:	20000838 	.word	0x20000838

08004808 <Stderr_Update>:
 * @param  uint8_t *data string to write
 * @param  uint8_t lenght lengt of string to write
 * @retval tBleStatus      Status
 */
tBleStatus Stderr_Update(uint8_t *data,uint8_t length)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af02      	add	r7, sp, #8
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages*/
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004814:	2300      	movs	r3, #0
 8004816:	73fb      	strb	r3, [r7, #15]
 8004818:	e02d      	b.n	8004876 <Stderr_Update+0x6e>
    DataToSend = (length-Offset);
 800481a:	78fa      	ldrb	r2, [r7, #3]
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_CONSOLE_MAX_CHAR_LEN) ?  W2ST_CONSOLE_MAX_CHAR_LEN : DataToSend;
 8004822:	7bbb      	ldrb	r3, [r7, #14]
 8004824:	2b14      	cmp	r3, #20
 8004826:	bf28      	it	cs
 8004828:	2314      	movcs	r3, #20
 800482a:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastStderrBuffer,data+Offset,DataToSend);
 800482c:	7bfb      	ldrb	r3, [r7, #15]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4413      	add	r3, r2
 8004832:	7bba      	ldrb	r2, [r7, #14]
 8004834:	4619      	mov	r1, r3
 8004836:	4814      	ldr	r0, [pc, #80]	; (8004888 <Stderr_Update+0x80>)
 8004838:	f019 fb08 	bl	801de4c <memcpy>
    LastStderrLen = DataToSend;
 800483c:	4a13      	ldr	r2, [pc, #76]	; (800488c <Stderr_Update+0x84>)
 800483e:	7bbb      	ldrb	r3, [r7, #14]
 8004840:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, StdErrCharHandle, 0, DataToSend , data+Offset);
 8004842:	4b13      	ldr	r3, [pc, #76]	; (8004890 <Stderr_Update+0x88>)
 8004844:	8818      	ldrh	r0, [r3, #0]
 8004846:	4b13      	ldr	r3, [pc, #76]	; (8004894 <Stderr_Update+0x8c>)
 8004848:	8819      	ldrh	r1, [r3, #0]
 800484a:	7bfb      	ldrb	r3, [r7, #15]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	4413      	add	r3, r2
 8004850:	7bba      	ldrb	r2, [r7, #14]
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	4613      	mov	r3, r2
 8004856:	2200      	movs	r2, #0
 8004858:	f017 fdc6 	bl	801c3e8 <aci_gatt_update_char_value>
 800485c:	4603      	mov	r3, r0
 800485e:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 8004860:	7b7b      	ldrb	r3, [r7, #13]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <Stderr_Update+0x62>
      return BLE_STATUS_ERROR;
 8004866:	2347      	movs	r3, #71	; 0x47
 8004868:	e00a      	b.n	8004880 <Stderr_Update+0x78>
    }
    HAL_Delay(10);
 800486a:	200a      	movs	r0, #10
 800486c:	f00f fdae 	bl	80143cc <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004870:	7bfb      	ldrb	r3, [r7, #15]
 8004872:	3314      	adds	r3, #20
 8004874:	73fb      	strb	r3, [r7, #15]
 8004876:	7bfa      	ldrb	r2, [r7, #15]
 8004878:	78fb      	ldrb	r3, [r7, #3]
 800487a:	429a      	cmp	r2, r3
 800487c:	d3cd      	bcc.n	800481a <Stderr_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	2000083c 	.word	0x2000083c
 800488c:	20000850 	.word	0x20000850
 8004890:	20000834 	.word	0x20000834
 8004894:	20000838 	.word	0x20000838

08004898 <Term_Update>:
 * @param  uint8_t *data string to write
 * @param  uint8_t lenght lengt of string to write
 * @retval tBleStatus      Status
 */
tBleStatus Term_Update(uint8_t *data,uint8_t length)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af02      	add	r7, sp, #8
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	460b      	mov	r3, r1
 80048a2:	70fb      	strb	r3, [r7, #3]
  tBleStatus ret;
  uint8_t Offset;
  uint8_t DataToSend;

  /* Split the code in packages */
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 80048a4:	2300      	movs	r3, #0
 80048a6:	73fb      	strb	r3, [r7, #15]
 80048a8:	e02d      	b.n	8004906 <Term_Update+0x6e>
    DataToSend = (length-Offset);
 80048aa:	78fa      	ldrb	r2, [r7, #3]
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	73bb      	strb	r3, [r7, #14]
    DataToSend = (DataToSend>W2ST_CONSOLE_MAX_CHAR_LEN) ?  W2ST_CONSOLE_MAX_CHAR_LEN : DataToSend;
 80048b2:	7bbb      	ldrb	r3, [r7, #14]
 80048b4:	2b14      	cmp	r3, #20
 80048b6:	bf28      	it	cs
 80048b8:	2314      	movcs	r3, #20
 80048ba:	73bb      	strb	r3, [r7, #14]

    /* keep a copy */
    memcpy(LastTermBuffer,data+Offset,DataToSend);
 80048bc:	7bfb      	ldrb	r3, [r7, #15]
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	7bba      	ldrb	r2, [r7, #14]
 80048c4:	4619      	mov	r1, r3
 80048c6:	4814      	ldr	r0, [pc, #80]	; (8004918 <Term_Update+0x80>)
 80048c8:	f019 fac0 	bl	801de4c <memcpy>
    LastTermLen = DataToSend;
 80048cc:	4a13      	ldr	r2, [pc, #76]	; (800491c <Term_Update+0x84>)
 80048ce:	7bbb      	ldrb	r3, [r7, #14]
 80048d0:	7013      	strb	r3, [r2, #0]

    ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, DataToSend , data+Offset);
 80048d2:	4b13      	ldr	r3, [pc, #76]	; (8004920 <Term_Update+0x88>)
 80048d4:	8818      	ldrh	r0, [r3, #0]
 80048d6:	4b13      	ldr	r3, [pc, #76]	; (8004924 <Term_Update+0x8c>)
 80048d8:	8819      	ldrh	r1, [r3, #0]
 80048da:	7bfb      	ldrb	r3, [r7, #15]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	4413      	add	r3, r2
 80048e0:	7bba      	ldrb	r2, [r7, #14]
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	4613      	mov	r3, r2
 80048e6:	2200      	movs	r2, #0
 80048e8:	f017 fd7e 	bl	801c3e8 <aci_gatt_update_char_value>
 80048ec:	4603      	mov	r3, r0
 80048ee:	737b      	strb	r3, [r7, #13]
    if (ret != BLE_STATUS_SUCCESS) {
 80048f0:	7b7b      	ldrb	r3, [r7, #13]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <Term_Update+0x62>
        //PRINTF("Error Updating Stdout Char\r\n");
      return BLE_STATUS_ERROR;
 80048f6:	2347      	movs	r3, #71	; 0x47
 80048f8:	e00a      	b.n	8004910 <Term_Update+0x78>
    }
    HAL_Delay(20);
 80048fa:	2014      	movs	r0, #20
 80048fc:	f00f fd66 	bl	80143cc <HAL_Delay>
  for(Offset =0; Offset<length; Offset +=W2ST_CONSOLE_MAX_CHAR_LEN){
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	3314      	adds	r3, #20
 8004904:	73fb      	strb	r3, [r7, #15]
 8004906:	7bfa      	ldrb	r2, [r7, #15]
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	429a      	cmp	r2, r3
 800490c:	d3cd      	bcc.n	80048aa <Term_Update+0x12>
  }

  return BLE_STATUS_SUCCESS;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	20000854 	.word	0x20000854
 800491c:	20000868 	.word	0x20000868
 8004920:	20000834 	.word	0x20000834
 8004924:	20000836 	.word	0x20000836

08004928 <Stderr_Update_AfterRead>:
 * @brief  Update Stderr characteristic value after a read request
 * @param None
 * @retval tBleStatus      Status
 */
static tBleStatus Stderr_Update_AfterRead(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, StdErrCharHandle, 0, LastStderrLen , LastStderrBuffer);
 800492e:	4b0b      	ldr	r3, [pc, #44]	; (800495c <Stderr_Update_AfterRead+0x34>)
 8004930:	8818      	ldrh	r0, [r3, #0]
 8004932:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <Stderr_Update_AfterRead+0x38>)
 8004934:	8819      	ldrh	r1, [r3, #0]
 8004936:	4b0b      	ldr	r3, [pc, #44]	; (8004964 <Stderr_Update_AfterRead+0x3c>)
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	4a0b      	ldr	r2, [pc, #44]	; (8004968 <Stderr_Update_AfterRead+0x40>)
 800493c:	9200      	str	r2, [sp, #0]
 800493e:	2200      	movs	r2, #0
 8004940:	f017 fd52 	bl	801c3e8 <aci_gatt_update_char_value>
 8004944:	4603      	mov	r3, r0
 8004946:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <Stderr_Update_AfterRead+0x2a>
    return BLE_STATUS_ERROR;
 800494e:	2347      	movs	r3, #71	; 0x47
 8004950:	e000      	b.n	8004954 <Stderr_Update_AfterRead+0x2c>
  }

  return BLE_STATUS_SUCCESS;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3708      	adds	r7, #8
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20000834 	.word	0x20000834
 8004960:	20000838 	.word	0x20000838
 8004964:	20000850 	.word	0x20000850
 8004968:	2000083c 	.word	0x2000083c

0800496c <Term_Update_AfterRead>:
 * @brief  Update Terminal characteristic value after a read request
 * @param None
 * @retval tBleStatus      Status
 */
static tBleStatus Term_Update_AfterRead(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af02      	add	r7, sp, #8
  tBleStatus ret;

  ret = aci_gatt_update_char_value(ConsoleW2STHandle, TermCharHandle, 0, LastTermLen , LastTermBuffer);
 8004972:	4b13      	ldr	r3, [pc, #76]	; (80049c0 <Term_Update_AfterRead+0x54>)
 8004974:	8818      	ldrh	r0, [r3, #0]
 8004976:	4b13      	ldr	r3, [pc, #76]	; (80049c4 <Term_Update_AfterRead+0x58>)
 8004978:	8819      	ldrh	r1, [r3, #0]
 800497a:	4b13      	ldr	r3, [pc, #76]	; (80049c8 <Term_Update_AfterRead+0x5c>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	4a13      	ldr	r2, [pc, #76]	; (80049cc <Term_Update_AfterRead+0x60>)
 8004980:	9200      	str	r2, [sp, #0]
 8004982:	2200      	movs	r2, #0
 8004984:	f017 fd30 	bl	801c3e8 <aci_gatt_update_char_value>
 8004988:	4603      	mov	r3, r0
 800498a:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS) {
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d010      	beq.n	80049b4 <Term_Update_AfterRead+0x48>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8004992:	4b0f      	ldr	r3, [pc, #60]	; (80049d0 <Term_Update_AfterRead+0x64>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	0a5b      	lsrs	r3, r3, #9
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d006      	beq.n	80049b0 <Term_Update_AfterRead+0x44>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Stdout Char\r\n");
 80049a2:	490c      	ldr	r1, [pc, #48]	; (80049d4 <Term_Update_AfterRead+0x68>)
 80049a4:	480c      	ldr	r0, [pc, #48]	; (80049d8 <Term_Update_AfterRead+0x6c>)
 80049a6:	f019 fb21 	bl	801dfec <siprintf>
 80049aa:	4603      	mov	r3, r0
 80049ac:	4a0b      	ldr	r2, [pc, #44]	; (80049dc <Term_Update_AfterRead+0x70>)
 80049ae:	6013      	str	r3, [r2, #0]
      //Stderr_Update(BufferToWrite,BytesToWrite);
    } else {
      //PRINTF("Error Updating Stdout Char\r\n");
    }
    return BLE_STATUS_ERROR;
 80049b0:	2347      	movs	r3, #71	; 0x47
 80049b2:	e000      	b.n	80049b6 <Term_Update_AfterRead+0x4a>
  }

  return BLE_STATUS_SUCCESS;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	20000834 	.word	0x20000834
 80049c4:	20000836 	.word	0x20000836
 80049c8:	20000868 	.word	0x20000868
 80049cc:	20000854 	.word	0x20000854
 80049d0:	2000081c 	.word	0x2000081c
 80049d4:	0801f69c 	.word	0x0801f69c
 80049d8:	20001268 	.word	0x20001268
 80049dc:	20001430 	.word	0x20001430

080049e0 <Add_HWServW2ST_Service>:
 * @brief  Add the HW Features service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08c      	sub	sp, #48	; 0x30
 80049e4:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberChars = 5;
 80049e6:	2305      	movs	r3, #5
 80049e8:	617b      	str	r3, [r7, #20]
    /* Battery Present */
    NumberChars++;
  }
#endif /* STM32_SENSORTILE */

  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80049ea:	231b      	movs	r3, #27
 80049ec:	703b      	strb	r3, [r7, #0]
 80049ee:	23c5      	movs	r3, #197	; 0xc5
 80049f0:	707b      	strb	r3, [r7, #1]
 80049f2:	23d5      	movs	r3, #213	; 0xd5
 80049f4:	70bb      	strb	r3, [r7, #2]
 80049f6:	23a5      	movs	r3, #165	; 0xa5
 80049f8:	70fb      	strb	r3, [r7, #3]
 80049fa:	2302      	movs	r3, #2
 80049fc:	713b      	strb	r3, [r7, #4]
 80049fe:	2300      	movs	r3, #0
 8004a00:	717b      	strb	r3, [r7, #5]
 8004a02:	23b4      	movs	r3, #180	; 0xb4
 8004a04:	71bb      	strb	r3, [r7, #6]
 8004a06:	239a      	movs	r3, #154	; 0x9a
 8004a08:	71fb      	strb	r3, [r7, #7]
 8004a0a:	23e1      	movs	r3, #225	; 0xe1
 8004a0c:	723b      	strb	r3, [r7, #8]
 8004a0e:	2311      	movs	r3, #17
 8004a10:	727b      	strb	r3, [r7, #9]
 8004a12:	2301      	movs	r3, #1
 8004a14:	72bb      	strb	r3, [r7, #10]
 8004a16:	2300      	movs	r3, #0
 8004a18:	72fb      	strb	r3, [r7, #11]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	733b      	strb	r3, [r7, #12]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	737b      	strb	r3, [r7, #13]
 8004a22:	2300      	movs	r3, #0
 8004a24:	73bb      	strb	r3, [r7, #14]
 8004a26:	2300      	movs	r3, #0
 8004a28:	73fb      	strb	r3, [r7, #15]
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE,
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	0052      	lsls	r2, r2, #1
 8004a32:	4413      	add	r3, r2
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	3301      	adds	r3, #1
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	4639      	mov	r1, r7
 8004a3c:	4aac      	ldr	r2, [pc, #688]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004a3e:	9200      	str	r2, [sp, #0]
 8004a40:	2201      	movs	r2, #1
 8004a42:	2002      	movs	r0, #2
 8004a44:	f017 fb6f 	bl	801c126 <aci_gatt_add_serv>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberChars,
                          &HWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004a4c:	7cfb      	ldrb	r3, [r7, #19]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f040 813d 	bne.w	8004cce <Add_HWServW2ST_Service+0x2ee>
    goto fail;
  }

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8004a54:	231b      	movs	r3, #27
 8004a56:	703b      	strb	r3, [r7, #0]
 8004a58:	23c5      	movs	r3, #197	; 0xc5
 8004a5a:	707b      	strb	r3, [r7, #1]
 8004a5c:	23d5      	movs	r3, #213	; 0xd5
 8004a5e:	70bb      	strb	r3, [r7, #2]
 8004a60:	23a5      	movs	r3, #165	; 0xa5
 8004a62:	70fb      	strb	r3, [r7, #3]
 8004a64:	2302      	movs	r3, #2
 8004a66:	713b      	strb	r3, [r7, #4]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	717b      	strb	r3, [r7, #5]
 8004a6c:	2336      	movs	r3, #54	; 0x36
 8004a6e:	71bb      	strb	r3, [r7, #6]
 8004a70:	23ac      	movs	r3, #172	; 0xac
 8004a72:	71fb      	strb	r3, [r7, #7]
 8004a74:	23e1      	movs	r3, #225	; 0xe1
 8004a76:	723b      	strb	r3, [r7, #8]
 8004a78:	2311      	movs	r3, #17
 8004a7a:	727b      	strb	r3, [r7, #9]
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	72bb      	strb	r3, [r7, #10]
 8004a80:	2300      	movs	r3, #0
 8004a82:	72fb      	strb	r3, [r7, #11]
 8004a84:	2300      	movs	r3, #0
 8004a86:	733b      	strb	r3, [r7, #12]
 8004a88:	2300      	movs	r3, #0
 8004a8a:	737b      	strb	r3, [r7, #13]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	73bb      	strb	r3, [r7, #14]
 8004a90:	2300      	movs	r3, #0
 8004a92:	73fb      	strb	r3, [r7, #15]
//    uuid[14] |= 0x04; /* One Temperature value*/
//    EnvironmentalCharSize+=2;
//  }

  
    uuid[14] |= 0x05; /* Two Temperature values*/
 8004a94:	7bbb      	ldrb	r3, [r7, #14]
 8004a96:	f043 0305 	orr.w	r3, r3, #5
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=2*2;
 8004a9e:	4b95      	ldr	r3, [pc, #596]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	4b93      	ldr	r3, [pc, #588]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004aa8:	701a      	strb	r2, [r3, #0]
 

  
   uuid[14] |= 0x08; /* Battery level (percentage of full battery) */
 8004aaa:	7bbb      	ldrb	r3, [r7, #14]
 8004aac:	f043 0308 	orr.w	r3, r3, #8
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	73bb      	strb	r3, [r7, #14]
   EnvironmentalCharSize+=2;
 8004ab4:	4b8f      	ldr	r3, [pc, #572]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	3302      	adds	r3, #2
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	4b8d      	ldr	r3, [pc, #564]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004abe:	701a      	strb	r2, [r3, #0]
 
    uuid[14] |= 0x10; /* Pressure value*/
 8004ac0:	7bbb      	ldrb	r3, [r7, #14]
 8004ac2:	f043 0310 	orr.w	r3, r3, #16
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	73bb      	strb	r3, [r7, #14]
    EnvironmentalCharSize+=4;
 8004aca:	4b8a      	ldr	r3, [pc, #552]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	3304      	adds	r3, #4
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	4b88      	ldr	r3, [pc, #544]	; (8004cf4 <Add_HWServW2ST_Service+0x314>)
 8004ad4:	701a      	strb	r2, [r3, #0]
//                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
//                           ATTR_PERMISSION_NONE,
//                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
//                           16, 0, &EnvironmentalCharHandle);
//  
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+4+2+2+2,
 8004ad6:	4b86      	ldr	r3, [pc, #536]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004ad8:	8818      	ldrh	r0, [r3, #0]
 8004ada:	463a      	mov	r2, r7
 8004adc:	4b86      	ldr	r3, [pc, #536]	; (8004cf8 <Add_HWServW2ST_Service+0x318>)
 8004ade:	9305      	str	r3, [sp, #20]
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	9304      	str	r3, [sp, #16]
 8004ae4:	2310      	movs	r3, #16
 8004ae6:	9303      	str	r3, [sp, #12]
 8004ae8:	2304      	movs	r3, #4
 8004aea:	9302      	str	r3, [sp, #8]
 8004aec:	2300      	movs	r3, #0
 8004aee:	9301      	str	r3, [sp, #4]
 8004af0:	2312      	movs	r3, #18
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	230c      	movs	r3, #12
 8004af6:	2102      	movs	r1, #2
 8004af8:	f017 fba1 	bl	801c23e <aci_gatt_add_char>
 8004afc:	4603      	mov	r3, r0
 8004afe:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004b00:	7cfb      	ldrb	r3, [r7, #19]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f040 80e5 	bne.w	8004cd2 <Add_HWServW2ST_Service+0x2f2>
    goto fail;
  }

  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8004b08:	231b      	movs	r3, #27
 8004b0a:	703b      	strb	r3, [r7, #0]
 8004b0c:	23c5      	movs	r3, #197	; 0xc5
 8004b0e:	707b      	strb	r3, [r7, #1]
 8004b10:	23d5      	movs	r3, #213	; 0xd5
 8004b12:	70bb      	strb	r3, [r7, #2]
 8004b14:	23a5      	movs	r3, #165	; 0xa5
 8004b16:	70fb      	strb	r3, [r7, #3]
 8004b18:	2302      	movs	r3, #2
 8004b1a:	713b      	strb	r3, [r7, #4]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	717b      	strb	r3, [r7, #5]
 8004b20:	2336      	movs	r3, #54	; 0x36
 8004b22:	71bb      	strb	r3, [r7, #6]
 8004b24:	23ac      	movs	r3, #172	; 0xac
 8004b26:	71fb      	strb	r3, [r7, #7]
 8004b28:	23e1      	movs	r3, #225	; 0xe1
 8004b2a:	723b      	strb	r3, [r7, #8]
 8004b2c:	2311      	movs	r3, #17
 8004b2e:	727b      	strb	r3, [r7, #9]
 8004b30:	2301      	movs	r3, #1
 8004b32:	72bb      	strb	r3, [r7, #10]
 8004b34:	2300      	movs	r3, #0
 8004b36:	72fb      	strb	r3, [r7, #11]
 8004b38:	2300      	movs	r3, #0
 8004b3a:	733b      	strb	r3, [r7, #12]
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	737b      	strb	r3, [r7, #13]
 8004b40:	23e0      	movs	r3, #224	; 0xe0
 8004b42:	73bb      	strb	r3, [r7, #14]
 8004b44:	2300      	movs	r3, #0
 8004b46:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+3*3*2,
 8004b48:	4b69      	ldr	r3, [pc, #420]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004b4a:	8818      	ldrh	r0, [r3, #0]
 8004b4c:	463a      	mov	r2, r7
 8004b4e:	4b6b      	ldr	r3, [pc, #428]	; (8004cfc <Add_HWServW2ST_Service+0x31c>)
 8004b50:	9305      	str	r3, [sp, #20]
 8004b52:	2300      	movs	r3, #0
 8004b54:	9304      	str	r3, [sp, #16]
 8004b56:	2310      	movs	r3, #16
 8004b58:	9303      	str	r3, [sp, #12]
 8004b5a:	2304      	movs	r3, #4
 8004b5c:	9302      	str	r3, [sp, #8]
 8004b5e:	2300      	movs	r3, #0
 8004b60:	9301      	str	r3, [sp, #4]
 8004b62:	2310      	movs	r3, #16
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	2314      	movs	r3, #20
 8004b68:	2102      	movs	r1, #2
 8004b6a:	f017 fb68 	bl	801c23e <aci_gatt_add_char>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004b72:	7cfb      	ldrb	r3, [r7, #19]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f040 80ae 	bne.w	8004cd6 <Add_HWServW2ST_Service+0x2f6>
    goto fail;
  }

  COPY_ACC_EVENT_W2ST_CHAR_UUID(uuid);
 8004b7a:	231b      	movs	r3, #27
 8004b7c:	703b      	strb	r3, [r7, #0]
 8004b7e:	23c5      	movs	r3, #197	; 0xc5
 8004b80:	707b      	strb	r3, [r7, #1]
 8004b82:	23d5      	movs	r3, #213	; 0xd5
 8004b84:	70bb      	strb	r3, [r7, #2]
 8004b86:	23a5      	movs	r3, #165	; 0xa5
 8004b88:	70fb      	strb	r3, [r7, #3]
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	713b      	strb	r3, [r7, #4]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	717b      	strb	r3, [r7, #5]
 8004b92:	2336      	movs	r3, #54	; 0x36
 8004b94:	71bb      	strb	r3, [r7, #6]
 8004b96:	23ac      	movs	r3, #172	; 0xac
 8004b98:	71fb      	strb	r3, [r7, #7]
 8004b9a:	23e1      	movs	r3, #225	; 0xe1
 8004b9c:	723b      	strb	r3, [r7, #8]
 8004b9e:	2311      	movs	r3, #17
 8004ba0:	727b      	strb	r3, [r7, #9]
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	72bb      	strb	r3, [r7, #10]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	72fb      	strb	r3, [r7, #11]
 8004baa:	2300      	movs	r3, #0
 8004bac:	733b      	strb	r3, [r7, #12]
 8004bae:	2304      	movs	r3, #4
 8004bb0:	737b      	strb	r3, [r7, #13]
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	73bb      	strb	r3, [r7, #14]
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+2,
 8004bba:	4b4d      	ldr	r3, [pc, #308]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004bbc:	8818      	ldrh	r0, [r3, #0]
 8004bbe:	463a      	mov	r2, r7
 8004bc0:	4b4f      	ldr	r3, [pc, #316]	; (8004d00 <Add_HWServW2ST_Service+0x320>)
 8004bc2:	9305      	str	r3, [sp, #20]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	9304      	str	r3, [sp, #16]
 8004bc8:	2310      	movs	r3, #16
 8004bca:	9303      	str	r3, [sp, #12]
 8004bcc:	2304      	movs	r3, #4
 8004bce:	9302      	str	r3, [sp, #8]
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	9301      	str	r3, [sp, #4]
 8004bd4:	2312      	movs	r3, #18
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	2304      	movs	r3, #4
 8004bda:	2102      	movs	r1, #2
 8004bdc:	f017 fb2f 	bl	801c23e <aci_gatt_add_char>
 8004be0:	4603      	mov	r3, r0
 8004be2:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccEventCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d177      	bne.n	8004cda <Add_HWServW2ST_Service+0x2fa>
    goto fail;
  }

  COPY_ARMING_W2ST_CHAR_UUID(uuid);
 8004bea:	231b      	movs	r3, #27
 8004bec:	703b      	strb	r3, [r7, #0]
 8004bee:	23c5      	movs	r3, #197	; 0xc5
 8004bf0:	707b      	strb	r3, [r7, #1]
 8004bf2:	23d5      	movs	r3, #213	; 0xd5
 8004bf4:	70bb      	strb	r3, [r7, #2]
 8004bf6:	23a5      	movs	r3, #165	; 0xa5
 8004bf8:	70fb      	strb	r3, [r7, #3]
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	713b      	strb	r3, [r7, #4]
 8004bfe:	2300      	movs	r3, #0
 8004c00:	717b      	strb	r3, [r7, #5]
 8004c02:	2336      	movs	r3, #54	; 0x36
 8004c04:	71bb      	strb	r3, [r7, #6]
 8004c06:	23ac      	movs	r3, #172	; 0xac
 8004c08:	71fb      	strb	r3, [r7, #7]
 8004c0a:	23e1      	movs	r3, #225	; 0xe1
 8004c0c:	723b      	strb	r3, [r7, #8]
 8004c0e:	2311      	movs	r3, #17
 8004c10:	727b      	strb	r3, [r7, #9]
 8004c12:	2301      	movs	r3, #1
 8004c14:	72bb      	strb	r3, [r7, #10]
 8004c16:	2300      	movs	r3, #0
 8004c18:	72fb      	strb	r3, [r7, #11]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	733b      	strb	r3, [r7, #12]
 8004c1e:	2300      	movs	r3, #0
 8004c20:	737b      	strb	r3, [r7, #13]
 8004c22:	2300      	movs	r3, #0
 8004c24:	73bb      	strb	r3, [r7, #14]
 8004c26:	2320      	movs	r3, #32
 8004c28:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+1,
 8004c2a:	4b31      	ldr	r3, [pc, #196]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004c2c:	8818      	ldrh	r0, [r3, #0]
 8004c2e:	463a      	mov	r2, r7
 8004c30:	4b34      	ldr	r3, [pc, #208]	; (8004d04 <Add_HWServW2ST_Service+0x324>)
 8004c32:	9305      	str	r3, [sp, #20]
 8004c34:	2300      	movs	r3, #0
 8004c36:	9304      	str	r3, [sp, #16]
 8004c38:	2310      	movs	r3, #16
 8004c3a:	9303      	str	r3, [sp, #12]
 8004c3c:	2304      	movs	r3, #4
 8004c3e:	9302      	str	r3, [sp, #8]
 8004c40:	2300      	movs	r3, #0
 8004c42:	9301      	str	r3, [sp, #4]
 8004c44:	2312      	movs	r3, #18
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	2303      	movs	r3, #3
 8004c4a:	2102      	movs	r1, #2
 8004c4c:	f017 faf7 	bl	801c23e <aci_gatt_add_char>
 8004c50:	4603      	mov	r3, r0
 8004c52:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY | CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &ArmingCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8004c54:	7cfb      	ldrb	r3, [r7, #19]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d141      	bne.n	8004cde <Add_HWServW2ST_Service+0x2fe>
  }
#endif /* STM32_SENSORTILE */
	
	
	/* MAX charecteristic */
	COPY_MAX_W2ST_CHAR_UUID(uuid);
 8004c5a:	231b      	movs	r3, #27
 8004c5c:	703b      	strb	r3, [r7, #0]
 8004c5e:	23c5      	movs	r3, #197	; 0xc5
 8004c60:	707b      	strb	r3, [r7, #1]
 8004c62:	23d5      	movs	r3, #213	; 0xd5
 8004c64:	70bb      	strb	r3, [r7, #2]
 8004c66:	23a5      	movs	r3, #165	; 0xa5
 8004c68:	70fb      	strb	r3, [r7, #3]
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	713b      	strb	r3, [r7, #4]
 8004c6e:	2300      	movs	r3, #0
 8004c70:	717b      	strb	r3, [r7, #5]
 8004c72:	2336      	movs	r3, #54	; 0x36
 8004c74:	71bb      	strb	r3, [r7, #6]
 8004c76:	23ac      	movs	r3, #172	; 0xac
 8004c78:	71fb      	strb	r3, [r7, #7]
 8004c7a:	23e1      	movs	r3, #225	; 0xe1
 8004c7c:	723b      	strb	r3, [r7, #8]
 8004c7e:	2311      	movs	r3, #17
 8004c80:	727b      	strb	r3, [r7, #9]
 8004c82:	2301      	movs	r3, #1
 8004c84:	72bb      	strb	r3, [r7, #10]
 8004c86:	2300      	movs	r3, #0
 8004c88:	72fb      	strb	r3, [r7, #11]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	733b      	strb	r3, [r7, #12]
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	737b      	strb	r3, [r7, #13]
 8004c92:	2300      	movs	r3, #0
 8004c94:	73bb      	strb	r3, [r7, #14]
 8004c96:	2300      	movs	r3, #0
 8004c98:	73fb      	strb	r3, [r7, #15]
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 7,
 8004c9a:	4b15      	ldr	r3, [pc, #84]	; (8004cf0 <Add_HWServW2ST_Service+0x310>)
 8004c9c:	8818      	ldrh	r0, [r3, #0]
 8004c9e:	463a      	mov	r2, r7
 8004ca0:	4b19      	ldr	r3, [pc, #100]	; (8004d08 <Add_HWServW2ST_Service+0x328>)
 8004ca2:	9305      	str	r3, [sp, #20]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	9304      	str	r3, [sp, #16]
 8004ca8:	2310      	movs	r3, #16
 8004caa:	9303      	str	r3, [sp, #12]
 8004cac:	2301      	movs	r3, #1
 8004cae:	9302      	str	r3, [sp, #8]
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	9301      	str	r3, [sp, #4]
 8004cb4:	230c      	movs	r3, #12
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	2307      	movs	r3, #7
 8004cba:	2102      	movs	r1, #2
 8004cbc:	f017 fabf 	bl	801c23e <aci_gatt_add_char>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	74fb      	strb	r3, [r7, #19]
                          CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_ATTRIBUTE_WRITE,
                           16, 0, &MaxCharHandle);
	
  if (ret != BLE_STATUS_SUCCESS) {
 8004cc4:	7cfb      	ldrb	r3, [r7, #19]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10b      	bne.n	8004ce2 <Add_HWServW2ST_Service+0x302>
    goto fail;
  }
	

  return BLE_STATUS_SUCCESS;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	e00b      	b.n	8004ce6 <Add_HWServW2ST_Service+0x306>
    goto fail;
 8004cce:	bf00      	nop
 8004cd0:	e008      	b.n	8004ce4 <Add_HWServW2ST_Service+0x304>
    goto fail;
 8004cd2:	bf00      	nop
 8004cd4:	e006      	b.n	8004ce4 <Add_HWServW2ST_Service+0x304>
    goto fail;
 8004cd6:	bf00      	nop
 8004cd8:	e004      	b.n	8004ce4 <Add_HWServW2ST_Service+0x304>
    goto fail;
 8004cda:	bf00      	nop
 8004cdc:	e002      	b.n	8004ce4 <Add_HWServW2ST_Service+0x304>
    goto fail;
 8004cde:	bf00      	nop
 8004ce0:	e000      	b.n	8004ce4 <Add_HWServW2ST_Service+0x304>
    goto fail;
 8004ce2:	bf00      	nop

fail:
  //PRINTF("Error while adding HW's Characteristcs service.\n");
  return BLE_STATUS_ERROR;
 8004ce4:	2347      	movs	r3, #71	; 0x47
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20000824 	.word	0x20000824
 8004cf4:	20000021 	.word	0x20000021
 8004cf8:	20000826 	.word	0x20000826
 8004cfc:	20000828 	.word	0x20000828
 8004d00:	2000082a 	.word	0x2000082a
 8004d04:	2000082c 	.word	0x2000082c
 8004d08:	2000082e 	.word	0x2000082e

08004d0c <AccGyroMag_Update>:
 * @param  SensorAxes_t Gyro Structure containing Gyroscope value
 * @param  SensorAxes_t Mag Structure containing magneto value
 * @retval tBleStatus      Status
 */
tBleStatus AccGyroMag_Update(SensorAxes_t *Acc,SensorAxes_t *Gyro,SensorAxes_t *Mag)
{  
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08c      	sub	sp, #48	; 0x30
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
  tBleStatus ret;

  uint8_t buff[2+3*3*2];

  STORE_LE_16(buff   ,(HAL_GetTick()>>3));
 8004d18:	f00f fb4c 	bl	80143b4 <HAL_GetTick>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	08db      	lsrs	r3, r3, #3
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	743b      	strb	r3, [r7, #16]
 8004d24:	f00f fb46 	bl	80143b4 <HAL_GetTick>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	0adb      	lsrs	r3, r3, #11
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	747b      	strb	r3, [r7, #17]
  
  STORE_LE_16(buff+2 ,Acc->AXIS_X);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	74bb      	strb	r3, [r7, #18]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	121b      	asrs	r3, r3, #8
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	74fb      	strb	r3, [r7, #19]
  STORE_LE_16(buff+4 ,Acc->AXIS_Y);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	753b      	strb	r3, [r7, #20]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	121b      	asrs	r3, r3, #8
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	757b      	strb	r3, [r7, #21]
  STORE_LE_16(buff+6 ,Acc->AXIS_Z);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	75bb      	strb	r3, [r7, #22]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	121b      	asrs	r3, r3, #8
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	75fb      	strb	r3, [r7, #23]
  
  Gyro->AXIS_X/=100;
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a3f      	ldr	r2, [pc, #252]	; (8004e68 <AccGyroMag_Update+0x15c>)
 8004d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8004d70:	1152      	asrs	r2, r2, #5
 8004d72:	17db      	asrs	r3, r3, #31
 8004d74:	1ad2      	subs	r2, r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	601a      	str	r2, [r3, #0]
  Gyro->AXIS_Y/=100;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	4a3a      	ldr	r2, [pc, #232]	; (8004e68 <AccGyroMag_Update+0x15c>)
 8004d80:	fb82 1203 	smull	r1, r2, r2, r3
 8004d84:	1152      	asrs	r2, r2, #5
 8004d86:	17db      	asrs	r3, r3, #31
 8004d88:	1ad2      	subs	r2, r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	605a      	str	r2, [r3, #4]
  Gyro->AXIS_Z/=100;
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4a35      	ldr	r2, [pc, #212]	; (8004e68 <AccGyroMag_Update+0x15c>)
 8004d94:	fb82 1203 	smull	r1, r2, r2, r3
 8004d98:	1152      	asrs	r2, r2, #5
 8004d9a:	17db      	asrs	r3, r3, #31
 8004d9c:	1ad2      	subs	r2, r2, r3
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	609a      	str	r2, [r3, #8]

  STORE_LE_16(buff+8 ,Gyro->AXIS_X);
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	763b      	strb	r3, [r7, #24]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	121b      	asrs	r3, r3, #8
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	767b      	strb	r3, [r7, #25]
  STORE_LE_16(buff+10,Gyro->AXIS_Y);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	76bb      	strb	r3, [r7, #26]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	121b      	asrs	r3, r3, #8
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	76fb      	strb	r3, [r7, #27]
  STORE_LE_16(buff+12,Gyro->AXIS_Z);
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	773b      	strb	r3, [r7, #28]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	121b      	asrs	r3, r3, #8
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	777b      	strb	r3, [r7, #29]

  STORE_LE_16(buff+14,Mag->AXIS_X);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	77bb      	strb	r3, [r7, #30]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	121b      	asrs	r3, r3, #8
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	77fb      	strb	r3, [r7, #31]
  STORE_LE_16(buff+16,Mag->AXIS_Y);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	f887 3020 	strb.w	r3, [r7, #32]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	121b      	asrs	r3, r3, #8
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  STORE_LE_16(buff+18,Mag->AXIS_Z);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	121b      	asrs	r3, r3, #8
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  
  ret = ACI_GATT_UPDATE_CHAR_VALUE(HWServW2STHandle, AccGyroMagCharHandle, 0, 2+3*3*2, buff);
 8004e16:	4b15      	ldr	r3, [pc, #84]	; (8004e6c <AccGyroMag_Update+0x160>)
 8004e18:	8818      	ldrh	r0, [r3, #0]
 8004e1a:	4b15      	ldr	r3, [pc, #84]	; (8004e70 <AccGyroMag_Update+0x164>)
 8004e1c:	8819      	ldrh	r1, [r3, #0]
 8004e1e:	f107 0310 	add.w	r3, r7, #16
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	2314      	movs	r3, #20
 8004e26:	2200      	movs	r2, #0
 8004e28:	f7ff fb92 	bl	8004550 <safe_aci_gatt_update_char_value>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
  if (ret != BLE_STATUS_SUCCESS){
 8004e32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d010      	beq.n	8004e5c <AccGyroMag_Update+0x150>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8004e3a:	4b0e      	ldr	r3, [pc, #56]	; (8004e74 <AccGyroMag_Update+0x168>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	0a5b      	lsrs	r3, r3, #9
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d006      	beq.n	8004e58 <AccGyroMag_Update+0x14c>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Acc/Gyro/Mag Char\r\n");
 8004e4a:	490b      	ldr	r1, [pc, #44]	; (8004e78 <AccGyroMag_Update+0x16c>)
 8004e4c:	480b      	ldr	r0, [pc, #44]	; (8004e7c <AccGyroMag_Update+0x170>)
 8004e4e:	f019 f8cd 	bl	801dfec <siprintf>
 8004e52:	4603      	mov	r3, r0
 8004e54:	4a0a      	ldr	r2, [pc, #40]	; (8004e80 <AccGyroMag_Update+0x174>)
 8004e56:	6013      	str	r3, [r2, #0]
      //Stderr_Update(BufferToWrite,BytesToWrite);
    } else {
      //PRINTF("Error Updating Acc/Gyro/Mag Char\r\n");
    }
    return BLE_STATUS_ERROR;
 8004e58:	2347      	movs	r3, #71	; 0x47
 8004e5a:	e000      	b.n	8004e5e <AccGyroMag_Update+0x152>
  }
  return BLE_STATUS_SUCCESS;	
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3728      	adds	r7, #40	; 0x28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	51eb851f 	.word	0x51eb851f
 8004e6c:	20000824 	.word	0x20000824
 8004e70:	20000828 	.word	0x20000828
 8004e74:	2000081c 	.word	0x2000081c
 8004e78:	0801f708 	.word	0x0801f708
 8004e7c:	20001268 	.word	0x20001268
 8004e80:	20001430 	.word	0x20001430

08004e84 <Batt_Env_RSSI_Update>:
 * @param  int16_t Temp Temperature in tenths of degree second sensor
 * @param  int16_t RSSI level in dB
 * @retval tBleStatus   Status
 */
tBleStatus Batt_Env_RSSI_Update(int32_t Press,uint16_t Batt,int16_t Temp,int16_t RSSI)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b08a      	sub	sp, #40	; 0x28
 8004e88:	af02      	add	r7, sp, #8
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	4608      	mov	r0, r1
 8004e8e:	4611      	mov	r1, r2
 8004e90:	461a      	mov	r2, r3
 8004e92:	4603      	mov	r3, r0
 8004e94:	817b      	strh	r3, [r7, #10]
 8004e96:	460b      	mov	r3, r1
 8004e98:	813b      	strh	r3, [r7, #8]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;
  uint8_t BuffPos;
  
  uint8_t buff[2+4/*Press*/+2/*Batt*/+2/*Temp*/+2/*RSSI*/];

  STORE_LE_16(buff  ,(HAL_GetTick()>>3));
 8004e9e:	f00f fa89 	bl	80143b4 <HAL_GetTick>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	08db      	lsrs	r3, r3, #3
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	743b      	strb	r3, [r7, #16]
 8004eaa:	f00f fa83 	bl	80143b4 <HAL_GetTick>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	0adb      	lsrs	r3, r3, #11
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	747b      	strb	r3, [r7, #17]
  BuffPos=2;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	77fb      	strb	r3, [r7, #31]
  
  STORE_LE_32(buff+BuffPos,Press);
 8004eba:	7ffb      	ldrb	r3, [r7, #31]
 8004ebc:	f107 0210 	add.w	r2, r7, #16
 8004ec0:	4413      	add	r3, r2
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	701a      	strb	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	1219      	asrs	r1, r3, #8
 8004ecc:	7ffb      	ldrb	r3, [r7, #31]
 8004ece:	3301      	adds	r3, #1
 8004ed0:	f107 0210 	add.w	r2, r7, #16
 8004ed4:	4413      	add	r3, r2
 8004ed6:	b2ca      	uxtb	r2, r1
 8004ed8:	701a      	strb	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	1419      	asrs	r1, r3, #16
 8004ede:	7ffb      	ldrb	r3, [r7, #31]
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	f107 0210 	add.w	r2, r7, #16
 8004ee6:	4413      	add	r3, r2
 8004ee8:	b2ca      	uxtb	r2, r1
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	1619      	asrs	r1, r3, #24
 8004ef0:	7ffb      	ldrb	r3, [r7, #31]
 8004ef2:	3303      	adds	r3, #3
 8004ef4:	f107 0210 	add.w	r2, r7, #16
 8004ef8:	4413      	add	r3, r2
 8004efa:	b2ca      	uxtb	r2, r1
 8004efc:	701a      	strb	r2, [r3, #0]
  BuffPos+=4;
 8004efe:	7ffb      	ldrb	r3, [r7, #31]
 8004f00:	3304      	adds	r3, #4
 8004f02:	77fb      	strb	r3, [r7, #31]
  
  STORE_LE_16(buff+BuffPos,Batt);
 8004f04:	7ffb      	ldrb	r3, [r7, #31]
 8004f06:	f107 0210 	add.w	r2, r7, #16
 8004f0a:	4413      	add	r3, r2
 8004f0c:	897a      	ldrh	r2, [r7, #10]
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]
 8004f12:	897b      	ldrh	r3, [r7, #10]
 8004f14:	0a1b      	lsrs	r3, r3, #8
 8004f16:	b299      	uxth	r1, r3
 8004f18:	7ffb      	ldrb	r3, [r7, #31]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	f107 0210 	add.w	r2, r7, #16
 8004f20:	4413      	add	r3, r2
 8004f22:	b2ca      	uxtb	r2, r1
 8004f24:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 8004f26:	7ffb      	ldrb	r3, [r7, #31]
 8004f28:	3302      	adds	r3, #2
 8004f2a:	77fb      	strb	r3, [r7, #31]
 
  STORE_LE_16(buff+BuffPos,Temp);
 8004f2c:	7ffb      	ldrb	r3, [r7, #31]
 8004f2e:	f107 0210 	add.w	r2, r7, #16
 8004f32:	4413      	add	r3, r2
 8004f34:	893a      	ldrh	r2, [r7, #8]
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004f3e:	121b      	asrs	r3, r3, #8
 8004f40:	b219      	sxth	r1, r3
 8004f42:	7ffb      	ldrb	r3, [r7, #31]
 8004f44:	3301      	adds	r3, #1
 8004f46:	f107 0210 	add.w	r2, r7, #16
 8004f4a:	4413      	add	r3, r2
 8004f4c:	b2ca      	uxtb	r2, r1
 8004f4e:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 8004f50:	7ffb      	ldrb	r3, [r7, #31]
 8004f52:	3302      	adds	r3, #2
 8004f54:	77fb      	strb	r3, [r7, #31]

  STORE_LE_16(buff+BuffPos,RSSI);
 8004f56:	7ffb      	ldrb	r3, [r7, #31]
 8004f58:	f107 0210 	add.w	r2, r7, #16
 8004f5c:	4413      	add	r3, r2
 8004f5e:	88fa      	ldrh	r2, [r7, #6]
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	701a      	strb	r2, [r3, #0]
 8004f64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f68:	121b      	asrs	r3, r3, #8
 8004f6a:	b219      	sxth	r1, r3
 8004f6c:	7ffb      	ldrb	r3, [r7, #31]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	f107 0210 	add.w	r2, r7, #16
 8004f74:	4413      	add	r3, r2
 8004f76:	b2ca      	uxtb	r2, r1
 8004f78:	701a      	strb	r2, [r3, #0]
  BuffPos+=2;
 8004f7a:	7ffb      	ldrb	r3, [r7, #31]
 8004f7c:	3302      	adds	r3, #2
 8004f7e:	77fb      	strb	r3, [r7, #31]
  
  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle, 0, 2+4+2+2+2,buff);
 8004f80:	4b12      	ldr	r3, [pc, #72]	; (8004fcc <Batt_Env_RSSI_Update+0x148>)
 8004f82:	8818      	ldrh	r0, [r3, #0]
 8004f84:	4b12      	ldr	r3, [pc, #72]	; (8004fd0 <Batt_Env_RSSI_Update+0x14c>)
 8004f86:	8819      	ldrh	r1, [r3, #0]
 8004f88:	f107 0310 	add.w	r3, r7, #16
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	230c      	movs	r3, #12
 8004f90:	2200      	movs	r2, #0
 8004f92:	f017 fa29 	bl	801c3e8 <aci_gatt_update_char_value>
 8004f96:	4603      	mov	r3, r0
 8004f98:	77bb      	strb	r3, [r7, #30]

  if (ret != BLE_STATUS_SUCCESS){
 8004f9a:	7fbb      	ldrb	r3, [r7, #30]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d010      	beq.n	8004fc2 <Batt_Env_RSSI_Update+0x13e>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <Batt_Env_RSSI_Update+0x150>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	0a5b      	lsrs	r3, r3, #9
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d006      	beq.n	8004fbe <Batt_Env_RSSI_Update+0x13a>
      BytesToWrite =sprintf((char *)BufferToWrite, "Error Updating Environmental Char\r\n");
 8004fb0:	4909      	ldr	r1, [pc, #36]	; (8004fd8 <Batt_Env_RSSI_Update+0x154>)
 8004fb2:	480a      	ldr	r0, [pc, #40]	; (8004fdc <Batt_Env_RSSI_Update+0x158>)
 8004fb4:	f019 f81a 	bl	801dfec <siprintf>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	4a09      	ldr	r2, [pc, #36]	; (8004fe0 <Batt_Env_RSSI_Update+0x15c>)
 8004fbc:	6013      	str	r3, [r2, #0]
      //Stderr_Update(BufferToWrite,BytesToWrite);
    } else {
      //PRINTF("Error Updating Environmental Char\r\n");
    }
    return BLE_STATUS_ERROR;
 8004fbe:	2347      	movs	r3, #71	; 0x47
 8004fc0:	e000      	b.n	8004fc4 <Batt_Env_RSSI_Update+0x140>
  }
  return BLE_STATUS_SUCCESS;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3720      	adds	r7, #32
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	20000824 	.word	0x20000824
 8004fd0:	20000826 	.word	0x20000826
 8004fd4:	2000081c 	.word	0x2000081c
 8004fd8:	0801f72c 	.word	0x0801f72c
 8004fdc:	20001268 	.word	0x20001268
 8004fe0:	20001430 	.word	0x20001430

08004fe4 <ARMING_Update>:
 * @brief  Update ARMING characteristic value
 * @param  uint8_t ArmingStatus Arming status 0/1 (off/on)
 * @retval tBleStatus   Status
 */
tBleStatus ARMING_Update(uint8_t ArmingStatus)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	4603      	mov	r3, r0
 8004fec:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret;

  uint8_t buff[2+1];

  STORE_LE_16(buff  ,(HAL_GetTick()>>3));
 8004fee:	f00f f9e1 	bl	80143b4 <HAL_GetTick>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	08db      	lsrs	r3, r3, #3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	733b      	strb	r3, [r7, #12]
 8004ffa:	f00f f9db 	bl	80143b4 <HAL_GetTick>
 8004ffe:	4603      	mov	r3, r0
 8005000:	0adb      	lsrs	r3, r3, #11
 8005002:	b2db      	uxtb	r3, r3
 8005004:	737b      	strb	r3, [r7, #13]
  buff[2] = ArmingStatus;
 8005006:	79fb      	ldrb	r3, [r7, #7]
 8005008:	73bb      	strb	r3, [r7, #14]

  ret = aci_gatt_update_char_value(HWServW2STHandle, ArmingCharHandle, 0, 2+1,buff);
 800500a:	4b13      	ldr	r3, [pc, #76]	; (8005058 <ARMING_Update+0x74>)
 800500c:	8818      	ldrh	r0, [r3, #0]
 800500e:	4b13      	ldr	r3, [pc, #76]	; (800505c <ARMING_Update+0x78>)
 8005010:	8819      	ldrh	r1, [r3, #0]
 8005012:	f107 030c 	add.w	r3, r7, #12
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	2303      	movs	r3, #3
 800501a:	2200      	movs	r2, #0
 800501c:	f017 f9e4 	bl	801c3e8 <aci_gatt_update_char_value>
 8005020:	4603      	mov	r3, r0
 8005022:	73fb      	strb	r3, [r7, #15]

  if (ret != BLE_STATUS_SUCCESS){
 8005024:	7bfb      	ldrb	r3, [r7, #15]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d010      	beq.n	800504c <ARMING_Update+0x68>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR)){
 800502a:	4b0d      	ldr	r3, [pc, #52]	; (8005060 <ARMING_Update+0x7c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	0a5b      	lsrs	r3, r3, #9
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d006      	beq.n	8005048 <ARMING_Update+0x64>
      BytesToWrite = sprintf((char *)BufferToWrite, "Error Updating ARMING Char\r\n");
 800503a:	490a      	ldr	r1, [pc, #40]	; (8005064 <ARMING_Update+0x80>)
 800503c:	480a      	ldr	r0, [pc, #40]	; (8005068 <ARMING_Update+0x84>)
 800503e:	f018 ffd5 	bl	801dfec <siprintf>
 8005042:	4603      	mov	r3, r0
 8005044:	4a09      	ldr	r2, [pc, #36]	; (800506c <ARMING_Update+0x88>)
 8005046:	6013      	str	r3, [r2, #0]
      //Stderr_Update(BufferToWrite,BytesToWrite);
    } else {
      //PRINTF("Error Updating Temp Char\r\n");
    }
    return BLE_STATUS_ERROR;
 8005048:	2347      	movs	r3, #71	; 0x47
 800504a:	e000      	b.n	800504e <ARMING_Update+0x6a>
  }
  return BLE_STATUS_SUCCESS;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000824 	.word	0x20000824
 800505c:	2000082c 	.word	0x2000082c
 8005060:	2000081c 	.word	0x2000081c
 8005064:	0801f750 	.word	0x0801f750
 8005068:	20001268 	.word	0x20001268
 800506c:	20001430 	.word	0x20001430

08005070 <setConnectable>:
 * @brief  Puts the device in connectable mode.
 * @param  None 
 * @retval None
 */
void setConnectable(void)
{  
 8005070:	b5b0      	push	{r4, r5, r7, lr}
 8005072:	b092      	sub	sp, #72	; 0x48
 8005074:	af08      	add	r7, sp, #32
  char local_name[8] = {AD_TYPE_COMPLETE_LOCAL_NAME,NAME_DRN};
 8005076:	4a2e      	ldr	r2, [pc, #184]	; (8005130 <setConnectable+0xc0>)
 8005078:	f107 0320 	add.w	r3, r7, #32
 800507c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005080:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t manuf_data[26] = {
 8005084:	4b2b      	ldr	r3, [pc, #172]	; (8005134 <setConnectable+0xc4>)
 8005086:	1d3c      	adds	r4, r7, #4
 8005088:	461d      	mov	r5, r3
 800508a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800508c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800508e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005092:	c403      	stmia	r4!, {r0, r1}
 8005094:	8022      	strh	r2, [r4, #0]
    0x00,
    0x00, /* BLE MAC stop */
  };

  /* BLE MAC */
  manuf_data[20] = bdaddr[5];
 8005096:	4b28      	ldr	r3, [pc, #160]	; (8005138 <setConnectable+0xc8>)
 8005098:	795b      	ldrb	r3, [r3, #5]
 800509a:	763b      	strb	r3, [r7, #24]
  manuf_data[21] = bdaddr[4];
 800509c:	4b26      	ldr	r3, [pc, #152]	; (8005138 <setConnectable+0xc8>)
 800509e:	791b      	ldrb	r3, [r3, #4]
 80050a0:	767b      	strb	r3, [r7, #25]
  manuf_data[22] = bdaddr[3];
 80050a2:	4b25      	ldr	r3, [pc, #148]	; (8005138 <setConnectable+0xc8>)
 80050a4:	78db      	ldrb	r3, [r3, #3]
 80050a6:	76bb      	strb	r3, [r7, #26]
  manuf_data[23] = bdaddr[2];
 80050a8:	4b23      	ldr	r3, [pc, #140]	; (8005138 <setConnectable+0xc8>)
 80050aa:	789b      	ldrb	r3, [r3, #2]
 80050ac:	76fb      	strb	r3, [r7, #27]
  manuf_data[24] = bdaddr[1];
 80050ae:	4b22      	ldr	r3, [pc, #136]	; (8005138 <setConnectable+0xc8>)
 80050b0:	785b      	ldrb	r3, [r3, #1]
 80050b2:	773b      	strb	r3, [r7, #28]
  manuf_data[25] = bdaddr[0];
 80050b4:	4b20      	ldr	r3, [pc, #128]	; (8005138 <setConnectable+0xc8>)
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	777b      	strb	r3, [r7, #29]

  manuf_data[16] |= 0x20; /* Led */
 80050ba:	7d3b      	ldrb	r3, [r7, #20]
 80050bc:	f043 0320 	orr.w	r3, r3, #32
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	753b      	strb	r3, [r7, #20]
  manuf_data[17] |= 0x05; /* Temperature and RSSI values*/
 80050c4:	7d7b      	ldrb	r3, [r7, #21]
 80050c6:	f043 0305 	orr.w	r3, r3, #5
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	757b      	strb	r3, [r7, #21]
  manuf_data[17] |= 0x08; /* Battery level (percentage of full battery) */
 80050ce:	7d7b      	ldrb	r3, [r7, #21]
 80050d0:	f043 0308 	orr.w	r3, r3, #8
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	757b      	strb	r3, [r7, #21]
  manuf_data[17] |= 0x10; /* Pressure value*/
 80050d8:	7d7b      	ldrb	r3, [r7, #21]
 80050da:	f043 0310 	orr.w	r3, r3, #16
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	757b      	strb	r3, [r7, #21]
    
  /* Max Char */
  manuf_data[18] |=0x80;
 80050e2:	7dbb      	ldrb	r3, [r7, #22]
 80050e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	75bb      	strb	r3, [r7, #22]

  /* disable scan response */
  hci_le_set_scan_resp_data(0,NULL);
 80050ec:	2100      	movs	r1, #0
 80050ee:	2000      	movs	r0, #0
 80050f0:	f017 fdd0 	bl	801cc94 <hci_le_set_scan_resp_data>
  aci_gap_set_discoverable(ADV_IND, 0, 0,
 80050f4:	2300      	movs	r3, #0
 80050f6:	9306      	str	r3, [sp, #24]
 80050f8:	2300      	movs	r3, #0
 80050fa:	9305      	str	r3, [sp, #20]
 80050fc:	2300      	movs	r3, #0
 80050fe:	9304      	str	r3, [sp, #16]
 8005100:	2300      	movs	r3, #0
 8005102:	9303      	str	r3, [sp, #12]
 8005104:	f107 0320 	add.w	r3, r7, #32
 8005108:	9302      	str	r3, [sp, #8]
 800510a:	2308      	movs	r3, #8
 800510c:	9301      	str	r3, [sp, #4]
 800510e:	2300      	movs	r3, #0
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	2301      	movs	r3, #1
 8005114:	2200      	movs	r2, #0
 8005116:	2100      	movs	r1, #0
 8005118:	2000      	movs	r0, #0
 800511a:	f016 fe43 	bl	801bda4 <aci_gap_set_discoverable>
//#endif /* MAC_MOTENV */
                           NO_WHITE_LIST_USE,
                           sizeof(local_name), local_name, 0, NULL, 0, 0);

  /* Send Advertising data */
  aci_gap_update_adv_data(26, manuf_data);
 800511e:	1d3b      	adds	r3, r7, #4
 8005120:	4619      	mov	r1, r3
 8005122:	201a      	movs	r0, #26
 8005124:	f016 ff8a 	bl	801c03c <aci_gap_update_adv_data>
}
 8005128:	bf00      	nop
 800512a:	3728      	adds	r7, #40	; 0x28
 800512c:	46bd      	mov	sp, r7
 800512e:	bdb0      	pop	{r4, r5, r7, pc}
 8005130:	0801f770 	.word	0x0801f770
 8005134:	0801f778 	.word	0x0801f778
 8005138:	20000ec0 	.word	0x20000ec0

0800513c <GAP_ConnectionComplete_CB>:
 * @param  uint8_t addr[6] Address of peer device
 * @param  uint16_t handle Connection handle
 * @retval None
 */
static void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{  
 800513c:	b5b0      	push	{r4, r5, r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af04      	add	r7, sp, #16
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8005148:	4b1d      	ldr	r3, [pc, #116]	; (80051c0 <GAP_ConnectionComplete_CB+0x84>)
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800514e:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <GAP_ConnectionComplete_CB+0x88>)
 8005150:	887b      	ldrh	r3, [r7, #2]
 8005152:	8013      	strh	r3, [r2, #0]

#ifdef MOTENV_DEBUG_CONNECTION
  PRINTF(">>>>>>CONNECTED %x:%x:%x:%x:%x:%x\r\n",addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3305      	adds	r3, #5
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	4618      	mov	r0, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	3304      	adds	r3, #4
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	461c      	mov	r4, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3303      	adds	r3, #3
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	461d      	mov	r5, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3302      	adds	r3, #2
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	461a      	mov	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	3301      	adds	r3, #1
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	4619      	mov	r1, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	9302      	str	r3, [sp, #8]
 8005182:	9101      	str	r1, [sp, #4]
 8005184:	9200      	str	r2, [sp, #0]
 8005186:	462b      	mov	r3, r5
 8005188:	4622      	mov	r2, r4
 800518a:	4601      	mov	r1, r0
 800518c:	480e      	ldr	r0, [pc, #56]	; (80051c8 <GAP_ConnectionComplete_CB+0x8c>)
 800518e:	f7fc f9a9 	bl	80014e4 <myprintf>
#endif /* MOTENV_DEBUG_CONNECTION */

  ConnectionBleStatus=0;
 8005192:	4b0e      	ldr	r3, [pc, #56]	; (80051cc <GAP_ConnectionComplete_CB+0x90>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]
  
  if(TargetBoardFeatures.HWAdvanceFeatures) {
 8005198:	4b0d      	ldr	r3, [pc, #52]	; (80051d0 <GAP_ConnectionComplete_CB+0x94>)
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <GAP_ConnectionComplete_CB+0x68>
    DisableHWFeatures();
 80051a0:	f000 fcac 	bl	8005afc <DisableHWFeatures>
  }
  
aci_l2cap_connection_parameter_update_request(connection_handle,
 80051a4:	4b07      	ldr	r3, [pc, #28]	; (80051c4 <GAP_ConnectionComplete_CB+0x88>)
 80051a6:	8818      	ldrh	r0, [r3, #0]
 80051a8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	2300      	movs	r3, #0
 80051b0:	220a      	movs	r2, #10
 80051b2:	210a      	movs	r1, #10
 80051b4:	f017 fa0e 	bl	801c5d4 <aci_l2cap_connection_parameter_update_request>
                                                      10 /* interval_min*/,
                                                      10 /* interval_max */,
                                                      0   /* slave_latency */,
                                                      400 /*timeout_multiplier*/);
}
 80051b8:	bf00      	nop
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bdb0      	pop	{r4, r5, r7, pc}
 80051c0:	20000820 	.word	0x20000820
 80051c4:	2000086a 	.word	0x2000086a
 80051c8:	0801f794 	.word	0x0801f794
 80051cc:	2000081c 	.word	0x2000081c
 80051d0:	200014c8 	.word	0x200014c8

080051d4 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None 
 * @retval None
 */
static void GAP_DisconnectionComplete_CB(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	af00      	add	r7, sp, #0
  connected = FALSE;
 80051d8:	4b09      	ldr	r3, [pc, #36]	; (8005200 <GAP_DisconnectionComplete_CB+0x2c>)
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]

#ifdef MOTENV_DEBUG_CONNECTION  
  PRINTF("<<<<<<DISCONNECTED\r\n");
 80051de:	4809      	ldr	r0, [pc, #36]	; (8005204 <GAP_DisconnectionComplete_CB+0x30>)
 80051e0:	f7fc f980 	bl	80014e4 <myprintf>
#endif /* MOTENV_DEBUG_CONNECTION */  

  /* Make the device connectable again. */
  set_connectable = TRUE;
 80051e4:	4b08      	ldr	r3, [pc, #32]	; (8005208 <GAP_DisconnectionComplete_CB+0x34>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	701a      	strb	r2, [r3, #0]

  ConnectionBleStatus=0;
 80051ea:	4b08      	ldr	r3, [pc, #32]	; (800520c <GAP_DisconnectionComplete_CB+0x38>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	601a      	str	r2, [r3, #0]
  
  if(TargetBoardFeatures.HWAdvanceFeatures) {
 80051f0:	4b07      	ldr	r3, [pc, #28]	; (8005210 <GAP_DisconnectionComplete_CB+0x3c>)
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <GAP_DisconnectionComplete_CB+0x28>
    DisableHWFeatures();
 80051f8:	f000 fc80 	bl	8005afc <DisableHWFeatures>
  }
  
}
 80051fc:	bf00      	nop
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000820 	.word	0x20000820
 8005204:	0801f7b8 	.word	0x0801f7b8
 8005208:	20000020 	.word	0x20000020
 800520c:	2000081c 	.word	0x2000081c
 8005210:	200014c8 	.word	0x200014c8

08005214 <Read_Request_CB>:
 * @brief  This function is called when there is a Bluetooth Read request
 * @param  uint16_t handle Handle of the attribute
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b08a      	sub	sp, #40	; 0x28
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	80fb      	strh	r3, [r7, #6]
  uint8_t Status;  
  if(handle == EnvironmentalCharHandle + 1){
 800521e:	88fa      	ldrh	r2, [r7, #6]
 8005220:	4b3e      	ldr	r3, [pc, #248]	; (800531c <Read_Request_CB+0x108>)
 8005222:	881b      	ldrh	r3, [r3, #0]
 8005224:	3301      	adds	r3, #1
 8005226:	429a      	cmp	r2, r3
 8005228:	d147      	bne.n	80052ba <Read_Request_CB+0xa6>
    /* Read Request for Pressure,Battery, and Temperatures*/
    float SensorValue;
    int32_t PressToSend=0;
 800522a:	2300      	movs	r3, #0
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
    uint16_t BattToSend=0;
 800522e:	2300      	movs	r3, #0
 8005230:	847b      	strh	r3, [r7, #34]	; 0x22
    int16_t TempToSend=0,RSSIToSend=0;
 8005232:	2300      	movs	r3, #0
 8005234:	843b      	strh	r3, [r7, #32]
 8005236:	2300      	movs	r3, #0
 8005238:	83fb      	strh	r3, [r7, #30]
    int32_t decPart, intPart;
    if(TargetBoardFeatures.HandlePressSensor) {
 800523a:	4b39      	ldr	r3, [pc, #228]	; (8005320 <Read_Request_CB+0x10c>)
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d032      	beq.n	80052a8 <Read_Request_CB+0x94>
      if((TargetBoardFeatures.SnsAltFunc ? BSP_PRESSURE_IsInitialized : BSP_PRESSURE_IsInitialized)(TargetBoardFeatures.HandlePressSensor,&Status)==COMPONENT_OK) {
 8005242:	4b37      	ldr	r3, [pc, #220]	; (8005320 <Read_Request_CB+0x10c>)
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f107 0213 	add.w	r2, r7, #19
 800524a:	4611      	mov	r1, r2
 800524c:	4618      	mov	r0, r3
 800524e:	f002 fd21 	bl	8007c94 <BSP_PRESSURE_IsInitialized>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d127      	bne.n	80052a8 <Read_Request_CB+0x94>
        (TargetBoardFeatures.SnsAltFunc ? BSP_PRESSURE_Get_Press : BSP_PRESSURE_Get_Press)(TargetBoardFeatures.HandlePressSensor,(float *)&SensorValue);
 8005258:	4b31      	ldr	r3, [pc, #196]	; (8005320 <Read_Request_CB+0x10c>)
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	f107 020c 	add.w	r2, r7, #12
 8005260:	4611      	mov	r1, r2
 8005262:	4618      	mov	r0, r3
 8005264:	f002 fd32 	bl	8007ccc <BSP_PRESSURE_Get_Press>
        MCR_BLUEMS_F2I_2D(SensorValue, intPart, decPart);
 8005268:	edd7 7a03 	vldr	s15, [r7, #12]
 800526c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005270:	ee17 3a90 	vmov	r3, s15
 8005274:	61bb      	str	r3, [r7, #24]
 8005276:	ed97 7a03 	vldr	s14, [r7, #12]
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	ee07 3a90 	vmov	s15, r3
 8005280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005288:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005324 <Read_Request_CB+0x110>
 800528c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005294:	ee17 3a90 	vmov	r3, s15
 8005298:	617b      	str	r3, [r7, #20]
        PressToSend=intPart*100+decPart;
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	2264      	movs	r2, #100	; 0x64
 800529e:	fb02 f303 	mul.w	r3, r2, r3
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4413      	add	r3, r2
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    Batt_Env_RSSI_Update(PressToSend,BattToSend,TempToSend,RSSIToSend);
 80052a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80052ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80052b0:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80052b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80052b4:	f7ff fde6 	bl	8004e84 <Batt_Env_RSSI_Update>
 80052b8:	e023      	b.n	8005302 <Read_Request_CB+0xee>
  } else if(handle == ArmingCharHandle + 1){
 80052ba:	88fa      	ldrh	r2, [r7, #6]
 80052bc:	4b1a      	ldr	r3, [pc, #104]	; (8005328 <Read_Request_CB+0x114>)
 80052be:	881b      	ldrh	r3, [r3, #0]
 80052c0:	3301      	adds	r3, #1
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d106      	bne.n	80052d4 <Read_Request_CB+0xc0>
    /* Read Request for Arming Status */
    ARMING_Update(TargetBoardFeatures.LedStatus);
 80052c6:	4b16      	ldr	r3, [pc, #88]	; (8005320 <Read_Request_CB+0x10c>)
 80052c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff fe89 	bl	8004fe4 <ARMING_Update>
 80052d2:	e016      	b.n	8005302 <Read_Request_CB+0xee>
  } else if(handle == AccEventCharHandle +1) {
 80052d4:	88fa      	ldrh	r2, [r7, #6]
 80052d6:	4b15      	ldr	r3, [pc, #84]	; (800532c <Read_Request_CB+0x118>)
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	429a      	cmp	r2, r3
 80052de:	d010      	beq.n	8005302 <Read_Request_CB+0xee>
    
  }else if (handle == StdErrCharHandle + 1) {
 80052e0:	88fa      	ldrh	r2, [r7, #6]
 80052e2:	4b13      	ldr	r3, [pc, #76]	; (8005330 <Read_Request_CB+0x11c>)
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	3301      	adds	r3, #1
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d102      	bne.n	80052f2 <Read_Request_CB+0xde>
    /* Send again the last packet for StdError */
    Stderr_Update_AfterRead();
 80052ec:	f7ff fb1c 	bl	8004928 <Stderr_Update_AfterRead>
 80052f0:	e007      	b.n	8005302 <Read_Request_CB+0xee>
  } else if (handle == TermCharHandle + 1) {
 80052f2:	88fa      	ldrh	r2, [r7, #6]
 80052f4:	4b0f      	ldr	r3, [pc, #60]	; (8005334 <Read_Request_CB+0x120>)
 80052f6:	881b      	ldrh	r3, [r3, #0]
 80052f8:	3301      	adds	r3, #1
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d101      	bne.n	8005302 <Read_Request_CB+0xee>
    /* Send again the last packet for Terminal */
    Term_Update_AfterRead();
 80052fe:	f7ff fb35 	bl	800496c <Term_Update_AfterRead>
    GG_Update();
#endif /* STM32_SENSORTILE */
  }

  //EXIT:
  if(connection_handle != 0)
 8005302:	4b0d      	ldr	r3, [pc, #52]	; (8005338 <Read_Request_CB+0x124>)
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d004      	beq.n	8005314 <Read_Request_CB+0x100>
    aci_gatt_allow_read(connection_handle);
 800530a:	4b0b      	ldr	r3, [pc, #44]	; (8005338 <Read_Request_CB+0x124>)
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f017 f902 	bl	801c518 <aci_gatt_allow_read>
}
 8005314:	bf00      	nop
 8005316:	3728      	adds	r7, #40	; 0x28
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	20000826 	.word	0x20000826
 8005320:	200014c8 	.word	0x200014c8
 8005324:	42c80000 	.word	0x42c80000
 8005328:	2000082c 	.word	0x2000082c
 800532c:	2000082a 	.word	0x2000082a
 8005330:	20000838 	.word	0x20000838
 8005334:	20000836 	.word	0x20000836
 8005338:	2000086a 	.word	0x2000086a

0800533c <Attribute_Modified_CB>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t attr_handle, uint8_t * att_data, uint8_t data_length) 
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	4603      	mov	r3, r0
 8005344:	6039      	str	r1, [r7, #0]
 8005346:	80fb      	strh	r3, [r7, #6]
 8005348:	4613      	mov	r3, r2
 800534a:	717b      	strb	r3, [r7, #5]
  if(attr_handle == ConfigCharHandle + 2) 
 800534c:	88fa      	ldrh	r2, [r7, #6]
 800534e:	4b7e      	ldr	r3, [pc, #504]	; (8005548 <Attribute_Modified_CB+0x20c>)
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	3302      	adds	r3, #2
 8005354:	429a      	cmp	r2, r3
 8005356:	f000 80f3 	beq.w	8005540 <Attribute_Modified_CB+0x204>
  {
    ;/* do nothing... only for removing the message "Notification UNKNOW handle" */
  } 
  else if(attr_handle == StdErrCharHandle + 2)
 800535a:	88fa      	ldrh	r2, [r7, #6]
 800535c:	4b7b      	ldr	r3, [pc, #492]	; (800554c <Attribute_Modified_CB+0x210>)
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	3302      	adds	r3, #2
 8005362:	429a      	cmp	r2, r3
 8005364:	d116      	bne.n	8005394 <Attribute_Modified_CB+0x58>
  {
    if (att_data[0] == 01) 
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d106      	bne.n	800537c <Attribute_Modified_CB+0x40>
    {
      W2ST_ON_CONNECTION(W2ST_CONNECT_STD_ERR);
 800536e:	4b78      	ldr	r3, [pc, #480]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005376:	4a76      	ldr	r2, [pc, #472]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005378:	6013      	str	r3, [r2, #0]
    else 
    {
      PRINTF("Notification UNKNOW handle\r\n");
    }
  }
}
 800537a:	e0e1      	b.n	8005540 <Attribute_Modified_CB+0x204>
    } else if (att_data[0] == 0)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	f040 80dd 	bne.w	8005540 <Attribute_Modified_CB+0x204>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_STD_ERR);
 8005386:	4b72      	ldr	r3, [pc, #456]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800538e:	4a70      	ldr	r2, [pc, #448]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005390:	6013      	str	r3, [r2, #0]
}
 8005392:	e0d5      	b.n	8005540 <Attribute_Modified_CB+0x204>
  else if(attr_handle == TermCharHandle + 2)
 8005394:	88fa      	ldrh	r2, [r7, #6]
 8005396:	4b6f      	ldr	r3, [pc, #444]	; (8005554 <Attribute_Modified_CB+0x218>)
 8005398:	881b      	ldrh	r3, [r3, #0]
 800539a:	3302      	adds	r3, #2
 800539c:	429a      	cmp	r2, r3
 800539e:	d116      	bne.n	80053ce <Attribute_Modified_CB+0x92>
    if (att_data[0] == 01) 
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d106      	bne.n	80053b6 <Attribute_Modified_CB+0x7a>
      W2ST_ON_CONNECTION(W2ST_CONNECT_STD_TERM);
 80053a8:	4b69      	ldr	r3, [pc, #420]	; (8005550 <Attribute_Modified_CB+0x214>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053b0:	4a67      	ldr	r2, [pc, #412]	; (8005550 <Attribute_Modified_CB+0x214>)
 80053b2:	6013      	str	r3, [r2, #0]
}
 80053b4:	e0c4      	b.n	8005540 <Attribute_Modified_CB+0x204>
    else if (att_data[0] == 0)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 80c0 	bne.w	8005540 <Attribute_Modified_CB+0x204>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_STD_TERM);
 80053c0:	4b63      	ldr	r3, [pc, #396]	; (8005550 <Attribute_Modified_CB+0x214>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053c8:	4a61      	ldr	r2, [pc, #388]	; (8005550 <Attribute_Modified_CB+0x214>)
 80053ca:	6013      	str	r3, [r2, #0]
}
 80053cc:	e0b8      	b.n	8005540 <Attribute_Modified_CB+0x204>
  else if (attr_handle == TermCharHandle + 1)
 80053ce:	88fa      	ldrh	r2, [r7, #6]
 80053d0:	4b60      	ldr	r3, [pc, #384]	; (8005554 <Attribute_Modified_CB+0x218>)
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	3301      	adds	r3, #1
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d111      	bne.n	80053fe <Attribute_Modified_CB+0xc2>
    uint32_t SendBackData =1; /* By default Answer with the same message received */
 80053da:	2301      	movs	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
      SendBackData = DebugConsoleCommandParsing(att_data,data_length);
 80053de:	797b      	ldrb	r3, [r7, #5]
 80053e0:	4619      	mov	r1, r3
 80053e2:	6838      	ldr	r0, [r7, #0]
 80053e4:	f000 f8cc 	bl	8005580 <DebugConsoleCommandParsing>
 80053e8:	60f8      	str	r0, [r7, #12]
    if(SendBackData) 
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 80a7 	beq.w	8005540 <Attribute_Modified_CB+0x204>
      Term_Update(att_data,data_length);
 80053f2:	797b      	ldrb	r3, [r7, #5]
 80053f4:	4619      	mov	r1, r3
 80053f6:	6838      	ldr	r0, [r7, #0]
 80053f8:	f7ff fa4e 	bl	8004898 <Term_Update>
}
 80053fc:	e0a0      	b.n	8005540 <Attribute_Modified_CB+0x204>
  else if(attr_handle == ArmingCharHandle + 2)
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	4b55      	ldr	r3, [pc, #340]	; (8005558 <Attribute_Modified_CB+0x21c>)
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	3302      	adds	r3, #2
 8005406:	429a      	cmp	r2, r3
 8005408:	d14d      	bne.n	80054a6 <Attribute_Modified_CB+0x16a>
    if (att_data[0] == 01) 
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d10c      	bne.n	800542c <Attribute_Modified_CB+0xf0>
      W2ST_ON_CONNECTION(W2ST_CONNECT_LED);
 8005412:	4b4f      	ldr	r3, [pc, #316]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f043 0302 	orr.w	r3, r3, #2
 800541a:	4a4d      	ldr	r2, [pc, #308]	; (8005550 <Attribute_Modified_CB+0x214>)
 800541c:	6013      	str	r3, [r2, #0]
      ARMING_Update(TargetBoardFeatures.LedStatus);
 800541e:	4b4f      	ldr	r3, [pc, #316]	; (800555c <Attribute_Modified_CB+0x220>)
 8005420:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff fddd 	bl	8004fe4 <ARMING_Update>
 800542a:	e009      	b.n	8005440 <Attribute_Modified_CB+0x104>
    else if (att_data[0] == 0)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d105      	bne.n	8005440 <Attribute_Modified_CB+0x104>
      W2ST_OFF_CONNECTION(W2ST_CONNECT_LED);
 8005434:	4b46      	ldr	r3, [pc, #280]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f023 0302 	bic.w	r3, r3, #2
 800543c:	4a44      	ldr	r2, [pc, #272]	; (8005550 <Attribute_Modified_CB+0x214>)
 800543e:	6013      	str	r3, [r2, #0]
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_TERM)) 
 8005440:	4b43      	ldr	r3, [pc, #268]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	0a1b      	lsrs	r3, r3, #8
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d01a      	beq.n	8005486 <Attribute_Modified_CB+0x14a>
      BytesToWrite =sprintf((char *)BufferToWrite,"--->Led=%s\r\n", W2ST_CHECK_CONNECTION(W2ST_CONNECT_LED) ? "ON" : "OFF");
 8005450:	4b3f      	ldr	r3, [pc, #252]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	085b      	lsrs	r3, r3, #1
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	d001      	beq.n	8005464 <Attribute_Modified_CB+0x128>
 8005460:	4b3f      	ldr	r3, [pc, #252]	; (8005560 <Attribute_Modified_CB+0x224>)
 8005462:	e000      	b.n	8005466 <Attribute_Modified_CB+0x12a>
 8005464:	4b3f      	ldr	r3, [pc, #252]	; (8005564 <Attribute_Modified_CB+0x228>)
 8005466:	461a      	mov	r2, r3
 8005468:	493f      	ldr	r1, [pc, #252]	; (8005568 <Attribute_Modified_CB+0x22c>)
 800546a:	4840      	ldr	r0, [pc, #256]	; (800556c <Attribute_Modified_CB+0x230>)
 800546c:	f018 fdbe 	bl	801dfec <siprintf>
 8005470:	4603      	mov	r3, r0
 8005472:	4a3f      	ldr	r2, [pc, #252]	; (8005570 <Attribute_Modified_CB+0x234>)
 8005474:	6013      	str	r3, [r2, #0]
     Term_Update(BufferToWrite,BytesToWrite);
 8005476:	4b3e      	ldr	r3, [pc, #248]	; (8005570 <Attribute_Modified_CB+0x234>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	b2db      	uxtb	r3, r3
 800547c:	4619      	mov	r1, r3
 800547e:	483b      	ldr	r0, [pc, #236]	; (800556c <Attribute_Modified_CB+0x230>)
 8005480:	f7ff fa0a 	bl	8004898 <Term_Update>
}
 8005484:	e05c      	b.n	8005540 <Attribute_Modified_CB+0x204>
      PRINTF("--->Led=%s\r\n", W2ST_CHECK_CONNECTION(W2ST_CONNECT_LED) ? "ON" : "OFF");
 8005486:	4b32      	ldr	r3, [pc, #200]	; (8005550 <Attribute_Modified_CB+0x214>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	085b      	lsrs	r3, r3, #1
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d001      	beq.n	800549a <Attribute_Modified_CB+0x15e>
 8005496:	4b32      	ldr	r3, [pc, #200]	; (8005560 <Attribute_Modified_CB+0x224>)
 8005498:	e000      	b.n	800549c <Attribute_Modified_CB+0x160>
 800549a:	4b32      	ldr	r3, [pc, #200]	; (8005564 <Attribute_Modified_CB+0x228>)
 800549c:	4619      	mov	r1, r3
 800549e:	4832      	ldr	r0, [pc, #200]	; (8005568 <Attribute_Modified_CB+0x22c>)
 80054a0:	f7fc f820 	bl	80014e4 <myprintf>
}
 80054a4:	e04c      	b.n	8005540 <Attribute_Modified_CB+0x204>
  else if (attr_handle == ConfigCharHandle + 1) 
 80054a6:	88fa      	ldrh	r2, [r7, #6]
 80054a8:	4b27      	ldr	r3, [pc, #156]	; (8005548 <Attribute_Modified_CB+0x20c>)
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	3301      	adds	r3, #1
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d105      	bne.n	80054be <Attribute_Modified_CB+0x182>
    ConfigCommandParsing(att_data, data_length);		
 80054b2:	797b      	ldrb	r3, [r7, #5]
 80054b4:	4619      	mov	r1, r3
 80054b6:	6838      	ldr	r0, [r7, #0]
 80054b8:	f000 fa9a 	bl	80059f0 <ConfigCommandParsing>
}
 80054bc:	e040      	b.n	8005540 <Attribute_Modified_CB+0x204>
  else if (attr_handle == MaxCharHandle+ 1)
 80054be:	88fa      	ldrh	r2, [r7, #6]
 80054c0:	4b2c      	ldr	r3, [pc, #176]	; (8005574 <Attribute_Modified_CB+0x238>)
 80054c2:	881b      	ldrh	r3, [r3, #0]
 80054c4:	3301      	adds	r3, #1
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d120      	bne.n	800550c <Attribute_Modified_CB+0x1d0>
     joydata[0] = att_data[1];
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	785a      	ldrb	r2, [r3, #1]
 80054ce:	4b2a      	ldr	r3, [pc, #168]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054d0:	701a      	strb	r2, [r3, #0]
     joydata[1] = att_data[2];
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	789a      	ldrb	r2, [r3, #2]
 80054d6:	4b28      	ldr	r3, [pc, #160]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054d8:	705a      	strb	r2, [r3, #1]
     joydata[2] = att_data[3];
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	78da      	ldrb	r2, [r3, #3]
 80054de:	4b26      	ldr	r3, [pc, #152]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054e0:	709a      	strb	r2, [r3, #2]
     joydata[3] = att_data[4];
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	791a      	ldrb	r2, [r3, #4]
 80054e6:	4b24      	ldr	r3, [pc, #144]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054e8:	70da      	strb	r2, [r3, #3]
     joydata[4] = att_data[5];
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	795a      	ldrb	r2, [r3, #5]
 80054ee:	4b22      	ldr	r3, [pc, #136]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054f0:	711a      	strb	r2, [r3, #4]
     joydata[5] = att_data[6];
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	799a      	ldrb	r2, [r3, #6]
 80054f6:	4b20      	ldr	r3, [pc, #128]	; (8005578 <Attribute_Modified_CB+0x23c>)
 80054f8:	715a      	strb	r2, [r3, #5]
     joydata[6] = att_data[7];
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	79da      	ldrb	r2, [r3, #7]
 80054fe:	4b1e      	ldr	r3, [pc, #120]	; (8005578 <Attribute_Modified_CB+0x23c>)
 8005500:	719a      	strb	r2, [r3, #6]
     joydata[7] = att_data[8];
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	7a1a      	ldrb	r2, [r3, #8]
 8005506:	4b1c      	ldr	r3, [pc, #112]	; (8005578 <Attribute_Modified_CB+0x23c>)
 8005508:	71da      	strb	r2, [r3, #7]
}
 800550a:	e019      	b.n	8005540 <Attribute_Modified_CB+0x204>
    if(W2ST_CHECK_CONNECTION(W2ST_CONNECT_STD_ERR))
 800550c:	4b10      	ldr	r3, [pc, #64]	; (8005550 <Attribute_Modified_CB+0x214>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	0a5b      	lsrs	r3, r3, #9
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00e      	beq.n	800553a <Attribute_Modified_CB+0x1fe>
      BytesToWrite =sprintf((char *)BufferToWrite, "Notification UNKNOW handle\r\n");
 800551c:	4917      	ldr	r1, [pc, #92]	; (800557c <Attribute_Modified_CB+0x240>)
 800551e:	4813      	ldr	r0, [pc, #76]	; (800556c <Attribute_Modified_CB+0x230>)
 8005520:	f018 fd64 	bl	801dfec <siprintf>
 8005524:	4603      	mov	r3, r0
 8005526:	4a12      	ldr	r2, [pc, #72]	; (8005570 <Attribute_Modified_CB+0x234>)
 8005528:	6013      	str	r3, [r2, #0]
      Stderr_Update(BufferToWrite,BytesToWrite);
 800552a:	4b11      	ldr	r3, [pc, #68]	; (8005570 <Attribute_Modified_CB+0x234>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	b2db      	uxtb	r3, r3
 8005530:	4619      	mov	r1, r3
 8005532:	480e      	ldr	r0, [pc, #56]	; (800556c <Attribute_Modified_CB+0x230>)
 8005534:	f7ff f968 	bl	8004808 <Stderr_Update>
}
 8005538:	e002      	b.n	8005540 <Attribute_Modified_CB+0x204>
      PRINTF("Notification UNKNOW handle\r\n");
 800553a:	4810      	ldr	r0, [pc, #64]	; (800557c <Attribute_Modified_CB+0x240>)
 800553c:	f7fb ffd2 	bl	80014e4 <myprintf>
}
 8005540:	bf00      	nop
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	20000832 	.word	0x20000832
 800554c:	20000838 	.word	0x20000838
 8005550:	2000081c 	.word	0x2000081c
 8005554:	20000836 	.word	0x20000836
 8005558:	2000082c 	.word	0x2000082c
 800555c:	200014c8 	.word	0x200014c8
 8005560:	0801f7d0 	.word	0x0801f7d0
 8005564:	0801f7d4 	.word	0x0801f7d4
 8005568:	0801f7d8 	.word	0x0801f7d8
 800556c:	20001268 	.word	0x20001268
 8005570:	20001430 	.word	0x20001430
 8005574:	2000082e 	.word	0x2000082e
 8005578:	200007c8 	.word	0x200007c8
 800557c:	0801f7e8 	.word	0x0801f7e8

08005580 <DebugConsoleCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t DebugConsoleCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 8005580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005582:	b09d      	sub	sp, #116	; 0x74
 8005584:	af0c      	add	r7, sp, #48	; 0x30
 8005586:	6178      	str	r0, [r7, #20]
 8005588:	460b      	mov	r3, r1
 800558a:	74fb      	strb	r3, [r7, #19]
  uint32_t SendBackData = 1;
 800558c:	2301      	movs	r3, #1
 800558e:	63fb      	str	r3, [r7, #60]	; 0x3c

  if((att_data[0]=='?') & (att_data[1]=='?')) {
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	2b3f      	cmp	r3, #63	; 0x3f
 8005596:	bf0c      	ite	eq
 8005598:	2301      	moveq	r3, #1
 800559a:	2300      	movne	r3, #0
 800559c:	b2da      	uxtb	r2, r3
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	3301      	adds	r3, #1
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b3f      	cmp	r3, #63	; 0x3f
 80055a6:	bf0c      	ite	eq
 80055a8:	2301      	moveq	r3, #1
 80055aa:	2300      	movne	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	4013      	ands	r3, r2
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d010      	beq.n	80055d8 <DebugConsoleCommandParsing+0x58>
    /* Print Legend */
    SendBackData=0;
 80055b6:	2300      	movs	r3, #0
 80055b8:	63fb      	str	r3, [r7, #60]	; 0x3c

    BytesToWrite =sprintf((char *)BufferToWrite,"Command:\r\n"
 80055ba:	496a      	ldr	r1, [pc, #424]	; (8005764 <DebugConsoleCommandParsing+0x1e4>)
 80055bc:	486a      	ldr	r0, [pc, #424]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 80055be:	f018 fd15 	bl	801dfec <siprintf>
 80055c2:	4603      	mov	r3, r0
 80055c4:	4a69      	ldr	r2, [pc, #420]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 80055c6:	6013      	str	r3, [r2, #0]
       "versionFw-> FW Version\r\n"
       "versionBle-> Ble Version\r\n");
#else /* USE_STM32L0XX_NUCLEO */
       );
#endif /* USE_STM32L0XX_NUCLEO */
    Term_Update(BufferToWrite,BytesToWrite);
 80055c8:	4b68      	ldr	r3, [pc, #416]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	4619      	mov	r1, r3
 80055d0:	4865      	ldr	r0, [pc, #404]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 80055d2:	f7ff f961 	bl	8004898 <Term_Update>
 80055d6:	e15c      	b.n	8005892 <DebugConsoleCommandParsing+0x312>
  } else if((att_data[0]=='p') & (att_data[1]=='r')) {
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	2b70      	cmp	r3, #112	; 0x70
 80055de:	bf0c      	ite	eq
 80055e0:	2301      	moveq	r3, #1
 80055e2:	2300      	movne	r3, #0
 80055e4:	b2da      	uxtb	r2, r3
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	3301      	adds	r3, #1
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2b72      	cmp	r3, #114	; 0x72
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	4013      	ands	r3, r2
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d002      	beq.n	8005604 <DebugConsoleCommandParsing+0x84>
    SendBackData=0;
 80055fe:	2300      	movs	r3, #0
 8005600:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005602:	e146      	b.n	8005892 <DebugConsoleCommandParsing+0x312>
  }
#ifndef USE_STM32L0XX_NUCLEO
  else if(!strncmp("versionFw",(char *)(att_data),9)) {
 8005604:	2209      	movs	r2, #9
 8005606:	6979      	ldr	r1, [r7, #20]
 8005608:	4859      	ldr	r0, [pc, #356]	; (8005770 <DebugConsoleCommandParsing+0x1f0>)
 800560a:	f018 fd17 	bl	801e03c <strncmp>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d118      	bne.n	8005646 <DebugConsoleCommandParsing+0xc6>
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%s_%c.%c.%c\r\n",
 8005614:	2330      	movs	r3, #48	; 0x30
 8005616:	9302      	str	r3, [sp, #8]
 8005618:	2331      	movs	r3, #49	; 0x31
 800561a:	9301      	str	r3, [sp, #4]
 800561c:	2331      	movs	r3, #49	; 0x31
 800561e:	9300      	str	r3, [sp, #0]
 8005620:	4b54      	ldr	r3, [pc, #336]	; (8005774 <DebugConsoleCommandParsing+0x1f4>)
 8005622:	4a55      	ldr	r2, [pc, #340]	; (8005778 <DebugConsoleCommandParsing+0x1f8>)
 8005624:	4955      	ldr	r1, [pc, #340]	; (800577c <DebugConsoleCommandParsing+0x1fc>)
 8005626:	4850      	ldr	r0, [pc, #320]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 8005628:	f018 fce0 	bl	801dfec <siprintf>
 800562c:	4603      	mov	r3, r0
 800562e:	4a4f      	ldr	r2, [pc, #316]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 8005630:	6013      	str	r3, [r2, #0]
#endif
                          ,DRN_PACKAGENAME,
                          DRN_VERSION_MAJOR,
                          DRN_VERSION_MINOR,
                          DRN_VERSION_PATCH);
    Term_Update(BufferToWrite,BytesToWrite);
 8005632:	4b4e      	ldr	r3, [pc, #312]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	4619      	mov	r1, r3
 800563a:	484b      	ldr	r0, [pc, #300]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 800563c:	f7ff f92c 	bl	8004898 <Term_Update>
    SendBackData=0;
 8005640:	2300      	movs	r3, #0
 8005642:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005644:	e125      	b.n	8005892 <DebugConsoleCommandParsing+0x312>
  }
#endif /* USE_STM32L0XX_NUCLEO */
  else if(!strncmp("info",(char *)(att_data),4)) {
 8005646:	2204      	movs	r2, #4
 8005648:	6979      	ldr	r1, [r7, #20]
 800564a:	484d      	ldr	r0, [pc, #308]	; (8005780 <DebugConsoleCommandParsing+0x200>)
 800564c:	f018 fcf6 	bl	801e03c <strncmp>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d13e      	bne.n	80056d4 <DebugConsoleCommandParsing+0x154>
    SendBackData=0;
 8005656:	2300      	movs	r3, #0
 8005658:	63fb      	str	r3, [r7, #60]	; 0x3c
    
    BytesToWrite =sprintf((char *)BufferToWrite,"\r\nSTMicroelectronics %s:\r\n"
 800565a:	2330      	movs	r3, #48	; 0x30
 800565c:	9301      	str	r3, [sp, #4]
 800565e:	2331      	movs	r3, #49	; 0x31
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	2331      	movs	r3, #49	; 0x31
 8005664:	4a43      	ldr	r2, [pc, #268]	; (8005774 <DebugConsoleCommandParsing+0x1f4>)
 8005666:	4947      	ldr	r1, [pc, #284]	; (8005784 <DebugConsoleCommandParsing+0x204>)
 8005668:	483f      	ldr	r0, [pc, #252]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 800566a:	f018 fcbf 	bl	801dfec <siprintf>
 800566e:	4603      	mov	r3, r0
 8005670:	4a3e      	ldr	r2, [pc, #248]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 8005672:	6013      	str	r3, [r2, #0]
        "\tSTM32L053R8-Nucleo board"
#endif /* USE_STM32F4XX_NUCLEO */
        "\r\n",
        DRN_PACKAGENAME,
        DRN_VERSION_MAJOR,DRN_VERSION_MINOR,DRN_VERSION_PATCH);
    Term_Update(BufferToWrite,BytesToWrite);
 8005674:	4b3d      	ldr	r3, [pc, #244]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	b2db      	uxtb	r3, r3
 800567a:	4619      	mov	r1, r3
 800567c:	483a      	ldr	r0, [pc, #232]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 800567e:	f7ff f90b 	bl	8004898 <Term_Update>
#elif defined (__CC_ARM)
      " (KEIL)\r\n",
#elif defined (__GNUC__)
      " (openstm32)\r\n",
#endif
         HAL_GetHalVersion() >>24,
 8005682:	f00e feba 	bl	80143fa <HAL_GetHalVersion>
 8005686:	4603      	mov	r3, r0
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 8005688:	0e1d      	lsrs	r5, r3, #24
        (HAL_GetHalVersion() >>16)&0xFF,
 800568a:	f00e feb6 	bl	80143fa <HAL_GetHalVersion>
 800568e:	4603      	mov	r3, r0
 8005690:	0c1b      	lsrs	r3, r3, #16
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 8005692:	b2de      	uxtb	r6, r3
        (HAL_GetHalVersion() >> 8)&0xFF,
 8005694:	f00e feb1 	bl	80143fa <HAL_GetHalVersion>
 8005698:	4603      	mov	r3, r0
 800569a:	0a1b      	lsrs	r3, r3, #8
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 800569c:	b2dc      	uxtb	r4, r3
         HAL_GetHalVersion()      &0xFF,
 800569e:	f00e feac 	bl	80143fa <HAL_GetHalVersion>
 80056a2:	4603      	mov	r3, r0
    BytesToWrite =sprintf((char *)BufferToWrite,"\t(HAL %ld.%ld.%ld_%ld)\r\n"
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	4a38      	ldr	r2, [pc, #224]	; (8005788 <DebugConsoleCommandParsing+0x208>)
 80056a8:	9203      	str	r2, [sp, #12]
 80056aa:	4a38      	ldr	r2, [pc, #224]	; (800578c <DebugConsoleCommandParsing+0x20c>)
 80056ac:	9202      	str	r2, [sp, #8]
 80056ae:	9301      	str	r3, [sp, #4]
 80056b0:	9400      	str	r4, [sp, #0]
 80056b2:	4633      	mov	r3, r6
 80056b4:	462a      	mov	r2, r5
 80056b6:	4936      	ldr	r1, [pc, #216]	; (8005790 <DebugConsoleCommandParsing+0x210>)
 80056b8:	482b      	ldr	r0, [pc, #172]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 80056ba:	f018 fc97 	bl	801dfec <siprintf>
 80056be:	4603      	mov	r3, r0
 80056c0:	4a2a      	ldr	r2, [pc, #168]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 80056c2:	6013      	str	r3, [r2, #0]
         __DATE__,__TIME__);
    Term_Update(BufferToWrite,BytesToWrite);
 80056c4:	4b29      	ldr	r3, [pc, #164]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	4619      	mov	r1, r3
 80056cc:	4826      	ldr	r0, [pc, #152]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 80056ce:	f7ff f8e3 	bl	8004898 <Term_Update>
 80056d2:	e0de      	b.n	8005892 <DebugConsoleCommandParsing+0x312>
  #endif /* USE_STM32L0XX_NUCLEO */
  Term_Update(BufferToWrite,BytesToWrite);
#endif /* STM32_NUCLEO */
  }
#ifndef USE_STM32L0XX_NUCLEO
  else if(!strncmp("upgradeFw",(char *)(att_data),9)) {
 80056d4:	2209      	movs	r2, #9
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	482e      	ldr	r0, [pc, #184]	; (8005794 <DebugConsoleCommandParsing+0x214>)
 80056da:	f018 fcaf 	bl	801e03c <strncmp>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80d6 	beq.w	8005892 <DebugConsoleCommandParsing+0x312>
    /* DO nothing, OTA function not integrated */
  } else if(!strncmp("versionBle",(char *)(att_data),10)) {
 80056e6:	220a      	movs	r2, #10
 80056e8:	6979      	ldr	r1, [r7, #20]
 80056ea:	482b      	ldr	r0, [pc, #172]	; (8005798 <DebugConsoleCommandParsing+0x218>)
 80056ec:	f018 fca6 	bl	801e03c <strncmp>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d158      	bne.n	80057a8 <DebugConsoleCommandParsing+0x228>
    uint8_t  hwVersion;
    uint16_t fwVersion;
    /* get the BlueNRG HW and FW versions */
    getBlueNRGVersion(&hwVersion, &fwVersion);
 80056f6:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 80056fa:	f107 0331 	add.w	r3, r7, #49	; 0x31
 80056fe:	4611      	mov	r1, r2
 8005700:	4618      	mov	r0, r3
 8005702:	f016 ffa9 	bl	801c658 <getBlueNRGVersion>
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
                          (hwVersion > 0x30) ? "BleMS" : "Ble",
 8005706:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 800570a:	2b30      	cmp	r3, #48	; 0x30
 800570c:	d901      	bls.n	8005712 <DebugConsoleCommandParsing+0x192>
 800570e:	4923      	ldr	r1, [pc, #140]	; (800579c <DebugConsoleCommandParsing+0x21c>)
 8005710:	e000      	b.n	8005714 <DebugConsoleCommandParsing+0x194>
 8005712:	4923      	ldr	r1, [pc, #140]	; (80057a0 <DebugConsoleCommandParsing+0x220>)
 8005714:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005716:	0a1b      	lsrs	r3, r3, #8
 8005718:	b29b      	uxth	r3, r3
 800571a:	4618      	mov	r0, r3
 800571c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800571e:	091b      	lsrs	r3, r3, #4
 8005720:	b29b      	uxth	r3, r3
 8005722:	f003 020f 	and.w	r2, r3, #15
                          fwVersion>>8, 
                          (fwVersion>>4)&0xF,
                          (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 8005726:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 800572a:	2b30      	cmp	r3, #48	; 0x30
 800572c:	d904      	bls.n	8005738 <DebugConsoleCommandParsing+0x1b8>
                          (hwVersion > 0x30) ? ('a'+(fwVersion&0xF)-1) : 'a');
 800572e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005730:	f003 030f 	and.w	r3, r3, #15
    BytesToWrite =sprintf((char *)BufferToWrite,"%s_%d.%d.%c\r\n",
 8005734:	3360      	adds	r3, #96	; 0x60
 8005736:	e000      	b.n	800573a <DebugConsoleCommandParsing+0x1ba>
 8005738:	2361      	movs	r3, #97	; 0x61
 800573a:	9301      	str	r3, [sp, #4]
 800573c:	9200      	str	r2, [sp, #0]
 800573e:	4603      	mov	r3, r0
 8005740:	460a      	mov	r2, r1
 8005742:	4918      	ldr	r1, [pc, #96]	; (80057a4 <DebugConsoleCommandParsing+0x224>)
 8005744:	4808      	ldr	r0, [pc, #32]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 8005746:	f018 fc51 	bl	801dfec <siprintf>
 800574a:	4603      	mov	r3, r0
 800574c:	4a07      	ldr	r2, [pc, #28]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 800574e:	6013      	str	r3, [r2, #0]
    Term_Update(BufferToWrite,BytesToWrite);
 8005750:	4b06      	ldr	r3, [pc, #24]	; (800576c <DebugConsoleCommandParsing+0x1ec>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	4619      	mov	r1, r3
 8005758:	4803      	ldr	r0, [pc, #12]	; (8005768 <DebugConsoleCommandParsing+0x1e8>)
 800575a:	f7ff f89d 	bl	8004898 <Term_Update>
    SendBackData=0;
 800575e:	2300      	movs	r3, #0
 8005760:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005762:	e096      	b.n	8005892 <DebugConsoleCommandParsing+0x312>
 8005764:	0801f808 	.word	0x0801f808
 8005768:	20001268 	.word	0x20001268
 800576c:	20001430 	.word	0x20001430
 8005770:	0801f874 	.word	0x0801f874
 8005774:	0801f880 	.word	0x0801f880
 8005778:	0801f888 	.word	0x0801f888
 800577c:	0801f890 	.word	0x0801f890
 8005780:	0801f8a4 	.word	0x0801f8a4
 8005784:	0801f8ac 	.word	0x0801f8ac
 8005788:	0801f914 	.word	0x0801f914
 800578c:	0801f920 	.word	0x0801f920
 8005790:	0801f8dc 	.word	0x0801f8dc
 8005794:	0801f92c 	.word	0x0801f92c
 8005798:	0801f938 	.word	0x0801f938
 800579c:	0801f944 	.word	0x0801f944
 80057a0:	0801f94c 	.word	0x0801f94c
 80057a4:	0801f950 	.word	0x0801f950
  }
#endif /* USE_STM32L0XX_NUCLEO */
  else if((att_data[0]=='u') & (att_data[1]=='i') & (att_data[2]=='d')) {
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b75      	cmp	r3, #117	; 0x75
 80057ae:	bf0c      	ite	eq
 80057b0:	2301      	moveq	r3, #1
 80057b2:	2300      	movne	r3, #0
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	3301      	adds	r3, #1
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	2b69      	cmp	r3, #105	; 0x69
 80057be:	bf0c      	ite	eq
 80057c0:	2301      	moveq	r3, #1
 80057c2:	2300      	movne	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	4013      	ands	r3, r2
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	3302      	adds	r3, #2
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b64      	cmp	r3, #100	; 0x64
 80057d4:	bf0c      	ite	eq
 80057d6:	2301      	moveq	r3, #1
 80057d8:	2300      	movne	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	4013      	ands	r3, r2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d057      	beq.n	8005892 <DebugConsoleCommandParsing+0x312>
    /* Write back the STM32 UID */
    uint8_t *uid = (uint8_t *)STM32_UUID;
 80057e2:	4b7e      	ldr	r3, [pc, #504]	; (80059dc <DebugConsoleCommandParsing+0x45c>)
 80057e4:	63bb      	str	r3, [r7, #56]	; 0x38
    uint32_t MCU_ID = STM32_MCU_ID[0]&0xFFF;
 80057e6:	4b7e      	ldr	r3, [pc, #504]	; (80059e0 <DebugConsoleCommandParsing+0x460>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057ee:	637b      	str	r3, [r7, #52]	; 0x34
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 80057f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f2:	3303      	adds	r3, #3
 80057f4:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 80057f6:	469c      	mov	ip, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 80057f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fa:	3302      	adds	r3, #2
 80057fc:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 80057fe:	469e      	mov	lr, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005802:	3301      	adds	r3, #1
 8005804:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005806:	461a      	mov	r2, r3
                          uid[ 3],uid[ 2],uid[ 1],uid[ 0],
 8005808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580a:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 800580c:	4619      	mov	r1, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 800580e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005810:	3307      	adds	r3, #7
 8005812:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005814:	4618      	mov	r0, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005818:	3306      	adds	r3, #6
 800581a:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 800581c:	461c      	mov	r4, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 800581e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005820:	3305      	adds	r3, #5
 8005822:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005824:	461d      	mov	r5, r3
                          uid[ 7],uid[ 6],uid[ 5],uid[ 4],
 8005826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005828:	3304      	adds	r3, #4
 800582a:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 800582c:	461e      	mov	r6, r3
                          uid[11],uid[ 10],uid[9],uid[8],
 800582e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005830:	330b      	adds	r3, #11
 8005832:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005834:	60fb      	str	r3, [r7, #12]
                          uid[11],uid[ 10],uid[9],uid[8],
 8005836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005838:	330a      	adds	r3, #10
 800583a:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 800583c:	60bb      	str	r3, [r7, #8]
                          uid[11],uid[ 10],uid[9],uid[8],
 800583e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005840:	3309      	adds	r3, #9
 8005842:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 8005844:	607b      	str	r3, [r7, #4]
                          uid[11],uid[ 10],uid[9],uid[8],
 8005846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005848:	3308      	adds	r3, #8
 800584a:	781b      	ldrb	r3, [r3, #0]
    BytesToWrite =sprintf((char *)BufferToWrite,"%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X%.2X_%.3lX\r\n",
 800584c:	603b      	str	r3, [r7, #0]
 800584e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005850:	930a      	str	r3, [sp, #40]	; 0x28
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	9309      	str	r3, [sp, #36]	; 0x24
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	9308      	str	r3, [sp, #32]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	9307      	str	r3, [sp, #28]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	9306      	str	r3, [sp, #24]
 8005862:	9605      	str	r6, [sp, #20]
 8005864:	9504      	str	r5, [sp, #16]
 8005866:	9403      	str	r4, [sp, #12]
 8005868:	9002      	str	r0, [sp, #8]
 800586a:	9101      	str	r1, [sp, #4]
 800586c:	9200      	str	r2, [sp, #0]
 800586e:	4673      	mov	r3, lr
 8005870:	4662      	mov	r2, ip
 8005872:	495c      	ldr	r1, [pc, #368]	; (80059e4 <DebugConsoleCommandParsing+0x464>)
 8005874:	485c      	ldr	r0, [pc, #368]	; (80059e8 <DebugConsoleCommandParsing+0x468>)
 8005876:	f018 fbb9 	bl	801dfec <siprintf>
 800587a:	4603      	mov	r3, r0
 800587c:	4a5b      	ldr	r2, [pc, #364]	; (80059ec <DebugConsoleCommandParsing+0x46c>)
 800587e:	6013      	str	r3, [r2, #0]
                          MCU_ID);
    Term_Update(BufferToWrite,BytesToWrite);
 8005880:	4b5a      	ldr	r3, [pc, #360]	; (80059ec <DebugConsoleCommandParsing+0x46c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	4619      	mov	r1, r3
 8005888:	4857      	ldr	r0, [pc, #348]	; (80059e8 <DebugConsoleCommandParsing+0x468>)
 800588a:	f7ff f805 	bl	8004898 <Term_Update>
    SendBackData=0;
 800588e:	2300      	movs	r3, #0
 8005890:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

#if 1
  /* If it's something not yet recognized... only for testing.. This must be removed */
  if(SendBackData) {
 8005892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 809c 	beq.w	80059d2 <DebugConsoleCommandParsing+0x452>
    if(att_data[0]=='@') {
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	2b40      	cmp	r3, #64	; 0x40
 80058a0:	f040 8097 	bne.w	80059d2 <DebugConsoleCommandParsing+0x452>
      if(att_data[1]=='T') {
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	3301      	adds	r3, #1
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b54      	cmp	r3, #84	; 0x54
 80058ac:	d148      	bne.n	8005940 <DebugConsoleCommandParsing+0x3c0>
        uint8_t loc_att_data[8];
        uint8_t loc_data_length=8;
 80058ae:	2308      	movs	r3, #8
 80058b0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32


        loc_att_data[0] = (FEATURE_MASK_TEMP1>>24)&0xFF;
 80058b4:	2300      	movs	r3, #0
 80058b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        loc_att_data[1] = (FEATURE_MASK_TEMP1>>16)&0xFF;
 80058ba:	2304      	movs	r3, #4
 80058bc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        loc_att_data[2] = (FEATURE_MASK_TEMP1>>8 )&0xFF;
 80058c0:	2300      	movs	r3, #0
 80058c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        loc_att_data[3] = (FEATURE_MASK_TEMP1    )&0xFF;
 80058c6:	2300      	movs	r3, #0
 80058c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        loc_att_data[4] = 255;
 80058cc:	23ff      	movs	r3, #255	; 0xff
 80058ce:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

        switch(att_data[2]) {
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	3302      	adds	r3, #2
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	3b44      	subs	r3, #68	; 0x44
 80058da:	2b09      	cmp	r3, #9
 80058dc:	d826      	bhi.n	800592c <DebugConsoleCommandParsing+0x3ac>
 80058de:	a201      	add	r2, pc, #4	; (adr r2, 80058e4 <DebugConsoleCommandParsing+0x364>)
 80058e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e4:	08005925 	.word	0x08005925
 80058e8:	0800592d 	.word	0x0800592d
 80058ec:	0800592d 	.word	0x0800592d
 80058f0:	0800592d 	.word	0x0800592d
 80058f4:	0800591d 	.word	0x0800591d
 80058f8:	0800592d 	.word	0x0800592d
 80058fc:	0800592d 	.word	0x0800592d
 8005900:	0800592d 	.word	0x0800592d
 8005904:	0800590d 	.word	0x0800590d
 8005908:	08005915 	.word	0x08005915
          case 'L':
            loc_att_data[5] = 50; /* @5S */
 800590c:	2332      	movs	r3, #50	; 0x32
 800590e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          break;
 8005912:	e00b      	b.n	800592c <DebugConsoleCommandParsing+0x3ac>
          case 'M':
            loc_att_data[5] = 10; /* @1S */
 8005914:	230a      	movs	r3, #10
 8005916:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          break;
 800591a:	e007      	b.n	800592c <DebugConsoleCommandParsing+0x3ac>
          case 'H':
            loc_att_data[5] = 1; /* @100mS */
 800591c:	2301      	movs	r3, #1
 800591e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          break;
 8005922:	e003      	b.n	800592c <DebugConsoleCommandParsing+0x3ac>
          case 'D':
            loc_att_data[5] = 0; /* Default */
 8005924:	2300      	movs	r3, #0
 8005926:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          break;
 800592a:	bf00      	nop
        }
        SendBackData = ConfigCommandParsing(loc_att_data,loc_data_length);
 800592c:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 8005930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005934:	4611      	mov	r1, r2
 8005936:	4618      	mov	r0, r3
 8005938:	f000 f85a 	bl	80059f0 <ConfigCommandParsing>
 800593c:	63f8      	str	r0, [r7, #60]	; 0x3c
 800593e:	e048      	b.n	80059d2 <DebugConsoleCommandParsing+0x452>
      } else if(att_data[1]=='A') {
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	3301      	adds	r3, #1
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b41      	cmp	r3, #65	; 0x41
 8005948:	d143      	bne.n	80059d2 <DebugConsoleCommandParsing+0x452>
        uint8_t loc_att_data[8];
        uint8_t loc_data_length=8;
 800594a:	2308      	movs	r3, #8
 800594c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        
        loc_att_data[0] = (FEATURE_MASK_ACC>>24)&0xFF;
 8005950:	2300      	movs	r3, #0
 8005952:	773b      	strb	r3, [r7, #28]
        loc_att_data[1] = (FEATURE_MASK_ACC>>16)&0xFF;
 8005954:	2380      	movs	r3, #128	; 0x80
 8005956:	777b      	strb	r3, [r7, #29]
        loc_att_data[2] = (FEATURE_MASK_ACC>>8 )&0xFF;
 8005958:	2300      	movs	r3, #0
 800595a:	77bb      	strb	r3, [r7, #30]
        loc_att_data[3] = (FEATURE_MASK_ACC    )&0xFF;
 800595c:	2300      	movs	r3, #0
 800595e:	77fb      	strb	r3, [r7, #31]
        loc_att_data[4] = 255;
 8005960:	23ff      	movs	r3, #255	; 0xff
 8005962:	f887 3020 	strb.w	r3, [r7, #32]

        switch(att_data[2]) {
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	3302      	adds	r3, #2
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	3b44      	subs	r3, #68	; 0x44
 800596e:	2b09      	cmp	r3, #9
 8005970:	d826      	bhi.n	80059c0 <DebugConsoleCommandParsing+0x440>
 8005972:	a201      	add	r2, pc, #4	; (adr r2, 8005978 <DebugConsoleCommandParsing+0x3f8>)
 8005974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005978:	080059b9 	.word	0x080059b9
 800597c:	080059c1 	.word	0x080059c1
 8005980:	080059c1 	.word	0x080059c1
 8005984:	080059c1 	.word	0x080059c1
 8005988:	080059b1 	.word	0x080059b1
 800598c:	080059c1 	.word	0x080059c1
 8005990:	080059c1 	.word	0x080059c1
 8005994:	080059c1 	.word	0x080059c1
 8005998:	080059a1 	.word	0x080059a1
 800599c:	080059a9 	.word	0x080059a9
          case 'L':
            loc_att_data[5] = 50; /* @5S */
 80059a0:	2332      	movs	r3, #50	; 0x32
 80059a2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
          break;
 80059a6:	e00b      	b.n	80059c0 <DebugConsoleCommandParsing+0x440>
          case 'M':
            loc_att_data[5] = 10; /* @1S */
 80059a8:	230a      	movs	r3, #10
 80059aa:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
          break;
 80059ae:	e007      	b.n	80059c0 <DebugConsoleCommandParsing+0x440>
          case 'H':
            loc_att_data[5] = 1; /* @100mS */
 80059b0:	2301      	movs	r3, #1
 80059b2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
          break;
 80059b6:	e003      	b.n	80059c0 <DebugConsoleCommandParsing+0x440>
          case 'D':
            loc_att_data[5] = 0; /* Default */
 80059b8:	2300      	movs	r3, #0
 80059ba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
          break;
 80059be:	bf00      	nop
        }
        SendBackData = ConfigCommandParsing(loc_att_data,loc_data_length);
 80059c0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80059c4:	f107 031c 	add.w	r3, r7, #28
 80059c8:	4611      	mov	r1, r2
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 f810 	bl	80059f0 <ConfigCommandParsing>
 80059d0:	63f8      	str	r0, [r7, #60]	; 0x3c
      }
    }
  }
#endif
  return SendBackData;
 80059d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3744      	adds	r7, #68	; 0x44
 80059d8:	46bd      	mov	sp, r7
 80059da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059dc:	1fff7a10 	.word	0x1fff7a10
 80059e0:	e0042000 	.word	0xe0042000
 80059e4:	0801f960 	.word	0x0801f960
 80059e8:	20001268 	.word	0x20001268
 80059ec:	20001430 	.word	0x20001430

080059f0 <ConfigCommandParsing>:
 * @param uint8_t *att_data attribute data
 * @param uint8_t data_length length of the data
 * @retval uint32_t SendItBack true/false
 */
static uint32_t ConfigCommandParsing(uint8_t * att_data, uint8_t data_length)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	70fb      	strb	r3, [r7, #3]
  uint32_t SendItBack = 1;
 80059fc:	2301      	movs	r3, #1
 80059fe:	60fb      	str	r3, [r7, #12]
  return SendItBack;
 8005a00:	68fb      	ldr	r3, [r7, #12]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3714      	adds	r7, #20
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
	...

08005a10 <HCI_Event_CB>:
 *         parsed.
 * @param  void *pckt Pointer to the ACI packet
 * @retval None
 */
void HCI_Event_CB(void *pckt)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08a      	sub	sp, #40	; 0x28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pckt;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	3301      	adds	r3, #1
 8005a20:	623b      	str	r3, [r7, #32]
  
  if(hci_pckt->type != HCI_EVENT_PKT) {
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d15d      	bne.n	8005ae6 <HCI_Event_CB+0xd6>
    return;
  }
  
  switch(event_pckt->evt){
 8005a2a:	6a3b      	ldr	r3, [r7, #32]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	2bff      	cmp	r3, #255	; 0xff
 8005a30:	d01f      	beq.n	8005a72 <HCI_Event_CB+0x62>
 8005a32:	2bff      	cmp	r3, #255	; 0xff
 8005a34:	dc5c      	bgt.n	8005af0 <HCI_Event_CB+0xe0>
 8005a36:	2b05      	cmp	r3, #5
 8005a38:	d002      	beq.n	8005a40 <HCI_Event_CB+0x30>
 8005a3a:	2b3e      	cmp	r3, #62	; 0x3e
 8005a3c:	d003      	beq.n	8005a46 <HCI_Event_CB+0x36>
 8005a3e:	e057      	b.n	8005af0 <HCI_Event_CB+0xe0>
    
  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8005a40:	f7ff fbc8 	bl	80051d4 <GAP_DisconnectionComplete_CB>
    }
    break;
 8005a44:	e054      	b.n	8005af0 <HCI_Event_CB+0xe0>
  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	3302      	adds	r3, #2
 8005a4a:	60fb      	str	r3, [r7, #12]
      
      switch(evt->subevent){
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d14a      	bne.n	8005aea <HCI_Event_CB+0xda>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	3301      	adds	r3, #1
 8005a58:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	1d5a      	adds	r2, r3, #5
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	4619      	mov	r1, r3
 8005a68:	4610      	mov	r0, r2
 8005a6a:	f7ff fb67 	bl	800513c <GAP_ConnectionComplete_CB>
        }
        break;
 8005a6e:	bf00      	nop
      }
    }
    break;
 8005a70:	e03b      	b.n	8005aea <HCI_Event_CB+0xda>
  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	3302      	adds	r3, #2
 8005a76:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	f640 4201 	movw	r2, #3073	; 0xc01
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00d      	beq.n	8005aa2 <HCI_Event_CB+0x92>
 8005a86:	f640 4214 	movw	r2, #3092	; 0xc14
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d12f      	bne.n	8005aee <HCI_Event_CB+0xde>
      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data; 
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	3302      	adds	r3, #2
 8005a92:	61bb      	str	r3, [r7, #24]
          Read_Request_CB(pr->attr_handle);                    
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	885b      	ldrh	r3, [r3, #2]
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7ff fbba 	bl	8005214 <Read_Request_CB>
        }
        break;
 8005aa0:	e020      	b.n	8005ae4 <HCI_Event_CB+0xd4>
      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        if(TargetBoardFeatures.bnrg_expansion_board==IDB05A1) {
 8005aa2:	4b15      	ldr	r3, [pc, #84]	; (8005af8 <HCI_Event_CB+0xe8>)
 8005aa4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d10d      	bne.n	8005ac8 <HCI_Event_CB+0xb8>
              evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	3302      	adds	r3, #2
 8005ab0:	613b      	str	r3, [r7, #16]
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	885b      	ldrh	r3, [r3, #2]
 8005ab6:	b298      	uxth	r0, r3
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1dd9      	adds	r1, r3, #7
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	791b      	ldrb	r3, [r3, #4]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f7ff fc3b 	bl	800533c <Attribute_Modified_CB>
            } else {
              evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
            }
        break;
 8005ac6:	e00c      	b.n	8005ae2 <HCI_Event_CB+0xd2>
              evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	3302      	adds	r3, #2
 8005acc:	617b      	str	r3, [r7, #20]
              Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	885b      	ldrh	r3, [r3, #2]
 8005ad2:	b298      	uxth	r0, r3
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	1d59      	adds	r1, r3, #5
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	791b      	ldrb	r3, [r3, #4]
 8005adc:	461a      	mov	r2, r3
 8005ade:	f7ff fc2d 	bl	800533c <Attribute_Modified_CB>
        break;
 8005ae2:	bf00      	nop
      }
    }
    break;
 8005ae4:	e003      	b.n	8005aee <HCI_Event_CB+0xde>
    return;
 8005ae6:	bf00      	nop
 8005ae8:	e002      	b.n	8005af0 <HCI_Event_CB+0xe0>
    break;
 8005aea:	bf00      	nop
 8005aec:	e000      	b.n	8005af0 <HCI_Event_CB+0xe0>
    break;
 8005aee:	bf00      	nop
  }
}
 8005af0:	3728      	adds	r7, #40	; 0x28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	200014c8 	.word	0x200014c8

08005afc <DisableHWFeatures>:


static void DisableHWFeatures(void)
{  
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b0e:	2003      	movs	r0, #3
 8005b10:	f00f f930 	bl	8014d74 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005b14:	2200      	movs	r2, #0
 8005b16:	2100      	movs	r1, #0
 8005b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b1c:	f00f f935 	bl	8014d8a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b20:	bf00      	nop
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a10      	ldr	r2, [pc, #64]	; (8005b74 <HAL_ADC_MspInit+0x50>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d119      	bne.n	8005b6a <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 8005b36:	2300      	movs	r3, #0
 8005b38:	60bb      	str	r3, [r7, #8]
 8005b3a:	4b0f      	ldr	r3, [pc, #60]	; (8005b78 <HAL_ADC_MspInit+0x54>)
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3e:	4a0e      	ldr	r2, [pc, #56]	; (8005b78 <HAL_ADC_MspInit+0x54>)
 8005b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b44:	6453      	str	r3, [r2, #68]	; 0x44
 8005b46:	4b0c      	ldr	r3, [pc, #48]	; (8005b78 <HAL_ADC_MspInit+0x54>)
 8005b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4e:	60bb      	str	r3, [r7, #8]
 8005b50:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005b52:	2302      	movs	r3, #2
 8005b54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b56:	2303      	movs	r3, #3
 8005b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b5e:	f107 030c 	add.w	r3, r7, #12
 8005b62:	4619      	mov	r1, r3
 8005b64:	4805      	ldr	r0, [pc, #20]	; (8005b7c <HAL_ADC_MspInit+0x58>)
 8005b66:	f00f f999 	bl	8014e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005b6a:	bf00      	nop
 8005b6c:	3720      	adds	r7, #32
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40012000 	.word	0x40012000
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	40020400 	.word	0x40020400

08005b80 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08a      	sub	sp, #40	; 0x28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a51      	ldr	r2, [pc, #324]	; (8005cd4 <HAL_SPI_MspInit+0x154>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	f040 809c 	bne.w	8005ccc <HAL_SPI_MspInit+0x14c>
  {
  
    
  /* Enable GPIO Ports Clock */  
    __GPIOB_CLK_ENABLE();
 8005b94:	2300      	movs	r3, #0
 8005b96:	613b      	str	r3, [r7, #16]
 8005b98:	4b4f      	ldr	r3, [pc, #316]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9c:	4a4e      	ldr	r2, [pc, #312]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005b9e:	f043 0302 	orr.w	r3, r3, #2
 8005ba2:	6313      	str	r3, [r2, #48]	; 0x30
 8005ba4:	4b4c      	ldr	r3, [pc, #304]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	613b      	str	r3, [r7, #16]
 8005bae:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	4b48      	ldr	r3, [pc, #288]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb8:	4a47      	ldr	r2, [pc, #284]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bba:	f043 0301 	orr.w	r3, r3, #1
 8005bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8005bc0:	4b45      	ldr	r3, [pc, #276]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc4:	f003 0301 	and.w	r3, r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	68fb      	ldr	r3, [r7, #12]
//    BNRG_SPI_MOSI_CLK_ENABLE();
//    BNRG_SPI_CS_CLK_ENABLE();
//    BNRG_SPI_IRQ_CLK_ENABLE();
    
    /* Enable SPI clock */
    __SPI1_CLK_ENABLE();
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60bb      	str	r3, [r7, #8]
 8005bd0:	4b41      	ldr	r3, [pc, #260]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd4:	4a40      	ldr	r2, [pc, #256]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bd6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005bda:	6453      	str	r3, [r2, #68]	; 0x44
 8005bdc:	4b3e      	ldr	r3, [pc, #248]	; (8005cd8 <HAL_SPI_MspInit+0x158>)
 8005bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005be4:	60bb      	str	r3, [r7, #8]
 8005be6:	68bb      	ldr	r3, [r7, #8]
    
    /* Reset */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005be8:	2304      	movs	r3, #4
 8005bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bec:	2301      	movs	r3, #1
 8005bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	
 8005bfc:	f107 0314 	add.w	r3, r7, #20
 8005c00:	4619      	mov	r1, r3
 8005c02:	4836      	ldr	r0, [pc, #216]	; (8005cdc <HAL_SPI_MspInit+0x15c>)
 8005c04:	f00f f94a 	bl	8014e9c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	/*Added to avoid spurious interrupt from the BlueNRG */
 8005c08:	2200      	movs	r2, #0
 8005c0a:	2104      	movs	r1, #4
 8005c0c:	4833      	ldr	r0, [pc, #204]	; (8005cdc <HAL_SPI_MspInit+0x15c>)
 8005c0e:	f00f fae1 	bl	80151d4 <HAL_GPIO_WritePin>
    
    /* SCLK */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005c12:	2320      	movs	r3, #32
 8005c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c16:	2302      	movs	r3, #2
 8005c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005c22:	2305      	movs	r3, #5
 8005c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005c26:	f107 0314 	add.w	r3, r7, #20
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	482c      	ldr	r0, [pc, #176]	; (8005ce0 <HAL_SPI_MspInit+0x160>)
 8005c2e:	f00f f935 	bl	8014e9c <HAL_GPIO_Init>
    
    /* MISO */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005c32:	2340      	movs	r3, #64	; 0x40
 8005c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c36:	2302      	movs	r3, #2
 8005c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005c42:	2305      	movs	r3, #5
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c46:	f107 0314 	add.w	r3, r7, #20
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4824      	ldr	r0, [pc, #144]	; (8005ce0 <HAL_SPI_MspInit+0x160>)
 8005c4e:	f00f f925 	bl	8014e9c <HAL_GPIO_Init>
    
    /* MOSI */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005c52:	2380      	movs	r3, #128	; 0x80
 8005c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c56:	2302      	movs	r3, #2
 8005c58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005c62:	2305      	movs	r3, #5
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c66:	f107 0314 	add.w	r3, r7, #20
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	481c      	ldr	r0, [pc, #112]	; (8005ce0 <HAL_SPI_MspInit+0x160>)
 8005c6e:	f00f f915 	bl	8014e9c <HAL_GPIO_Init>
    
    /* NSS/CSN/CS */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005c72:	2301      	movs	r3, #1
 8005c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c76:	2301      	movs	r3, #1
 8005c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c86:	f107 0314 	add.w	r3, r7, #20
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4813      	ldr	r0, [pc, #76]	; (8005cdc <HAL_SPI_MspInit+0x15c>)
 8005c8e:	f00f f905 	bl	8014e9c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8005c92:	2201      	movs	r2, #1
 8005c94:	2101      	movs	r1, #1
 8005c96:	4811      	ldr	r0, [pc, #68]	; (8005cdc <HAL_SPI_MspInit+0x15c>)
 8005c98:	f00f fa9c 	bl	80151d4 <HAL_GPIO_WritePin>
    
    /* IRQ -- INPUT */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005ca0:	4b10      	ldr	r3, [pc, #64]	; (8005ce4 <HAL_SPI_MspInit+0x164>)
 8005ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8005cac:	2300      	movs	r3, #0
 8005cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cb0:	f107 0314 	add.w	r3, r7, #20
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	480a      	ldr	r0, [pc, #40]	; (8005ce0 <HAL_SPI_MspInit+0x160>)
 8005cb8:	f00f f8f0 	bl	8014e9c <HAL_GPIO_Init>
    
    /* Configure the NVIC for SPI */  
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);    
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2103      	movs	r1, #3
 8005cc0:	200a      	movs	r0, #10
 8005cc2:	f00f f862 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);  
 8005cc6:	200a      	movs	r0, #10
 8005cc8:	f00f f87b 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 8005ccc:	bf00      	nop
 8005cce:	3728      	adds	r7, #40	; 0x28
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40013000 	.word	0x40013000
 8005cd8:	40023800 	.word	0x40023800
 8005cdc:	40020400 	.word	0x40020400
 8005ce0:	40020000 	.word	0x40020000
 8005ce4:	10110000 	.word	0x10110000

08005ce8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08a      	sub	sp, #40	; 0x28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf8:	d126      	bne.n	8005d48 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	613b      	str	r3, [r7, #16]
 8005cfe:	4b34      	ldr	r3, [pc, #208]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	4a33      	ldr	r2, [pc, #204]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d04:	f043 0301 	orr.w	r3, r3, #1
 8005d08:	6413      	str	r3, [r2, #64]	; 0x40
 8005d0a:	4b31      	ldr	r3, [pc, #196]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	613b      	str	r3, [r7, #16]
 8005d14:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005d16:	230f      	movs	r3, #15
 8005d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005d1e:	2302      	movs	r3, #2
 8005d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8005d22:	2302      	movs	r3, #2
 8005d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005d26:	2301      	movs	r3, #1
 8005d28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d2a:	f107 0314 	add.w	r3, r7, #20
 8005d2e:	4619      	mov	r1, r3
 8005d30:	4828      	ldr	r0, [pc, #160]	; (8005dd4 <HAL_TIM_Base_MspInit+0xec>)
 8005d32:	f00f f8b3 	bl	8014e9c <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8005d36:	2200      	movs	r2, #0
 8005d38:	2102      	movs	r1, #2
 8005d3a:	201c      	movs	r0, #28
 8005d3c:	f00f f825 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005d40:	201c      	movs	r0, #28
 8005d42:	f00f f83e 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8005d46:	e03f      	b.n	8005dc8 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a22      	ldr	r2, [pc, #136]	; (8005dd8 <HAL_TIM_Base_MspInit+0xf0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d11f      	bne.n	8005d92 <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	4b1e      	ldr	r3, [pc, #120]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5a:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d5c:	f043 0304 	orr.w	r3, r3, #4
 8005d60:	6413      	str	r3, [r2, #64]	; 0x40
 8005d62:	4b1b      	ldr	r3, [pc, #108]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d66:	f003 0304 	and.w	r3, r3, #4
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8005d6e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8005d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d74:	2302      	movs	r3, #2
 8005d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005d80:	2302      	movs	r3, #2
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d84:	f107 0314 	add.w	r3, r7, #20
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4814      	ldr	r0, [pc, #80]	; (8005ddc <HAL_TIM_Base_MspInit+0xf4>)
 8005d8c:	f00f f886 	bl	8014e9c <HAL_GPIO_Init>
}
 8005d90:	e01a      	b.n	8005dc8 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a12      	ldr	r2, [pc, #72]	; (8005de0 <HAL_TIM_Base_MspInit+0xf8>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d115      	bne.n	8005dc8 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60bb      	str	r3, [r7, #8]
 8005da0:	4b0b      	ldr	r3, [pc, #44]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da4:	4a0a      	ldr	r2, [pc, #40]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005daa:	6453      	str	r3, [r2, #68]	; 0x44
 8005dac:	4b08      	ldr	r3, [pc, #32]	; (8005dd0 <HAL_TIM_Base_MspInit+0xe8>)
 8005dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005db4:	60bb      	str	r3, [r7, #8]
 8005db6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 8005db8:	2200      	movs	r2, #0
 8005dba:	2103      	movs	r1, #3
 8005dbc:	2018      	movs	r0, #24
 8005dbe:	f00e ffe4 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005dc2:	2018      	movs	r0, #24
 8005dc4:	f00e fffd 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
}
 8005dc8:	bf00      	nop
 8005dca:	3728      	adds	r7, #40	; 0x28
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40023800 	.word	0x40023800
 8005dd4:	40020000 	.word	0x40020000
 8005dd8:	40000800 	.word	0x40000800
 8005ddc:	40020400 	.word	0x40020400
 8005de0:	40014000 	.word	0x40014000

08005de4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b088      	sub	sp, #32
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a16      	ldr	r2, [pc, #88]	; (8005e4c <HAL_UART_MspInit+0x68>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d126      	bne.n	8005e44 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 8005df6:	2300      	movs	r3, #0
 8005df8:	60bb      	str	r3, [r7, #8]
 8005dfa:	4b15      	ldr	r3, [pc, #84]	; (8005e50 <HAL_UART_MspInit+0x6c>)
 8005dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dfe:	4a14      	ldr	r2, [pc, #80]	; (8005e50 <HAL_UART_MspInit+0x6c>)
 8005e00:	f043 0310 	orr.w	r3, r3, #16
 8005e04:	6453      	str	r3, [r2, #68]	; 0x44
 8005e06:	4b12      	ldr	r3, [pc, #72]	; (8005e50 <HAL_UART_MspInit+0x6c>)
 8005e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e0a:	f003 0310 	and.w	r3, r3, #16
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005e12:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005e16:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e18:	2302      	movs	r3, #2
 8005e1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005e20:	2303      	movs	r3, #3
 8005e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e24:	2307      	movs	r3, #7
 8005e26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e28:	f107 030c 	add.w	r3, r7, #12
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4809      	ldr	r0, [pc, #36]	; (8005e54 <HAL_UART_MspInit+0x70>)
 8005e30:	f00f f834 	bl	8014e9c <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8005e34:	2200      	movs	r2, #0
 8005e36:	2104      	movs	r1, #4
 8005e38:	2025      	movs	r0, #37	; 0x25
 8005e3a:	f00e ffa6 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e3e:	2025      	movs	r0, #37	; 0x25
 8005e40:	f00e ffbf 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005e44:	bf00      	nop
 8005e46:	3720      	adds	r7, #32
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	40011000 	.word	0x40011000
 8005e50:	40023800 	.word	0x40023800
 8005e54:	40020000 	.word	0x40020000

08005e58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	; 0x28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e60:	f107 0314 	add.w	r3, r7, #20
 8005e64:	2200      	movs	r2, #0
 8005e66:	601a      	str	r2, [r3, #0]
 8005e68:	605a      	str	r2, [r3, #4]
 8005e6a:	609a      	str	r2, [r3, #8]
 8005e6c:	60da      	str	r2, [r3, #12]
 8005e6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a29      	ldr	r2, [pc, #164]	; (8005f1c <HAL_I2C_MspInit+0xc4>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d14c      	bne.n	8005f14 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	613b      	str	r3, [r7, #16]
 8005e7e:	4b28      	ldr	r3, [pc, #160]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e82:	4a27      	ldr	r2, [pc, #156]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005e84:	f043 0302 	orr.w	r3, r3, #2
 8005e88:	6313      	str	r3, [r2, #48]	; 0x30
 8005e8a:	4b25      	ldr	r3, [pc, #148]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	613b      	str	r3, [r7, #16]
 8005e94:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005e96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e9c:	2312      	movs	r3, #18
 8005e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005eac:	f107 0314 	add.w	r3, r7, #20
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	481c      	ldr	r0, [pc, #112]	; (8005f24 <HAL_I2C_MspInit+0xcc>)
 8005eb4:	f00e fff2 	bl	8014e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005eb8:	2308      	movs	r3, #8
 8005eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005ebc:	2312      	movs	r3, #18
 8005ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8005ec8:	2309      	movs	r3, #9
 8005eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ecc:	f107 0314 	add.w	r3, r7, #20
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4814      	ldr	r0, [pc, #80]	; (8005f24 <HAL_I2C_MspInit+0xcc>)
 8005ed4:	f00e ffe2 	bl	8014e9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005ed8:	2300      	movs	r3, #0
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee0:	4a0f      	ldr	r2, [pc, #60]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005ee2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <HAL_I2C_MspInit+0xc8>)
 8005eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	2021      	movs	r0, #33	; 0x21
 8005efa:	f00e ff46 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8005efe:	2021      	movs	r0, #33	; 0x21
 8005f00:	f00e ff5f 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8005f04:	2200      	movs	r2, #0
 8005f06:	2100      	movs	r1, #0
 8005f08:	2022      	movs	r0, #34	; 0x22
 8005f0a:	f00e ff3e 	bl	8014d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8005f0e:	2022      	movs	r0, #34	; 0x22
 8005f10:	f00e ff57 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005f14:	bf00      	nop
 8005f16:	3728      	adds	r7, #40	; 0x28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	40005800 	.word	0x40005800
 8005f20:	40023800 	.word	0x40023800
 8005f24:	40020400 	.word	0x40020400

08005f28 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f2c:	f00e fa34 	bl	8014398 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8005f30:	f00e ff8c 	bl	8014e4c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f34:	bf00      	nop
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8005f3c:	4802      	ldr	r0, [pc, #8]	; (8005f48 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8005f3e:	f013 fab9 	bl	80194b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005f42:	bf00      	nop
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	20001140 	.word	0x20001140

08005f4c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005f50:	4802      	ldr	r0, [pc, #8]	; (8005f5c <TIM2_IRQHandler+0x10>)
 8005f52:	f013 faaf 	bl	80194b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005f56:	bf00      	nop
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	200011fc 	.word	0x200011fc

08005f60 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005f64:	4802      	ldr	r0, [pc, #8]	; (8005f70 <SPI1_IRQHandler+0x10>)
 8005f66:	f012 ffe1 	bl	8018f2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005f6a:	bf00      	nop
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	200011a4 	.word	0x200011a4

08005f74 <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005f78:	4802      	ldr	r0, [pc, #8]	; (8005f84 <SPI2_IRQHandler+0x10>)
 8005f7a:	f012 ffd7 	bl	8018f2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005f7e:	bf00      	nop
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20000d40 	.word	0x20000d40

08005f88 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005f8c:	4802      	ldr	r0, [pc, #8]	; (8005f98 <USART1_IRQHandler+0x10>)
 8005f8e:	f014 fb5f 	bl	801a650 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005f92:	bf00      	nop
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	200010a8 	.word	0x200010a8

08005f9c <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005fa0:	4802      	ldr	r0, [pc, #8]	; (8005fac <OTG_FS_IRQHandler+0x10>)
 8005fa2:	f011 faa3 	bl	80174ec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005fa6:	bf00      	nop
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	20001508 	.word	0x20001508

08005fb0 <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */

void EXTI4_IRQHandler(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005fb4:	2010      	movs	r0, #16
 8005fb6:	f00f f939 	bl	801522c <HAL_GPIO_EXTI_IRQHandler>
}
 8005fba:	bf00      	nop
 8005fbc:	bd80      	pop	{r7, pc}
	...

08005fc0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8005fc4:	4802      	ldr	r0, [pc, #8]	; (8005fd0 <I2C2_EV_IRQHandler+0x10>)
 8005fc6:	f00f fd69 	bl	8015a9c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8005fca:	bf00      	nop
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20000ec8 	.word	0x20000ec8

08005fd4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8005fd8:	4802      	ldr	r0, [pc, #8]	; (8005fe4 <I2C2_ER_IRQHandler+0x10>)
 8005fda:	f00f fe63 	bl	8015ca4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8005fde:	bf00      	nop
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20000ec8 	.word	0x20000ec8

08005fe8 <SetupTimer>:


tUserTimer tim;

void SetupTimer(tUserTimer *t, uint32_t interval)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
    t->interval = interval;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	605a      	str	r2, [r3, #4]
    t->flag = 0;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	609a      	str	r2, [r3, #8]
    t->flag2 = 0;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	60da      	str	r2, [r3, #12]
    t->event_cnt = 0;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	611a      	str	r2, [r3, #16]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <StartTimer>:

void StartTimer(tUserTimer *t)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
    t->target_tick = HAL_GetTick() + t->interval;
 800601e:	f00e f9c9 	bl	80143b4 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	441a      	add	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	601a      	str	r2, [r3, #0]
    t->flag = 1;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	609a      	str	r2, [r3, #8]
}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <ClearTimer>:
{
    t->flag = 0;
}

void ClearTimer(tUserTimer *t)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
    t->event_cnt = 0;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	611a      	str	r2, [r3, #16]
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <TimerProcess>:

void TimerProcess(tUserTimer *t)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
    uint32_t k; 
    if (t->flag && HAL_GetTick() >= t->target_tick)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d014      	beq.n	8006090 <TimerProcess+0x3a>
 8006066:	f00e f9a5 	bl	80143b4 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	429a      	cmp	r2, r3
 8006072:	d30d      	bcc.n	8006090 <TimerProcess+0x3a>
    {
        t->event_cnt++;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	611a      	str	r2, [r3, #16]
        k = t->target_tick; // to prevent Warning volatile access in IAR EWARM  
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60fb      	str	r3, [r7, #12]
        t->target_tick = k + t->interval;  
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	441a      	add	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	601a      	str	r2, [r3, #0]

    }
}
 8006090:	bf00      	nop
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <isTimerEventExist>:

uint32_t isTimerEventExist(tUserTimer *t)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
    return t->event_cnt;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <User_Timer_Callback>:

void User_Timer_Callback(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 80060b4:	4802      	ldr	r0, [pc, #8]	; (80060c0 <User_Timer_Callback+0x10>)
 80060b6:	f7ff ffce 	bl	8006056 <TimerProcess>
    // Add additional timer processing if more user timers
}
 80060ba:	bf00      	nop
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	200014f4 	.word	0x200014f4

080060c4 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80060d8:	4619      	mov	r1, r3
 80060da:	4610      	mov	r0, r2
 80060dc:	f017 f82f 	bl	801d13e <USBD_LL_SetupStage>
}
 80060e0:	bf00      	nop
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	460b      	mov	r3, r1
 80060f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 80060fa:	78fa      	ldrb	r2, [r7, #3]
 80060fc:	6879      	ldr	r1, [r7, #4]
 80060fe:	4613      	mov	r3, r2
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	1a9b      	subs	r3, r3, r2
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	440b      	add	r3, r1
 8006108:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	78fb      	ldrb	r3, [r7, #3]
 8006110:	4619      	mov	r1, r3
 8006112:	f017 f861 	bl	801d1d8 <USBD_LL_DataOutStage>
}
 8006116:	bf00      	nop
 8006118:	3708      	adds	r7, #8
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b082      	sub	sp, #8
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8006130:	78fa      	ldrb	r2, [r7, #3]
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	4613      	mov	r3, r2
 8006136:	00db      	lsls	r3, r3, #3
 8006138:	1a9b      	subs	r3, r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	440b      	add	r3, r1
 800613e:	3344      	adds	r3, #68	; 0x44
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	4619      	mov	r1, r3
 8006146:	f017 f8a2 	bl	801d28e <USBD_LL_DataInStage>
}
 800614a:	bf00      	nop
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b082      	sub	sp, #8
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8006160:	4618      	mov	r0, r3
 8006162:	f017 f988 	bl	801d476 <USBD_LL_SOF>
}
 8006166:	bf00      	nop
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800616e:	b580      	push	{r7, lr}
 8006170:	b084      	sub	sp, #16
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006176:	2301      	movs	r3, #1
 8006178:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d002      	beq.n	8006188 <HAL_PCD_ResetCallback+0x1a>
 8006182:	2b02      	cmp	r3, #2
 8006184:	d003      	beq.n	800618e <HAL_PCD_ResetCallback+0x20>
 8006186:	e005      	b.n	8006194 <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 8006188:	2300      	movs	r3, #0
 800618a:	73fb      	strb	r3, [r7, #15]
    break;
 800618c:	e005      	b.n	800619a <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 800618e:	2301      	movs	r3, #1
 8006190:	73fb      	strb	r3, [r7, #15]
    break;
 8006192:	e002      	b.n	800619a <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 8006194:	2301      	movs	r3, #1
 8006196:	73fb      	strb	r3, [r7, #15]
    break;    
 8006198:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80061a0:	7bfa      	ldrb	r2, [r7, #15]
 80061a2:	4611      	mov	r1, r2
 80061a4:	4618      	mov	r0, r3
 80061a6:	f017 f930 	bl	801d40a <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80061b0:	4618      	mov	r0, r3
 80061b2:	f017 f8fb 	bl	801d3ac <USBD_LL_Reset>
}
 80061b6:	bf00      	nop
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80061ce:	4618      	mov	r0, r3
 80061d0:	f017 f92b 	bl	801d42a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6812      	ldr	r2, [r2, #0]
 80061e2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80061e6:	f043 0301 	orr.w	r3, r3, #1
 80061ea:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d005      	beq.n	8006200 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80061f4:	4b04      	ldr	r3, [pc, #16]	; (8006208 <HAL_PCD_SuspendCallback+0x48>)
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	4a03      	ldr	r2, [pc, #12]	; (8006208 <HAL_PCD_SuspendCallback+0x48>)
 80061fa:	f043 0306 	orr.w	r3, r3, #6
 80061fe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006200:	bf00      	nop
 8006202:	3708      	adds	r7, #8
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	e000ed00 	.word	0xe000ed00

0800620c <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b082      	sub	sp, #8
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800621a:	4618      	mov	r0, r3
 800621c:	f017 f91a 	bl	801d454 <USBD_LL_Resume>
}
 8006220:	bf00      	nop
 8006222:	3708      	adds	r7, #8
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	460b      	mov	r3, r1
 8006232:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800623a:	78fa      	ldrb	r2, [r7, #3]
 800623c:	4611      	mov	r1, r2
 800623e:	4618      	mov	r0, r3
 8006240:	f017 f940 	bl	801d4c4 <USBD_LL_IsoOUTIncomplete>
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	460b      	mov	r3, r1
 8006256:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	4611      	mov	r1, r2
 8006262:	4618      	mov	r0, r3
 8006264:	f017 f921 	bl	801d4aa <USBD_LL_IsoINIncomplete>
}
 8006268:	bf00      	nop
 800626a:	3708      	adds	r7, #8
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800627e:	4618      	mov	r0, r3
 8006280:	f017 f92d 	bl	801d4de <USBD_LL_DevConnected>
}
 8006284:	bf00      	nop
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800629a:	4618      	mov	r0, r3
 800629c:	f017 f92a 	bl	801d4f4 <USBD_LL_DevDisconnected>
}
 80062a0:	bf00      	nop
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	4608      	mov	r0, r1
 80062b2:	4611      	mov	r1, r2
 80062b4:	461a      	mov	r2, r3
 80062b6:	4603      	mov	r3, r0
 80062b8:	70fb      	strb	r3, [r7, #3]
 80062ba:	460b      	mov	r3, r1
 80062bc:	70bb      	strb	r3, [r7, #2]
 80062be:	4613      	mov	r3, r2
 80062c0:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80062c8:	78bb      	ldrb	r3, [r7, #2]
 80062ca:	883a      	ldrh	r2, [r7, #0]
 80062cc:	78f9      	ldrb	r1, [r7, #3]
 80062ce:	f011 fdac 	bl	8017e2a <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	460b      	mov	r3, r1
 80062e6:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80062ee:	78fa      	ldrb	r2, [r7, #3]
 80062f0:	4611      	mov	r1, r2
 80062f2:	4618      	mov	r0, r3
 80062f4:	f011 feb2 	bl	801805c <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}

08006302 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006302:	b580      	push	{r7, lr}
 8006304:	b082      	sub	sp, #8
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
 800630a:	460b      	mov	r3, r1
 800630c:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006314:	78fa      	ldrb	r2, [r7, #3]
 8006316:	4611      	mov	r1, r2
 8006318:	4618      	mov	r0, r3
 800631a:	f011 fefa 	bl	8018112 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3708      	adds	r7, #8
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	460b      	mov	r3, r1
 8006332:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800633a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800633c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006340:	2b00      	cmp	r3, #0
 8006342:	da0b      	bge.n	800635c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800634a:	68f9      	ldr	r1, [r7, #12]
 800634c:	4613      	mov	r3, r2
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	1a9b      	subs	r3, r3, r2
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	440b      	add	r3, r1
 8006356:	333a      	adds	r3, #58	; 0x3a
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	e00b      	b.n	8006374 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800635c:	78fb      	ldrb	r3, [r7, #3]
 800635e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006362:	68f9      	ldr	r1, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	00db      	lsls	r3, r3, #3
 8006368:	1a9b      	subs	r3, r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	440b      	add	r3, r1
 800636e:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8006372:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006374:	4618      	mov	r0, r3
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	460b      	mov	r3, r1
 800638a:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006392:	78fa      	ldrb	r2, [r7, #3]
 8006394:	4611      	mov	r1, r2
 8006396:	4618      	mov	r0, r3
 8006398:	f011 fd26 	bl	8017de8 <HAL_PCD_SetAddress>
  return USBD_OK; 
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b084      	sub	sp, #16
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	60f8      	str	r0, [r7, #12]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	461a      	mov	r2, r3
 80063b2:	460b      	mov	r3, r1
 80063b4:	72fb      	strb	r3, [r7, #11]
 80063b6:	4613      	mov	r3, r2
 80063b8:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80063c0:	893b      	ldrh	r3, [r7, #8]
 80063c2:	7af9      	ldrb	r1, [r7, #11]
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	f011 fdf1 	bl	8017fac <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	607a      	str	r2, [r7, #4]
 80063de:	461a      	mov	r2, r3
 80063e0:	460b      	mov	r3, r1
 80063e2:	72fb      	strb	r3, [r7, #11]
 80063e4:	4613      	mov	r3, r2
 80063e6:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80063ee:	893b      	ldrh	r3, [r7, #8]
 80063f0:	7af9      	ldrb	r1, [r7, #11]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	f011 fd81 	bl	8017efa <HAL_PCD_EP_Receive>
  return USBD_OK;   
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
	...

08006404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800643c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006408:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800640a:	e003      	b.n	8006414 <LoopCopyDataInit>

0800640c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800640c:	4b0c      	ldr	r3, [pc, #48]	; (8006440 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800640e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006410:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006412:	3104      	adds	r1, #4

08006414 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006414:	480b      	ldr	r0, [pc, #44]	; (8006444 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006416:	4b0c      	ldr	r3, [pc, #48]	; (8006448 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006418:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800641a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800641c:	d3f6      	bcc.n	800640c <CopyDataInit>
  ldr  r2, =_sbss
 800641e:	4a0b      	ldr	r2, [pc, #44]	; (800644c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006420:	e002      	b.n	8006428 <LoopFillZerobss>

08006422 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006422:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006424:	f842 3b04 	str.w	r3, [r2], #4

08006428 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006428:	4b09      	ldr	r3, [pc, #36]	; (8006450 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800642a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800642c:	d3f9      	bcc.n	8006422 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800642e:	f001 fd8b 	bl	8007f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006432:	f017 fce7 	bl	801de04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006436:	f7fb fd03 	bl	8001e40 <main>
  bx  lr    
 800643a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800643c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8006440:	0801faf8 	.word	0x0801faf8
  ldr  r0, =_sdata
 8006444:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006448:	20000758 	.word	0x20000758
  ldr  r2, =_sbss
 800644c:	20000758 	.word	0x20000758
  ldr  r3, = _ebss
 8006450:	200019e0 	.word	0x200019e0

08006454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006454:	e7fe      	b.n	8006454 <ADC_IRQHandler>
	...

08006458 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b08a      	sub	sp, #40	; 0x28
 800645c:	af00      	add	r7, sp, #0
 800645e:	4603      	mov	r3, r0
 8006460:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8006462:	79fb      	ldrb	r3, [r7, #7]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10d      	bne.n	8006484 <BSP_LED_Init+0x2c>
 8006468:	2300      	movs	r3, #0
 800646a:	613b      	str	r3, [r7, #16]
 800646c:	4b1a      	ldr	r3, [pc, #104]	; (80064d8 <BSP_LED_Init+0x80>)
 800646e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006470:	4a19      	ldr	r2, [pc, #100]	; (80064d8 <BSP_LED_Init+0x80>)
 8006472:	f043 0302 	orr.w	r3, r3, #2
 8006476:	6313      	str	r3, [r2, #48]	; 0x30
 8006478:	4b17      	ldr	r3, [pc, #92]	; (80064d8 <BSP_LED_Init+0x80>)
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	79fb      	ldrb	r3, [r7, #7]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d10d      	bne.n	80064a6 <BSP_LED_Init+0x4e>
 800648a:	2300      	movs	r3, #0
 800648c:	60fb      	str	r3, [r7, #12]
 800648e:	4b12      	ldr	r3, [pc, #72]	; (80064d8 <BSP_LED_Init+0x80>)
 8006490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006492:	4a11      	ldr	r2, [pc, #68]	; (80064d8 <BSP_LED_Init+0x80>)
 8006494:	f043 0302 	orr.w	r3, r3, #2
 8006498:	6313      	str	r3, [r2, #48]	; 0x30
 800649a:	4b0f      	ldr	r3, [pc, #60]	; (80064d8 <BSP_LED_Init+0x80>)
 800649c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	60fb      	str	r3, [r7, #12]
 80064a4:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80064a6:	79fb      	ldrb	r3, [r7, #7]
 80064a8:	4a0c      	ldr	r2, [pc, #48]	; (80064dc <BSP_LED_Init+0x84>)
 80064aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064b0:	2301      	movs	r3, #1
 80064b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064b4:	2300      	movs	r3, #0
 80064b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80064b8:	2302      	movs	r3, #2
 80064ba:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80064bc:	79fb      	ldrb	r3, [r7, #7]
 80064be:	4a08      	ldr	r2, [pc, #32]	; (80064e0 <BSP_LED_Init+0x88>)
 80064c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064c4:	f107 0214 	add.w	r2, r7, #20
 80064c8:	4611      	mov	r1, r2
 80064ca:	4618      	mov	r0, r3
 80064cc:	f00e fce6 	bl	8014e9c <HAL_GPIO_Init>
}
 80064d0:	bf00      	nop
 80064d2:	3728      	adds	r7, #40	; 0x28
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	40023800 	.word	0x40023800
 80064dc:	0801f9c8 	.word	0x0801f9c8
 80064e0:	20000024 	.word	0x20000024

080064e4 <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b082      	sub	sp, #8
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	4603      	mov	r3, r0
 80064ec:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80064ee:	79fb      	ldrb	r3, [r7, #7]
 80064f0:	4a07      	ldr	r2, [pc, #28]	; (8006510 <BSP_LED_On+0x2c>)
 80064f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	4a06      	ldr	r2, [pc, #24]	; (8006514 <BSP_LED_On+0x30>)
 80064fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fe:	b29b      	uxth	r3, r3
 8006500:	2200      	movs	r2, #0
 8006502:	4619      	mov	r1, r3
 8006504:	f00e fe66 	bl	80151d4 <HAL_GPIO_WritePin>
}
 8006508:	bf00      	nop
 800650a:	3708      	adds	r7, #8
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20000024 	.word	0x20000024
 8006514:	0801f9c8 	.word	0x0801f9c8

08006518 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8006522:	79fb      	ldrb	r3, [r7, #7]
 8006524:	4a07      	ldr	r2, [pc, #28]	; (8006544 <BSP_LED_Off+0x2c>)
 8006526:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800652a:	79fb      	ldrb	r3, [r7, #7]
 800652c:	4a06      	ldr	r2, [pc, #24]	; (8006548 <BSP_LED_Off+0x30>)
 800652e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006532:	b29b      	uxth	r3, r3
 8006534:	2201      	movs	r2, #1
 8006536:	4619      	mov	r1, r3
 8006538:	f00e fe4c 	bl	80151d4 <HAL_GPIO_WritePin>
}
 800653c:	bf00      	nop
 800653e:	3708      	adds	r7, #8
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	20000024 	.word	0x20000024
 8006548:	0801f9c8 	.word	0x0801f9c8

0800654c <BSP_LED_Toggle>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	4603      	mov	r3, r0
 8006554:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8006556:	79fb      	ldrb	r3, [r7, #7]
 8006558:	4a07      	ldr	r2, [pc, #28]	; (8006578 <BSP_LED_Toggle+0x2c>)
 800655a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800655e:	79fb      	ldrb	r3, [r7, #7]
 8006560:	4906      	ldr	r1, [pc, #24]	; (800657c <BSP_LED_Toggle+0x30>)
 8006562:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006566:	b29b      	uxth	r3, r3
 8006568:	4619      	mov	r1, r3
 800656a:	4610      	mov	r0, r2
 800656c:	f00e fe4b 	bl	8015206 <HAL_GPIO_TogglePin>
}
 8006570:	bf00      	nop
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	20000024 	.word	0x20000024
 800657c:	0801f9c8 	.word	0x0801f9c8

08006580 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b088      	sub	sp, #32
 8006584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 8006586:	483e      	ldr	r0, [pc, #248]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006588:	f012 fdb2 	bl	80190f0 <HAL_SPI_GetState>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d171      	bne.n	8006676 <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 8006592:	2300      	movs	r3, #0
 8006594:	60bb      	str	r3, [r7, #8]
 8006596:	4b3b      	ldr	r3, [pc, #236]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	4a3a      	ldr	r2, [pc, #232]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 800659c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065a0:	6413      	str	r3, [r2, #64]	; 0x40
 80065a2:	4b38      	ldr	r3, [pc, #224]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065aa:	60bb      	str	r3, [r7, #8]
 80065ac:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 80065ae:	2300      	movs	r3, #0
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	4b34      	ldr	r3, [pc, #208]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 80065b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b6:	4a33      	ldr	r2, [pc, #204]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 80065b8:	f043 0302 	orr.w	r3, r3, #2
 80065bc:	6313      	str	r3, [r2, #48]	; 0x30
 80065be:	4b31      	ldr	r3, [pc, #196]	; (8006684 <Sensor_IO_SPI_Init+0x104>)
 80065c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	607b      	str	r3, [r7, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 80065ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065ce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065d0:	2302      	movs	r3, #2
 80065d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065d4:	2300      	movs	r3, #0
 80065d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80065d8:	2303      	movs	r3, #3
 80065da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80065dc:	2305      	movs	r3, #5
 80065de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 80065e0:	f107 030c 	add.w	r3, r7, #12
 80065e4:	4619      	mov	r1, r3
 80065e6:	4828      	ldr	r0, [pc, #160]	; (8006688 <Sensor_IO_SPI_Init+0x108>)
 80065e8:	f00e fc58 	bl	8014e9c <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 80065ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 80065f6:	f107 030c 	add.w	r3, r7, #12
 80065fa:	4619      	mov	r1, r3
 80065fc:	4822      	ldr	r0, [pc, #136]	; (8006688 <Sensor_IO_SPI_Init+0x108>)
 80065fe:	f00e fc4d 	bl	8014e9c <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 8006602:	4b1f      	ldr	r3, [pc, #124]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006604:	4a21      	ldr	r2, [pc, #132]	; (800668c <Sensor_IO_SPI_Init+0x10c>)
 8006606:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 8006608:	4b1d      	ldr	r3, [pc, #116]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800660a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800660e:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 8006610:	4b1b      	ldr	r3, [pc, #108]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006612:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006616:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8006618:	4b19      	ldr	r3, [pc, #100]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800661a:	2200      	movs	r2, #0
 800661c:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800661e:	4b18      	ldr	r3, [pc, #96]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006620:	2202      	movs	r2, #2
 8006622:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006624:	4b16      	ldr	r3, [pc, #88]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006626:	2201      	movs	r2, #1
 8006628:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 800662a:	4b15      	ldr	r3, [pc, #84]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800662c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006630:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 8006632:	4b13      	ldr	r3, [pc, #76]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006634:	2218      	movs	r2, #24
 8006636:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006638:	4b11      	ldr	r3, [pc, #68]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800663a:	2200      	movs	r2, #0
 800663c:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 800663e:	4b10      	ldr	r3, [pc, #64]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006640:	2200      	movs	r2, #0
 8006642:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8006644:	4b0e      	ldr	r3, [pc, #56]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006646:	2200      	movs	r2, #0
 8006648:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 800664a:	4b0d      	ldr	r3, [pc, #52]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800664c:	2207      	movs	r2, #7
 800664e:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 8006650:	480b      	ldr	r0, [pc, #44]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006652:	f012 fa67 	bl	8018b24 <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 8006656:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	4b08      	ldr	r3, [pc, #32]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006664:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8006666:	4b06      	ldr	r3, [pc, #24]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	4b04      	ldr	r3, [pc, #16]	; (8006680 <Sensor_IO_SPI_Init+0x100>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006674:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3720      	adds	r7, #32
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	20000870 	.word	0x20000870
 8006684:	40023800 	.word	0x40023800
 8006688:	40020400 	.word	0x40020400
 800668c:	40003800 	.word	0x40003800

08006690 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b088      	sub	sp, #32
 8006694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8006696:	2201      	movs	r2, #1
 8006698:	f44f 7180 	mov.w	r1, #256	; 0x100
 800669c:	4838      	ldr	r0, [pc, #224]	; (8006780 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 800669e:	f00e fd99 	bl	80151d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 80066a2:	2201      	movs	r2, #1
 80066a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066a8:	4836      	ldr	r0, [pc, #216]	; (8006784 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 80066aa:	f00e fd93 	bl	80151d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 80066ae:	2201      	movs	r2, #1
 80066b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066b4:	4834      	ldr	r0, [pc, #208]	; (8006788 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 80066b6:	f00e fd8d 	bl	80151d4 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80066ba:	2303      	movs	r3, #3
 80066bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066c2:	2301      	movs	r3, #1
 80066c4:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 80066c6:	2300      	movs	r3, #0
 80066c8:	60bb      	str	r3, [r7, #8]
 80066ca:	4b30      	ldr	r3, [pc, #192]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	4a2f      	ldr	r2, [pc, #188]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80066d0:	f043 0301 	orr.w	r3, r3, #1
 80066d4:	6313      	str	r3, [r2, #48]	; 0x30
 80066d6:	4b2d      	ldr	r3, [pc, #180]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80066d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	60bb      	str	r3, [r7, #8]
 80066e0:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 80066e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80066e6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 80066e8:	f107 030c 	add.w	r3, r7, #12
 80066ec:	4619      	mov	r1, r3
 80066ee:	4824      	ldr	r0, [pc, #144]	; (8006780 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80066f0:	f00e fbd4 	bl	8014e9c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80066f4:	2201      	movs	r2, #1
 80066f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066fa:	4821      	ldr	r0, [pc, #132]	; (8006780 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80066fc:	f00e fd6a 	bl	80151d4 <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8006700:	2300      	movs	r3, #0
 8006702:	607b      	str	r3, [r7, #4]
 8006704:	4b21      	ldr	r3, [pc, #132]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8006706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006708:	4a20      	ldr	r2, [pc, #128]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800670a:	f043 0302 	orr.w	r3, r3, #2
 800670e:	6313      	str	r3, [r2, #48]	; 0x30
 8006710:	4b1e      	ldr	r3, [pc, #120]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	f003 0302 	and.w	r3, r3, #2
 8006718:	607b      	str	r3, [r7, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 800671c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006720:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8006722:	f107 030c 	add.w	r3, r7, #12
 8006726:	4619      	mov	r1, r3
 8006728:	4817      	ldr	r0, [pc, #92]	; (8006788 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 800672a:	f00e fbb7 	bl	8014e9c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 800672e:	2201      	movs	r2, #1
 8006730:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006734:	4814      	ldr	r0, [pc, #80]	; (8006788 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8006736:	f00e fd4d 	bl	80151d4 <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 800673a:	2300      	movs	r3, #0
 800673c:	603b      	str	r3, [r7, #0]
 800673e:	4b13      	ldr	r3, [pc, #76]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	4a12      	ldr	r2, [pc, #72]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8006744:	f043 0304 	orr.w	r3, r3, #4
 8006748:	6313      	str	r3, [r2, #48]	; 0x30
 800674a:	4b10      	ldr	r3, [pc, #64]	; (800678c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800674c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674e:	f003 0304 	and.w	r3, r3, #4
 8006752:	603b      	str	r3, [r7, #0]
 8006754:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8006756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800675a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800675c:	f107 030c 	add.w	r3, r7, #12
 8006760:	4619      	mov	r1, r3
 8006762:	4808      	ldr	r0, [pc, #32]	; (8006784 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8006764:	f00e fb9a 	bl	8014e9c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8006768:	2201      	movs	r2, #1
 800676a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800676e:	4805      	ldr	r0, [pc, #20]	; (8006784 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8006770:	f00e fd30 	bl	80151d4 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3720      	adds	r7, #32
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	40020000 	.word	0x40020000
 8006784:	40020800 	.word	0x40020800
 8006788:	40020400 	.word	0x40020400
 800678c:	40023800 	.word	0x40023800

08006790 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08c      	sub	sp, #48	; 0x30
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800679c:	2303      	movs	r3, #3
 800679e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067a0:	2300      	movs	r3, #0
 80067a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067a4:	2301      	movs	r3, #1
 80067a6:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 80067a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067aa:	78db      	ldrb	r3, [r3, #3]
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d042      	beq.n	8006836 <Sensor_IO_SPI_CS_Init+0xa6>
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	dc5e      	bgt.n	8006872 <Sensor_IO_SPI_CS_Init+0xe2>
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d002      	beq.n	80067be <Sensor_IO_SPI_CS_Init+0x2e>
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d01e      	beq.n	80067fa <Sensor_IO_SPI_CS_Init+0x6a>
 80067bc:	e059      	b.n	8006872 <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 80067be:	2300      	movs	r3, #0
 80067c0:	617b      	str	r3, [r7, #20]
 80067c2:	4b2f      	ldr	r3, [pc, #188]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 80067c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c6:	4a2e      	ldr	r2, [pc, #184]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 80067c8:	f043 0301 	orr.w	r3, r3, #1
 80067cc:	6313      	str	r3, [r2, #48]	; 0x30
 80067ce:	4b2c      	ldr	r3, [pc, #176]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 80067d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 80067da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067de:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80067e0:	2201      	movs	r2, #1
 80067e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80067e6:	4827      	ldr	r0, [pc, #156]	; (8006884 <Sensor_IO_SPI_CS_Init+0xf4>)
 80067e8:	f00e fcf4 	bl	80151d4 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 80067ec:	f107 0318 	add.w	r3, r7, #24
 80067f0:	4619      	mov	r1, r3
 80067f2:	4824      	ldr	r0, [pc, #144]	; (8006884 <Sensor_IO_SPI_CS_Init+0xf4>)
 80067f4:	f00e fb52 	bl	8014e9c <HAL_GPIO_Init>
    break;
 80067f8:	e03d      	b.n	8006876 <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 80067fa:	2300      	movs	r3, #0
 80067fc:	613b      	str	r3, [r7, #16]
 80067fe:	4b20      	ldr	r3, [pc, #128]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 8006800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006802:	4a1f      	ldr	r2, [pc, #124]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 8006804:	f043 0302 	orr.w	r3, r3, #2
 8006808:	6313      	str	r3, [r2, #48]	; 0x30
 800680a:	4b1d      	ldr	r3, [pc, #116]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 800680c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	613b      	str	r3, [r7, #16]
 8006814:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8006816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800681a:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 800681c:	2201      	movs	r2, #1
 800681e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006822:	4819      	ldr	r0, [pc, #100]	; (8006888 <Sensor_IO_SPI_CS_Init+0xf8>)
 8006824:	f00e fcd6 	bl	80151d4 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8006828:	f107 0318 	add.w	r3, r7, #24
 800682c:	4619      	mov	r1, r3
 800682e:	4816      	ldr	r0, [pc, #88]	; (8006888 <Sensor_IO_SPI_CS_Init+0xf8>)
 8006830:	f00e fb34 	bl	8014e9c <HAL_GPIO_Init>
    break;  
 8006834:	e01f      	b.n	8006876 <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]
 800683a:	4b11      	ldr	r3, [pc, #68]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 800683c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683e:	4a10      	ldr	r2, [pc, #64]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 8006840:	f043 0304 	orr.w	r3, r3, #4
 8006844:	6313      	str	r3, [r2, #48]	; 0x30
 8006846:	4b0e      	ldr	r3, [pc, #56]	; (8006880 <Sensor_IO_SPI_CS_Init+0xf0>)
 8006848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	60fb      	str	r3, [r7, #12]
 8006850:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8006852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006856:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8006858:	2201      	movs	r2, #1
 800685a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800685e:	480b      	ldr	r0, [pc, #44]	; (800688c <Sensor_IO_SPI_CS_Init+0xfc>)
 8006860:	f00e fcb8 	bl	80151d4 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8006864:	f107 0318 	add.w	r3, r7, #24
 8006868:	4619      	mov	r1, r3
 800686a:	4808      	ldr	r0, [pc, #32]	; (800688c <Sensor_IO_SPI_CS_Init+0xfc>)
 800686c:	f00e fb16 	bl	8014e9c <HAL_GPIO_Init>
    break;
 8006870:	e001      	b.n	8006876 <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 8006872:	2303      	movs	r3, #3
 8006874:	e000      	b.n	8006878 <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 8006876:	2300      	movs	r3, #0
}
 8006878:	4618      	mov	r0, r3
 800687a:	3730      	adds	r7, #48	; 0x30
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40023800 	.word	0x40023800
 8006884:	40020000 	.word	0x40020000
 8006888:	40020400 	.word	0x40020400
 800688c:	40020800 	.word	0x40020800

08006890 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	607a      	str	r2, [r7, #4]
 800689a:	461a      	mov	r2, r3
 800689c:	460b      	mov	r3, r1
 800689e:	72fb      	strb	r3, [r7, #11]
 80068a0:	4613      	mov	r3, r2
 80068a2:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 80068a4:	893b      	ldrh	r3, [r7, #8]
 80068a6:	7af9      	ldrb	r1, [r7, #11]
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 f840 	bl	8006930 <Sensor_IO_SPI_Write>
 80068b0:	4603      	mov	r3, r0
  //return COMPONENT_ERROR;
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b086      	sub	sp, #24
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	607a      	str	r2, [r7, #4]
 80068c4:	461a      	mov	r2, r3
 80068c6:	460b      	mov	r3, r1
 80068c8:	72fb      	strb	r3, [r7, #11]
 80068ca:	4613      	mov	r3, r2
 80068cc:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	785b      	ldrb	r3, [r3, #1]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d10a      	bne.n	80068f0 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 80068da:	893b      	ldrh	r3, [r7, #8]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d907      	bls.n	80068f0 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	2bbc      	cmp	r3, #188	; 0xbc
 80068e6:	d103      	bne.n	80068f0 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 80068e8:	7afb      	ldrb	r3, [r7, #11]
 80068ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80068ee:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	785b      	ldrb	r3, [r3, #1]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d116      	bne.n	8006926 <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 80068f8:	893b      	ldrh	r3, [r7, #8]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d90a      	bls.n	8006914 <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	2b33      	cmp	r3, #51	; 0x33
 8006904:	d001      	beq.n	800690a <Sensor_IO_Read+0x50>
 8006906:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 8006908:	e005      	b.n	8006916 <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 800690a:	7afb      	ldrb	r3, [r7, #11]
 800690c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006910:	72fb      	strb	r3, [r7, #11]
 8006912:	e000      	b.n	8006916 <Sensor_IO_Read+0x5c>
          default:;
 8006914:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 8006916:	893b      	ldrh	r3, [r7, #8]
 8006918:	7af9      	ldrb	r1, [r7, #11]
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f000 f837 	bl	8006990 <Sensor_IO_SPI_Read>
 8006922:	4603      	mov	r3, r0
 8006924:	e000      	b.n	8006928 <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 8006926:	2301      	movs	r3, #1
}
 8006928:	4618      	mov	r0, r3
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	607a      	str	r2, [r7, #4]
 800693a:	461a      	mov	r2, r3
 800693c:	460b      	mov	r3, r1
 800693e:	72fb      	strb	r3, [r7, #11]
 8006940:	4613      	mov	r3, r2
 8006942:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 f871 	bl	8006a2c <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 800694a:	7afb      	ldrb	r3, [r7, #11]
 800694c:	4619      	mov	r1, r3
 800694e:	480f      	ldr	r0, [pc, #60]	; (800698c <Sensor_IO_SPI_Write+0x5c>)
 8006950:	f000 f9ec 	bl	8006d2c <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8006954:	2300      	movs	r3, #0
 8006956:	75fb      	strb	r3, [r7, #23]
 8006958:	e00a      	b.n	8006970 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800695a:	7dfb      	ldrb	r3, [r7, #23]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	4413      	add	r3, r2
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	4619      	mov	r1, r3
 8006964:	4809      	ldr	r0, [pc, #36]	; (800698c <Sensor_IO_SPI_Write+0x5c>)
 8006966:	f000 f9e1 	bl	8006d2c <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 800696a:	7dfb      	ldrb	r3, [r7, #23]
 800696c:	3301      	adds	r3, #1
 800696e:	75fb      	strb	r3, [r7, #23]
 8006970:	7dfb      	ldrb	r3, [r7, #23]
 8006972:	b29b      	uxth	r3, r3
 8006974:	893a      	ldrh	r2, [r7, #8]
 8006976:	429a      	cmp	r2, r3
 8006978:	d8ef      	bhi.n	800695a <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 f888 	bl	8006a90 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20000870 	.word	0x20000870

08006990 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	607a      	str	r2, [r7, #4]
 800699a:	461a      	mov	r2, r3
 800699c:	460b      	mov	r3, r1
 800699e:	72fb      	strb	r3, [r7, #11]
 80069a0:	4613      	mov	r3, r2
 80069a2:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f000 f841 	bl	8006a2c <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 80069aa:	7afb      	ldrb	r3, [r7, #11]
 80069ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	4619      	mov	r1, r3
 80069b4:	481c      	ldr	r0, [pc, #112]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069b6:	f000 f9b9 	bl	8006d2c <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 80069ba:	4b1b      	ldr	r3, [pc, #108]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	4b19      	ldr	r3, [pc, #100]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069c8:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 80069ca:	4b17      	ldr	r3, [pc, #92]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	4b15      	ldr	r3, [pc, #84]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80069d8:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 80069da:	893b      	ldrh	r3, [r7, #8]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d906      	bls.n	80069ee <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 80069e0:	893b      	ldrh	r3, [r7, #8]
 80069e2:	461a      	mov	r2, r3
 80069e4:	6879      	ldr	r1, [r7, #4]
 80069e6:	4810      	ldr	r0, [pc, #64]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069e8:	f000 f949 	bl	8006c7e <SPI_Read_nBytes>
 80069ec:	e003      	b.n	80069f6 <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 80069ee:	6879      	ldr	r1, [r7, #4]
 80069f0:	480d      	ldr	r0, [pc, #52]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069f2:	f000 f887 	bl	8006b04 <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f000 f84a 	bl	8006a90 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 80069fc:	4b0a      	ldr	r3, [pc, #40]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	4b09      	ldr	r3, [pc, #36]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a0a:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8006a0c:	4b06      	ldr	r3, [pc, #24]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	4b05      	ldr	r3, [pc, #20]	; (8006a28 <Sensor_IO_SPI_Read+0x98>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a1a:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000870 	.word	0x20000870

08006a2c <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	78db      	ldrb	r3, [r3, #3]
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d014      	beq.n	8006a6a <Sensor_IO_SPI_CS_Enable+0x3e>
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	dc19      	bgt.n	8006a78 <Sensor_IO_SPI_CS_Enable+0x4c>
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <Sensor_IO_SPI_CS_Enable+0x22>
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d007      	beq.n	8006a5c <Sensor_IO_SPI_CS_Enable+0x30>
 8006a4c:	e014      	b.n	8006a78 <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a54:	480b      	ldr	r0, [pc, #44]	; (8006a84 <Sensor_IO_SPI_CS_Enable+0x58>)
 8006a56:	f00e fbbd 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006a5a:	e00d      	b.n	8006a78 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006a62:	4809      	ldr	r0, [pc, #36]	; (8006a88 <Sensor_IO_SPI_CS_Enable+0x5c>)
 8006a64:	f00e fbb6 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006a68:	e006      	b.n	8006a78 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a70:	4806      	ldr	r0, [pc, #24]	; (8006a8c <Sensor_IO_SPI_CS_Enable+0x60>)
 8006a72:	f00e fbaf 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006a76:	bf00      	nop
  }
  return COMPONENT_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	40020000 	.word	0x40020000
 8006a88:	40020400 	.word	0x40020400
 8006a8c:	40020800 	.word	0x40020800

08006a90 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	78db      	ldrb	r3, [r3, #3]
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d014      	beq.n	8006ace <Sensor_IO_SPI_CS_Disable+0x3e>
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	dc19      	bgt.n	8006adc <Sensor_IO_SPI_CS_Disable+0x4c>
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d002      	beq.n	8006ab2 <Sensor_IO_SPI_CS_Disable+0x22>
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d007      	beq.n	8006ac0 <Sensor_IO_SPI_CS_Disable+0x30>
 8006ab0:	e014      	b.n	8006adc <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ab8:	480b      	ldr	r0, [pc, #44]	; (8006ae8 <Sensor_IO_SPI_CS_Disable+0x58>)
 8006aba:	f00e fb8b 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006abe:	e00d      	b.n	8006adc <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006ac6:	4809      	ldr	r0, [pc, #36]	; (8006aec <Sensor_IO_SPI_CS_Disable+0x5c>)
 8006ac8:	f00e fb84 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006acc:	e006      	b.n	8006adc <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ad4:	4806      	ldr	r0, [pc, #24]	; (8006af0 <Sensor_IO_SPI_CS_Disable+0x60>)
 8006ad6:	f00e fb7d 	bl	80151d4 <HAL_GPIO_WritePin>
    break;
 8006ada:	bf00      	nop
  }
  return COMPONENT_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	40020000 	.word	0x40020000
 8006aec:	40020400 	.word	0x40020400
 8006af0:	40020800 	.word	0x40020800

08006af4 <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 8006af4:	b480      	push	{r7}
 8006af6:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006b0e:	b672      	cpsid	i
}
 8006b10:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b20:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b62:	f3bf 8f4f 	dsb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b92:	f3bf 8f4f 	dsb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bba:	f3bf 8f4f 	dsb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bc2:	f3bf 8f4f 	dsb	sy
 8006bc6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006be2:	f3bf 8f4f 	dsb	sy
 8006be6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c0a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c0e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c12:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c16:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c1a:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c1e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c22:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c26:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 8006c2a:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006c3e:	b662      	cpsie	i
}
 8006c40:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8006c42:	bf00      	nop
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d1f8      	bne.n	8006c44 <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	330c      	adds	r3, #12
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	b2da      	uxtb	r2, r3
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8006c60:	bf00      	nop
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6c:	2b80      	cmp	r3, #128	; 0x80
 8006c6e:	d0f8      	beq.n	8006c62 <SPI_Read+0x15e>
}
 8006c70:	bf00      	nop
 8006c72:	bf00      	nop
 8006c74:	370c      	adds	r7, #12
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b085      	sub	sp, #20
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	60f8      	str	r0, [r7, #12]
 8006c86:	60b9      	str	r1, [r7, #8]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8006c8c:	b672      	cpsid	i
}
 8006c8e:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c9e:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 8006ca0:	e013      	b.n	8006cca <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00c      	beq.n	8006cca <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	330c      	adds	r3, #12
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	b2da      	uxtb	r2, r3
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 8006cc4:	88fb      	ldrh	r3, [r7, #6]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 8006cca:	88fb      	ldrh	r3, [r7, #6]
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d8e8      	bhi.n	8006ca2 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006cd0:	f3bf 8f4f 	dsb	sy
}
 8006cd4:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8006cd6:	f3bf 8f4f 	dsb	sy
}
 8006cda:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006cec:	b662      	cpsie	i
}
 8006cee:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8006cf0:	bf00      	nop
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d1f8      	bne.n	8006cf2 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	330c      	adds	r3, #12
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8006d0e:	bf00      	nop
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1a:	2b80      	cmp	r3, #128	; 0x80
 8006d1c:	d0f8      	beq.n	8006d10 <SPI_Read_nBytes+0x92>
}
 8006d1e:	bf00      	nop
 8006d20:	bf00      	nop
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	460b      	mov	r3, r1
 8006d36:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8006d38:	bf00      	nop
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d1f8      	bne.n	8006d3a <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	330c      	adds	r3, #12
 8006d4e:	78fa      	ldrb	r2, [r7, #3]
 8006d50:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 8006d52:	bf00      	nop
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 0302 	and.w	r3, r3, #2
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	d1f8      	bne.n	8006d54 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8006d62:	bf00      	nop
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d6e:	2b80      	cmp	r3, #128	; 0x80
 8006d70:	d0f8      	beq.n	8006d64 <SPI_Write+0x38>
}
 8006d72:	bf00      	nop
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 8006d80:	b480      	push	{r7}
 8006d82:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <DetectSensors>:
 * Reset all sensor then do presence detection
 *
 * All present devices are data initiated and assigned to their final I2C address
 * @return
 */
int DetectSensors( void ) {
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
	uint16_t Id;
	int status = VL53L0X_ERROR_NONE;
 8006d96:	2300      	movs	r3, #0
 8006d98:	60fb      	str	r3, [r7, #12]
	int FinalAddress;

	/* Reset all */
	nDevPresent = 0;
 8006d9a:	4b33      	ldr	r3, [pc, #204]	; (8006e68 <DetectSensors+0xd8>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	601a      	str	r2, [r3, #0]

	/* detect all sensors (even on-board)*/
	VL53L0X_Dev_t *pDev;
	pDev = &VL53L0XDevs[0];
 8006da0:	4b32      	ldr	r3, [pc, #200]	; (8006e6c <DetectSensors+0xdc>)
 8006da2:	60bb      	str	r3, [r7, #8]
	pDev->I2cDevAddr = 0x52;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	2252      	movs	r2, #82	; 0x52
 8006da8:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	pDev->Present = 0;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	HAL_Delay(2);
 8006db4:	2002      	movs	r0, #2
 8006db6:	f00d fb09 	bl	80143cc <HAL_Delay>
	FinalAddress=pDev->I2cDevAddr;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8006dc0:	607b      	str	r3, [r7, #4]

	/* Set I2C standard mode (400 KHz) before doing the first register access */
	if (status == VL53L0X_ERROR_NONE)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d106      	bne.n	8006dd6 <DetectSensors+0x46>
		status = VL53L0X_WrByte(pDev, 0x88, 0x00);
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2188      	movs	r1, #136	; 0x88
 8006dcc:	68b8      	ldr	r0, [r7, #8]
 8006dce:	f00d f975 	bl	80140bc <VL53L0X_WrByte>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	60fb      	str	r3, [r7, #12]

	/* Try to read one register using default 0x52 address */
	status = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &Id);
 8006dd6:	1cbb      	adds	r3, r7, #2
 8006dd8:	461a      	mov	r2, r3
 8006dda:	21c0      	movs	r1, #192	; 0xc0
 8006ddc:	68b8      	ldr	r0, [r7, #8]
 8006dde:	f00d fa19 	bl	8014214 <VL53L0X_RdWord>
 8006de2:	4603      	mov	r3, r0
 8006de4:	60fb      	str	r3, [r7, #12]
	if (status) {
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d001      	beq.n	8006df0 <DetectSensors+0x60>
		return 0;
 8006dec:	2300      	movs	r3, #0
 8006dee:	e037      	b.n	8006e60 <DetectSensors+0xd0>
	}
	if (Id == 0xEEAA) {
 8006df0:	887b      	ldrh	r3, [r7, #2]
 8006df2:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d131      	bne.n	8006e5e <DetectSensors+0xce>

		pDev->I2cDevAddr = FinalAddress;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	b2da      	uxtb	r2, r3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
		/* Check all is OK with the new I2C address and initialize the sensor */
		status = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &Id);
 8006e04:	1cbb      	adds	r3, r7, #2
 8006e06:	461a      	mov	r2, r3
 8006e08:	21c0      	movs	r1, #192	; 0xc0
 8006e0a:	68b8      	ldr	r0, [r7, #8]
 8006e0c:	f00d fa02 	bl	8014214 <VL53L0X_RdWord>
 8006e10:	4603      	mov	r3, r0
 8006e12:	60fb      	str	r3, [r7, #12]
		if (status != 0) {
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <DetectSensors+0x8e>
			return 0;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	e020      	b.n	8006e60 <DetectSensors+0xd0>
		}

		status = VL53L0X_DataInit(pDev);
 8006e1e:	68b8      	ldr	r0, [r7, #8]
 8006e20:	f008 faa0 	bl	800f364 <VL53L0X_DataInit>
 8006e24:	4603      	mov	r3, r0
 8006e26:	60fb      	str	r3, [r7, #12]
		if( status == 0 ){
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d115      	bne.n	8006e5a <DetectSensors+0xca>
			pDev->Present = 1;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		}
		else{
			return 0;
		}
		nDevPresent++;
 8006e36:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <DetectSensors+0xd8>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	4a0a      	ldr	r2, [pc, #40]	; (8006e68 <DetectSensors+0xd8>)
 8006e3e:	6013      	str	r3, [r2, #0]
		nDevMask |= 1;
 8006e40:	4b0b      	ldr	r3, [pc, #44]	; (8006e70 <DetectSensors+0xe0>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f043 0301 	orr.w	r3, r3, #1
 8006e48:	4a09      	ldr	r2, [pc, #36]	; (8006e70 <DetectSensors+0xe0>)
 8006e4a:	6013      	str	r3, [r2, #0]
		pDev->Present = 1;
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	}else {
		return 0;
		status = 1;
	}

	return nDevPresent;
 8006e54:	4b04      	ldr	r3, [pc, #16]	; (8006e68 <DetectSensors+0xd8>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	e002      	b.n	8006e60 <DetectSensors+0xd0>
			return 0;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	e000      	b.n	8006e60 <DetectSensors+0xd0>
		return 0;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	200008c8 	.word	0x200008c8
 8006e6c:	20000030 	.word	0x20000030
 8006e70:	200018f8 	.word	0x200018f8

08006e74 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(RangingConfig_e rangingConfig){
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08a      	sub	sp, #40	; 0x28
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 8006e7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e82:	627b      	str	r3, [r7, #36]	; 0x24
	FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 8006e84:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8006e88:	623b      	str	r3, [r7, #32]
	uint32_t timingBudget = 33000;
 8006e8a:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8006e8e:	61fb      	str	r3, [r7, #28]
	uint8_t preRangeVcselPeriod = 14;
 8006e90:	230e      	movs	r3, #14
 8006e92:	76fb      	strb	r3, [r7, #27]
	uint8_t finalRangeVcselPeriod = 10;
 8006e94:	230a      	movs	r3, #10
 8006e96:	76bb      	strb	r3, [r7, #26]

	if( VL53L0XDevs[0].Present){
 8006e98:	4b6f      	ldr	r3, [pc, #444]	; (8007058 <SetupSingleShot+0x1e4>)
 8006e9a:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 80d6 	beq.w	8007050 <SetupSingleShot+0x1dc>
		status=VL53L0X_StaticInit(&VL53L0XDevs[0]);
 8006ea4:	486c      	ldr	r0, [pc, #432]	; (8007058 <SetupSingleShot+0x1e4>)
 8006ea6:	f008 fbc1 	bl	800f62c <VL53L0X_StaticInit>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	617b      	str	r3, [r7, #20]
		if( status ){
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f040 80b4 	bne.w	800701e <SetupSingleShot+0x1aa>
			return;
		}

		status = VL53L0X_PerformRefCalibration(&VL53L0XDevs[0], &VhvSettings, &PhaseCal);
 8006eb6:	f107 0212 	add.w	r2, r7, #18
 8006eba:	f107 0313 	add.w	r3, r7, #19
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	4865      	ldr	r0, [pc, #404]	; (8007058 <SetupSingleShot+0x1e4>)
 8006ec2:	f009 fa47 	bl	8010354 <VL53L0X_PerformRefCalibration>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	617b      	str	r3, [r7, #20]
		if( status ){
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f040 80a8 	bne.w	8007022 <SetupSingleShot+0x1ae>
			return;
		}

		status = VL53L0X_PerformRefSpadManagement(&VL53L0XDevs[0], &refSpadCount, &isApertureSpads);
 8006ed2:	f107 020b 	add.w	r2, r7, #11
 8006ed6:	f107 030c 	add.w	r3, r7, #12
 8006eda:	4619      	mov	r1, r3
 8006edc:	485e      	ldr	r0, [pc, #376]	; (8007058 <SetupSingleShot+0x1e4>)
 8006ede:	f009 fec7 	bl	8010c70 <VL53L0X_PerformRefSpadManagement>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	617b      	str	r3, [r7, #20]
		if( status ){
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f040 809c 	bne.w	8007026 <SetupSingleShot+0x1b2>
			return;
		}

		status = VL53L0X_SetDeviceMode(&VL53L0XDevs[0], VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 8006eee:	2100      	movs	r1, #0
 8006ef0:	4859      	ldr	r0, [pc, #356]	; (8007058 <SetupSingleShot+0x1e4>)
 8006ef2:	f008 fdad 	bl	800fa50 <VL53L0X_SetDeviceMode>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	617b      	str	r3, [r7, #20]
		if( status ){
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f040 8094 	bne.w	800702a <SetupSingleShot+0x1b6>
			return;
		}

		status = VL53L0X_SetLimitCheckEnable(&VL53L0XDevs[0], VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8006f02:	2201      	movs	r2, #1
 8006f04:	2100      	movs	r1, #0
 8006f06:	4854      	ldr	r0, [pc, #336]	; (8007058 <SetupSingleShot+0x1e4>)
 8006f08:	f009 f81e 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	617b      	str	r3, [r7, #20]
		if( status ){
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f040 808b 	bne.w	800702e <SetupSingleShot+0x1ba>
			return;
		}

		status = VL53L0X_SetLimitCheckEnable(&VL53L0XDevs[0], VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 8006f18:	2201      	movs	r2, #1
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	484e      	ldr	r0, [pc, #312]	; (8007058 <SetupSingleShot+0x1e4>)
 8006f1e:	f009 f813 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 8006f22:	4603      	mov	r3, r0
 8006f24:	617b      	str	r3, [r7, #20]
		if( status ){
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f040 8082 	bne.w	8007032 <SetupSingleShot+0x1be>
			return;
		}
		/* Ranging configuration */
		switch(rangingConfig) {
 8006f2e:	79fb      	ldrb	r3, [r7, #7]
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d014      	beq.n	8006f5e <SetupSingleShot+0xea>
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	dc7e      	bgt.n	8007036 <SetupSingleShot+0x1c2>
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d002      	beq.n	8006f42 <SetupSingleShot+0xce>
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d01b      	beq.n	8006f78 <SetupSingleShot+0x104>
			preRangeVcselPeriod = 14;
			finalRangeVcselPeriod = 10;
			break;
		default:
			//debug_printf("Not Supported");
			return;
 8006f40:	e079      	b.n	8007036 <SetupSingleShot+0x1c2>
			signalLimit = (FixPoint1616_t)(0.1*65536);
 8006f42:	f641 1399 	movw	r3, #6553	; 0x1999
 8006f46:	627b      	str	r3, [r7, #36]	; 0x24
			sigmaLimit = (FixPoint1616_t)(60*65536);
 8006f48:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8006f4c:	623b      	str	r3, [r7, #32]
			timingBudget = 33000;
 8006f4e:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8006f52:	61fb      	str	r3, [r7, #28]
			preRangeVcselPeriod = 18;
 8006f54:	2312      	movs	r3, #18
 8006f56:	76fb      	strb	r3, [r7, #27]
			finalRangeVcselPeriod = 14;
 8006f58:	230e      	movs	r3, #14
 8006f5a:	76bb      	strb	r3, [r7, #26]
			break;
 8006f5c:	e01a      	b.n	8006f94 <SetupSingleShot+0x120>
			signalLimit = (FixPoint1616_t)(0.25*65536);
 8006f5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f62:	627b      	str	r3, [r7, #36]	; 0x24
			sigmaLimit = (FixPoint1616_t)(18*65536);
 8006f64:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8006f68:	623b      	str	r3, [r7, #32]
			timingBudget = 200000;
 8006f6a:	4b3c      	ldr	r3, [pc, #240]	; (800705c <SetupSingleShot+0x1e8>)
 8006f6c:	61fb      	str	r3, [r7, #28]
			preRangeVcselPeriod = 14;
 8006f6e:	230e      	movs	r3, #14
 8006f70:	76fb      	strb	r3, [r7, #27]
			finalRangeVcselPeriod = 10;
 8006f72:	230a      	movs	r3, #10
 8006f74:	76bb      	strb	r3, [r7, #26]
			break;
 8006f76:	e00d      	b.n	8006f94 <SetupSingleShot+0x120>
			signalLimit = (FixPoint1616_t)(0.25*65536);
 8006f78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006f7c:	627b      	str	r3, [r7, #36]	; 0x24
			sigmaLimit = (FixPoint1616_t)(32*65536);
 8006f7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006f82:	623b      	str	r3, [r7, #32]
			timingBudget = 20000;
 8006f84:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006f88:	61fb      	str	r3, [r7, #28]
			preRangeVcselPeriod = 14;
 8006f8a:	230e      	movs	r3, #14
 8006f8c:	76fb      	strb	r3, [r7, #27]
			finalRangeVcselPeriod = 10;
 8006f8e:	230a      	movs	r3, #10
 8006f90:	76bb      	strb	r3, [r7, #26]
			break;
 8006f92:	bf00      	nop
		}

		status = VL53L0X_SetLimitCheckValue(&VL53L0XDevs[0],  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 8006f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f96:	2101      	movs	r1, #1
 8006f98:	482f      	ldr	r0, [pc, #188]	; (8007058 <SetupSingleShot+0x1e4>)
 8006f9a:	f009 f885 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	617b      	str	r3, [r7, #20]
		if( status ){
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d148      	bne.n	800703a <SetupSingleShot+0x1c6>
			//debug_printf("VL53L0X_SetLimitCheckValue failed\n");
			return;
		}

		status = VL53L0X_SetLimitCheckValue(&VL53L0XDevs[0],  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8006fa8:	6a3a      	ldr	r2, [r7, #32]
 8006faa:	2100      	movs	r1, #0
 8006fac:	482a      	ldr	r0, [pc, #168]	; (8007058 <SetupSingleShot+0x1e4>)
 8006fae:	f009 f87b 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	617b      	str	r3, [r7, #20]
		if( status ){
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d140      	bne.n	800703e <SetupSingleShot+0x1ca>
			//debug_printf("VL53L0X_SetLimitCheckValue failed\n");
			return;
		}

		status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&VL53L0XDevs[0],  timingBudget);
 8006fbc:	69f9      	ldr	r1, [r7, #28]
 8006fbe:	4826      	ldr	r0, [pc, #152]	; (8007058 <SetupSingleShot+0x1e4>)
 8006fc0:	f008 fda4 	bl	800fb0c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	617b      	str	r3, [r7, #20]
		if( status ){
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d139      	bne.n	8007042 <SetupSingleShot+0x1ce>
			//debug_printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
			return;
		}

		status = VL53L0X_SetVcselPulsePeriod(&VL53L0XDevs[0],  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 8006fce:	7efb      	ldrb	r3, [r7, #27]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4820      	ldr	r0, [pc, #128]	; (8007058 <SetupSingleShot+0x1e4>)
 8006fd6:	f008 fdbf 	bl	800fb58 <VL53L0X_SetVcselPulsePeriod>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	617b      	str	r3, [r7, #20]
		if( status ){
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d130      	bne.n	8007046 <SetupSingleShot+0x1d2>
			//debug_printf("VL53L0X_SetVcselPulsePeriod failed\n");
			return;
		}

		status = VL53L0X_SetVcselPulsePeriod(&VL53L0XDevs[0],  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 8006fe4:	7ebb      	ldrb	r3, [r7, #26]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	2101      	movs	r1, #1
 8006fea:	481b      	ldr	r0, [pc, #108]	; (8007058 <SetupSingleShot+0x1e4>)
 8006fec:	f008 fdb4 	bl	800fb58 <VL53L0X_SetVcselPulsePeriod>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	617b      	str	r3, [r7, #20]
		if( status ){
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d127      	bne.n	800704a <SetupSingleShot+0x1d6>
			//debug_printf("VL53L0X_SetVcselPulsePeriod failed\n");
			return;
		}

		status = VL53L0X_PerformRefCalibration(&VL53L0XDevs[0], &VhvSettings, &PhaseCal);
 8006ffa:	f107 0212 	add.w	r2, r7, #18
 8006ffe:	f107 0313 	add.w	r3, r7, #19
 8007002:	4619      	mov	r1, r3
 8007004:	4814      	ldr	r0, [pc, #80]	; (8007058 <SetupSingleShot+0x1e4>)
 8007006:	f009 f9a5 	bl	8010354 <VL53L0X_PerformRefCalibration>
 800700a:	4603      	mov	r3, r0
 800700c:	617b      	str	r3, [r7, #20]
		if( status ){
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d11c      	bne.n	800704e <SetupSingleShot+0x1da>
			//debug_printf("VL53L0X_PerformRefCalibration failed\n");
			return;
		}

		VL53L0XDevs[0].LeakyFirst=1;
 8007014:	4b10      	ldr	r3, [pc, #64]	; (8007058 <SetupSingleShot+0x1e4>)
 8007016:	2201      	movs	r2, #1
 8007018:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
 800701c:	e018      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800701e:	bf00      	nop
 8007020:	e016      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007022:	bf00      	nop
 8007024:	e014      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007026:	bf00      	nop
 8007028:	e012      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800702a:	bf00      	nop
 800702c:	e010      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800702e:	bf00      	nop
 8007030:	e00e      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007032:	bf00      	nop
 8007034:	e00c      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007036:	bf00      	nop
 8007038:	e00a      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800703a:	bf00      	nop
 800703c:	e008      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800703e:	bf00      	nop
 8007040:	e006      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007042:	bf00      	nop
 8007044:	e004      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 8007046:	bf00      	nop
 8007048:	e002      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800704a:	bf00      	nop
 800704c:	e000      	b.n	8007050 <SetupSingleShot+0x1dc>
			return;
 800704e:	bf00      	nop
	}

}
 8007050:	3728      	adds	r7, #40	; 0x28
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	20000030 	.word	0x20000030
 800705c:	00030d40 	.word	0x00030d40

08007060 <Sensor_SetNewRange>:


/* Store new ranging data into the device structure, apply leaky integrator if needed */
void Sensor_SetNewRange(VL53L0X_Dev_t *pDev, VL53L0X_RangingMeasurementData_t *pRange){
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
	if( pRange->RangeStatus == 0 ){
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	7e1b      	ldrb	r3, [r3, #24]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d124      	bne.n	80070bc <Sensor_SetNewRange+0x5c>
		if( pDev->LeakyFirst ){
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00a      	beq.n	8007092 <Sensor_SetNewRange+0x32>
			pDev->LeakyFirst = 0;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
			pDev->LeakyRange = pRange->RangeMilliMeter;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	891b      	ldrh	r3, [r3, #8]
 8007088:	461a      	mov	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		}
	}
	else{
		pDev->LeakyFirst = 1;
	}
}
 8007090:	e018      	b.n	80070c4 <Sensor_SetNewRange+0x64>
			pDev->LeakyRange = (pDev->LeakyRange*LeakyFactorFix8 + (256-LeakyFactorFix8)*pRange->RangeMilliMeter)>>8;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8007098:	4a0d      	ldr	r2, [pc, #52]	; (80070d0 <Sensor_SetNewRange+0x70>)
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	fb02 f203 	mul.w	r2, r2, r3
 80070a0:	4b0b      	ldr	r3, [pc, #44]	; (80070d0 <Sensor_SetNewRange+0x70>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80070a8:	6839      	ldr	r1, [r7, #0]
 80070aa:	8909      	ldrh	r1, [r1, #8]
 80070ac:	fb01 f303 	mul.w	r3, r1, r3
 80070b0:	4413      	add	r3, r2
 80070b2:	121a      	asrs	r2, r3, #8
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
}
 80070ba:	e003      	b.n	80070c4 <Sensor_SetNewRange+0x64>
		pDev->LeakyFirst = 1;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	2000002c 	.word	0x2000002c

080070d4 <BSP_ToF_Get_Distance>:


/**
 * Return the distance in cm
 */
uint16_t BSP_ToF_Get_Distance( void ){
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b082      	sub	sp, #8
 80070d8:	af00      	add	r7, sp, #0

	int status;
	int SingleSensorNo=0;
 80070da:	2300      	movs	r3, #0
 80070dc:	607b      	str	r3, [r7, #4]

	if( VL53L0XDevs[0].Present){
 80070de:	4b27      	ldr	r3, [pc, #156]	; (800717c <BSP_ToF_Get_Distance+0xa8>)
 80070e0:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d044      	beq.n	8007172 <BSP_ToF_Get_Distance+0x9e>

		/* only one sensor */
		/* Call All-In-One blocking API function */
		status = VL53L0X_PerformSingleRangingMeasurement(&VL53L0XDevs[SingleSensorNo],&RangingMeasurementData);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80070ee:	fb02 f303 	mul.w	r3, r2, r3
 80070f2:	4a22      	ldr	r2, [pc, #136]	; (800717c <BSP_ToF_Get_Distance+0xa8>)
 80070f4:	4413      	add	r3, r2
 80070f6:	4922      	ldr	r1, [pc, #136]	; (8007180 <BSP_ToF_Get_Distance+0xac>)
 80070f8:	4618      	mov	r0, r3
 80070fa:	f009 fbcd 	bl	8010898 <VL53L0X_PerformSingleRangingMeasurement>
 80070fe:	4603      	mov	r3, r0
 8007100:	603b      	str	r3, [r7, #0]
		if( status == 0 ){
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d132      	bne.n	800716e <BSP_ToF_Get_Distance+0x9a>
			/* Display distance in cm */
			if( RangingMeasurementData.RangeStatus == 0 ){
 8007108:	4b1d      	ldr	r3, [pc, #116]	; (8007180 <BSP_ToF_Get_Distance+0xac>)
 800710a:	7e1b      	ldrb	r3, [r3, #24]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d11c      	bne.n	800714a <BSP_ToF_Get_Distance+0x76>
				//return RangingMeasurementData.RangeMilliMeter;
				Sensor_SetNewRange(&VL53L0XDevs[SingleSensorNo],&RangingMeasurementData);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007116:	fb02 f303 	mul.w	r3, r2, r3
 800711a:	4a18      	ldr	r2, [pc, #96]	; (800717c <BSP_ToF_Get_Distance+0xa8>)
 800711c:	4413      	add	r3, r2
 800711e:	4918      	ldr	r1, [pc, #96]	; (8007180 <BSP_ToF_Get_Distance+0xac>)
 8007120:	4618      	mov	r0, r3
 8007122:	f7ff ff9d 	bl	8007060 <Sensor_SetNewRange>
				return (uint16_t)(VL53L0XDevs[SingleSensorNo].LeakyRange/10);
 8007126:	4a15      	ldr	r2, [pc, #84]	; (800717c <BSP_ToF_Get_Distance+0xa8>)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800712e:	fb01 f303 	mul.w	r3, r1, r3
 8007132:	4413      	add	r3, r2
 8007134:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a12      	ldr	r2, [pc, #72]	; (8007184 <BSP_ToF_Get_Distance+0xb0>)
 800713c:	fb82 1203 	smull	r1, r2, r2, r3
 8007140:	1092      	asrs	r2, r2, #2
 8007142:	17db      	asrs	r3, r3, #31
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	b29b      	uxth	r3, r3
 8007148:	e014      	b.n	8007174 <BSP_ToF_Get_Distance+0xa0>
			}
			else{
				return (uint16_t)(VL53L0XDevs[SingleSensorNo].LeakyRange/10);
 800714a:	4a0c      	ldr	r2, [pc, #48]	; (800717c <BSP_ToF_Get_Distance+0xa8>)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007152:	fb01 f303 	mul.w	r3, r1, r3
 8007156:	4413      	add	r3, r2
 8007158:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a09      	ldr	r2, [pc, #36]	; (8007184 <BSP_ToF_Get_Distance+0xb0>)
 8007160:	fb82 1203 	smull	r1, r2, r2, r3
 8007164:	1092      	asrs	r2, r2, #2
 8007166:	17db      	asrs	r3, r3, #31
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	b29b      	uxth	r3, r3
 800716c:	e002      	b.n	8007174 <BSP_ToF_Get_Distance+0xa0>
			}
		}
		else{
			return 0;
 800716e:	2300      	movs	r3, #0
 8007170:	e000      	b.n	8007174 <BSP_ToF_Get_Distance+0xa0>
		}

	}

	return 0;
 8007172:	2300      	movs	r3, #0

}
 8007174:	4618      	mov	r0, r3
 8007176:	3708      	adds	r7, #8
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}
 800717c:	20000030 	.word	0x20000030
 8007180:	200018fc 	.word	0x200018fc
 8007184:	66666667 	.word	0x66666667

08007188 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	4603      	mov	r3, r0
 8007190:	6039      	str	r1, [r7, #0]
 8007192:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	2200      	movs	r2, #0
 8007198:	601a      	str	r2, [r3, #0]

  switch(id)
 800719a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00f      	beq.n	80071c2 <BSP_ACCELERO_Init+0x3a>
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d015      	beq.n	80071d2 <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80071a6:	6838      	ldr	r0, [r7, #0]
 80071a8:	f000 f826 	bl	80071f8 <BSP_LSM6DSL_ACCELERO_Init>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d117      	bne.n	80071e2 <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80071b2:	6838      	ldr	r0, [r7, #0]
 80071b4:	f000 f8c0 	bl	8007338 <BSP_LSM303AGR_ACCELERO_Init>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d111      	bne.n	80071e2 <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e015      	b.n	80071ee <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80071c2:	6838      	ldr	r0, [r7, #0]
 80071c4:	f000 f818 	bl	80071f8 <BSP_LSM6DSL_ACCELERO_Init>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d10b      	bne.n	80071e6 <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e00d      	b.n	80071ee <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 80071d2:	6838      	ldr	r0, [r7, #0]
 80071d4:	f000 f8b0 	bl	8007338 <BSP_LSM303AGR_ACCELERO_Init>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d105      	bne.n	80071ea <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e005      	b.n	80071ee <BSP_ACCELERO_Init+0x66>
      break;
 80071e2:	bf00      	nop
 80071e4:	e002      	b.n	80071ec <BSP_ACCELERO_Init+0x64>
      break;
 80071e6:	bf00      	nop
 80071e8:	e000      	b.n	80071ec <BSP_ACCELERO_Init+0x64>
      }
      break;
 80071ea:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 80071ec:	2300      	movs	r3, #0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
	...

080071f8 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8007200:	2300      	movs	r3, #0
 8007202:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8007204:	230c      	movs	r3, #12
 8007206:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 8007208:	4b45      	ldr	r3, [pc, #276]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800720a:	795b      	ldrb	r3, [r3, #5]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d101      	bne.n	8007214 <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e080      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8007214:	f7ff f9b4 	bl	8006580 <Sensor_IO_SPI_Init>
 8007218:	4603      	mov	r3, r0
 800721a:	2b01      	cmp	r3, #1
 800721c:	d101      	bne.n	8007222 <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e079      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8007222:	4b3f      	ldr	r3, [pc, #252]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007224:	226a      	movs	r2, #106	; 0x6a
 8007226:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 8007228:	4b3d      	ldr	r3, [pc, #244]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800722a:	2201      	movs	r2, #1
 800722c:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 800722e:	4b3c      	ldr	r3, [pc, #240]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007230:	22d6      	movs	r2, #214	; 0xd6
 8007232:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 8007234:	4b3a      	ldr	r3, [pc, #232]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007236:	2200      	movs	r2, #0
 8007238:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 800723a:	4b39      	ldr	r3, [pc, #228]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800723c:	2200      	movs	r2, #0
 800723e:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 8007240:	4b37      	ldr	r3, [pc, #220]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007242:	2200      	movs	r2, #0
 8007244:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 8007246:	4b36      	ldr	r3, [pc, #216]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007248:	2200      	movs	r2, #0
 800724a:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 800724c:	4b34      	ldr	r3, [pc, #208]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800724e:	2201      	movs	r2, #1
 8007250:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 8007252:	4b33      	ldr	r3, [pc, #204]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007254:	4a33      	ldr	r2, [pc, #204]	; (8007324 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8007256:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 8007258:	4b31      	ldr	r3, [pc, #196]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800725a:	4a33      	ldr	r2, [pc, #204]	; (8007328 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 800725c:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 800725e:	4b30      	ldr	r3, [pc, #192]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8007260:	4a32      	ldr	r2, [pc, #200]	; (800732c <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 8007262:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8007264:	4b32      	ldr	r3, [pc, #200]	; (8007330 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8007266:	4a33      	ldr	r2, [pc, #204]	; (8007334 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8007268:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 800726a:	4b2e      	ldr	r3, [pc, #184]	; (8007324 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 800726c:	4a30      	ldr	r2, [pc, #192]	; (8007330 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 800726e:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 8007270:	4b2c      	ldr	r3, [pc, #176]	; (8007324 <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8007272:	2200      	movs	r2, #0
 8007274:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a29      	ldr	r2, [pc, #164]	; (8007320 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800727a:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4618      	mov	r0, r3
 8007282:	f7ff fa85 	bl	8006790 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 8007286:	4b2b      	ldr	r3, [pc, #172]	; (8007334 <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8007288:	785b      	ldrb	r3, [r3, #1]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10c      	bne.n	80072a8 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	f107 020b 	add.w	r2, r7, #11
 8007296:	2301      	movs	r3, #1
 8007298:	2112      	movs	r1, #18
 800729a:	f7ff faf9 	bl	8006890 <Sensor_IO_Write>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e036      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10b      	bne.n	80072d0 <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2214      	movs	r2, #20
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f016 fdd1 	bl	801de68 <memset>
    *handle = NULL;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e022      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6812      	ldr	r2, [r2, #0]
 80072d8:	4610      	mov	r0, r2
 80072da:	4798      	blx	r3
 80072dc:	4603      	mov	r3, r0
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d10b      	bne.n	80072fa <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2214      	movs	r2, #20
 80072e8:	2100      	movs	r1, #0
 80072ea:	4618      	mov	r0, r3
 80072ec:	f016 fdbc 	bl	801de68 <memset>
    *handle = NULL;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e00d      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2104      	movs	r1, #4
 8007300:	4618      	mov	r0, r3
 8007302:	f004 f886 	bl	800b412 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d101      	bne.n	8007310 <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e002      	b.n	8007316 <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 8007310:	f7ff fbf0 	bl	8006af4 <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	200008cc 	.word	0x200008cc
 8007324:	200008f4 	.word	0x200008f4
 8007328:	20000394 	.word	0x20000394
 800732c:	200002c4 	.word	0x200002c4
 8007330:	20000904 	.word	0x20000904
 8007334:	20001920 	.word	0x20001920

08007338 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8007340:	2300      	movs	r3, #0
 8007342:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 8007344:	4b2f      	ldr	r3, [pc, #188]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007346:	7e5b      	ldrb	r3, [r3, #25]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d101      	bne.n	8007350 <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e054      	b.n	80073fa <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 8007350:	f7ff fd16 	bl	8006d80 <Sensor_IO_Init>
 8007354:	4603      	mov	r3, r0
 8007356:	2b01      	cmp	r3, #1
 8007358:	d101      	bne.n	800735e <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e04d      	b.n	80073fa <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 800735e:	4b29      	ldr	r3, [pc, #164]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007360:	2233      	movs	r2, #51	; 0x33
 8007362:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 8007364:	4b27      	ldr	r3, [pc, #156]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007366:	2232      	movs	r2, #50	; 0x32
 8007368:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 800736a:	4b26      	ldr	r3, [pc, #152]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800736c:	2201      	movs	r2, #1
 800736e:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 8007370:	4b24      	ldr	r3, [pc, #144]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007372:	2200      	movs	r2, #0
 8007374:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 8007376:	4b23      	ldr	r3, [pc, #140]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007378:	2200      	movs	r2, #0
 800737a:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 800737c:	4b21      	ldr	r3, [pc, #132]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800737e:	2201      	movs	r2, #1
 8007380:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 8007382:	4b20      	ldr	r3, [pc, #128]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007384:	4a20      	ldr	r2, [pc, #128]	; (8007408 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 8007386:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 8007388:	4b1e      	ldr	r3, [pc, #120]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800738a:	4a20      	ldr	r2, [pc, #128]	; (800740c <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 800738c:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 800738e:	4b1d      	ldr	r3, [pc, #116]	; (8007404 <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8007390:	2200      	movs	r2, #0
 8007392:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 8007394:	4b1e      	ldr	r3, [pc, #120]	; (8007410 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8007396:	4a1f      	ldr	r2, [pc, #124]	; (8007414 <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 8007398:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 800739a:	4b1d      	ldr	r3, [pc, #116]	; (8007410 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 800739c:	2200      	movs	r2, #0
 800739e:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a1d      	ldr	r2, [pc, #116]	; (8007418 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 80073a4:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10b      	bne.n	80073ce <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2214      	movs	r2, #20
 80073bc:	2100      	movs	r1, #0
 80073be:	4618      	mov	r0, r3
 80073c0:	f016 fd52 	bl	801de68 <memset>
    *handle = NULL;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e015      	b.n	80073fa <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	6812      	ldr	r2, [r2, #0]
 80073d6:	4610      	mov	r0, r2
 80073d8:	4798      	blx	r3
 80073da:	4603      	mov	r3, r0
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d10b      	bne.n	80073f8 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2214      	movs	r2, #20
 80073e6:	2100      	movs	r1, #0
 80073e8:	4618      	mov	r0, r3
 80073ea:	f016 fd3d 	bl	801de68 <memset>
    *handle = NULL;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e000      	b.n	80073fa <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3710      	adds	r7, #16
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	200008cc 	.word	0x200008cc
 8007408:	200008fc 	.word	0x200008fc
 800740c:	20000274 	.word	0x20000274
 8007410:	200008f4 	.word	0x200008f4
 8007414:	2000090c 	.word	0x2000090c
 8007418:	200008e0 	.word	0x200008e0

0800741c <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8007428:	2300      	movs	r3, #0
 800742a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d101      	bne.n	8007436 <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	e012      	b.n	800745c <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d101      	bne.n	8007448 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e009      	b.n	800745c <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	4798      	blx	r3
 8007450:	4603      	mov	r3, r0
 8007452:	2b01      	cmp	r3, #1
 8007454:	d101      	bne.n	800745a <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e000      	b.n	800745c <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8007472:	2300      	movs	r3, #0
 8007474:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d101      	bne.n	8007480 <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e018      	b.n	80074b2 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d101      	bne.n	8007490 <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e010      	b.n	80074b2 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e00a      	b.n	80074b2 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	6839      	ldr	r1, [r7, #0]
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	4798      	blx	r3
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d101      	bne.n	80074b0 <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e000      	b.n	80074b2 <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <BSP_ACCELERO_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_ODR_Value( void *handle, float odr )
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b084      	sub	sp, #16
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
 80074c2:	ed87 0a00 	vstr	s0, [r7]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <BSP_ACCELERO_Set_ODR_Value+0x1e>
  {
    return COMPONENT_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e014      	b.n	8007502 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_ODR_Value == NULL )
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <BSP_ACCELERO_Set_ODR_Value+0x30>
  {
    return COMPONENT_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e00b      	b.n	8007502 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }
  if ( driver->Set_ODR_Value( ctx, odr ) == COMPONENT_ERROR )
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ee:	ed97 0a00 	vldr	s0, [r7]
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	4798      	blx	r3
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d101      	bne.n	8007500 <BSP_ACCELERO_Set_ODR_Value+0x46>
  {
    return COMPONENT_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e000      	b.n	8007502 <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  return COMPONENT_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <BSP_ACCELERO_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_FS( void *handle, SensorFs_t fullScale )
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	460b      	mov	r3, r1
 8007514:	70fb      	strb	r3, [r7, #3]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800751a:	2300      	movs	r3, #0
 800751c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <BSP_ACCELERO_Set_FS+0x1e>
  {
    return COMPONENT_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e014      	b.n	8007552 <BSP_ACCELERO_Set_FS+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_FS == NULL )
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <BSP_ACCELERO_Set_FS+0x30>
  {
    return COMPONENT_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e00b      	b.n	8007552 <BSP_ACCELERO_Set_FS+0x48>
  }
  if ( driver->Set_FS( ctx, fullScale ) == COMPONENT_ERROR )
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800753e:	78fa      	ldrb	r2, [r7, #3]
 8007540:	4611      	mov	r1, r2
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	4798      	blx	r3
 8007546:	4603      	mov	r3, r0
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <BSP_ACCELERO_Set_FS+0x46>
  {
    return COMPONENT_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e000      	b.n	8007552 <BSP_ACCELERO_Set_FS+0x48>
  }

  return COMPONENT_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <BSP_ACCELERO_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Read_Reg( void *handle, uint8_t reg, uint8_t *data )
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b086      	sub	sp, #24
 800755e:	af00      	add	r7, sp, #0
 8007560:	60f8      	str	r0, [r7, #12]
 8007562:	460b      	mov	r3, r1
 8007564:	607a      	str	r2, [r7, #4]
 8007566:	72fb      	strb	r3, [r7, #11]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	617b      	str	r3, [r7, #20]
  ACCELERO_Drv_t *driver = NULL;
 800756c:	2300      	movs	r3, #0
 800756e:	613b      	str	r3, [r7, #16]

  if(ctx == NULL)
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d101      	bne.n	800757a <BSP_ACCELERO_Read_Reg+0x20>
  {
    return COMPONENT_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e019      	b.n	80075ae <BSP_ACCELERO_Read_Reg+0x54>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	613b      	str	r3, [r7, #16]

  if(data == NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <BSP_ACCELERO_Read_Reg+0x30>
  {
    return COMPONENT_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e011      	b.n	80075ae <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg == NULL )
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800758e:	2b00      	cmp	r3, #0
 8007590:	d101      	bne.n	8007596 <BSP_ACCELERO_Read_Reg+0x3c>
  {
    return COMPONENT_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e00b      	b.n	80075ae <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800759a:	7af9      	ldrb	r1, [r7, #11]
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	6978      	ldr	r0, [r7, #20]
 80075a0:	4798      	blx	r3
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d101      	bne.n	80075ac <BSP_ACCELERO_Read_Reg+0x52>
  {
    return COMPONENT_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e000      	b.n	80075ae <BSP_ACCELERO_Read_Reg+0x54>
  }

  return COMPONENT_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3718      	adds	r7, #24
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <BSP_ACCELERO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	460b      	mov	r3, r1
 80075c0:	70fb      	strb	r3, [r7, #3]
 80075c2:	4613      	mov	r3, r2
 80075c4:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <BSP_ACCELERO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e014      	b.n	8007602 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <BSP_ACCELERO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e00b      	b.n	8007602 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075ee:	78ba      	ldrb	r2, [r7, #2]
 80075f0:	78f9      	ldrb	r1, [r7, #3]
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	4798      	blx	r3
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d101      	bne.n	8007600 <BSP_ACCELERO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e000      	b.n	8007602 <BSP_ACCELERO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}

0800760a <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b082      	sub	sp, #8
 800760e:	af00      	add	r7, sp, #0
 8007610:	4603      	mov	r3, r0
 8007612:	6039      	str	r1, [r7, #0]
 8007614:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]

  switch(id)
 800761c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d007      	beq.n	8007634 <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8007624:	6838      	ldr	r0, [r7, #0]
 8007626:	f000 f815 	bl	8007654 <BSP_LSM6DSL_GYRO_Init>
 800762a:	4603      	mov	r3, r0
 800762c:	2b01      	cmp	r3, #1
 800762e:	d109      	bne.n	8007644 <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e00b      	b.n	800764c <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8007634:	6838      	ldr	r0, [r7, #0]
 8007636:	f000 f80d 	bl	8007654 <BSP_LSM6DSL_GYRO_Init>
 800763a:	4603      	mov	r3, r0
 800763c:	2b01      	cmp	r3, #1
 800763e:	d103      	bne.n	8007648 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e003      	b.n	800764c <BSP_GYRO_Init+0x42>
      break;
 8007644:	bf00      	nop
 8007646:	e000      	b.n	800764a <BSP_GYRO_Init+0x40>
      }
      break;
 8007648:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3708      	adds	r7, #8
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 800765c:	2300      	movs	r3, #0
 800765e:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8007660:	230c      	movs	r3, #12
 8007662:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 8007664:	4b44      	ldr	r3, [pc, #272]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8007666:	795b      	ldrb	r3, [r3, #5]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e07e      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8007670:	f7fe ff86 	bl	8006580 <Sensor_IO_SPI_Init>
 8007674:	4603      	mov	r3, r0
 8007676:	2b01      	cmp	r3, #1
 8007678:	d101      	bne.n	800767e <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e077      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 800767e:	4b3e      	ldr	r3, [pc, #248]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8007680:	226a      	movs	r2, #106	; 0x6a
 8007682:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 8007684:	4b3c      	ldr	r3, [pc, #240]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8007686:	2201      	movs	r2, #1
 8007688:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 800768a:	4b3b      	ldr	r3, [pc, #236]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800768c:	22d6      	movs	r2, #214	; 0xd6
 800768e:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 8007690:	4b39      	ldr	r3, [pc, #228]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8007692:	2200      	movs	r2, #0
 8007694:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 8007696:	4b38      	ldr	r3, [pc, #224]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8007698:	2200      	movs	r2, #0
 800769a:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 800769c:	4b36      	ldr	r3, [pc, #216]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800769e:	2200      	movs	r2, #0
 80076a0:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 80076a2:	4b35      	ldr	r3, [pc, #212]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 80076a8:	4b33      	ldr	r3, [pc, #204]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076aa:	2201      	movs	r2, #1
 80076ac:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 80076ae:	4b32      	ldr	r3, [pc, #200]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076b0:	4a32      	ldr	r2, [pc, #200]	; (800777c <BSP_LSM6DSL_GYRO_Init+0x128>)
 80076b2:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 80076b4:	4b30      	ldr	r3, [pc, #192]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076b6:	4a32      	ldr	r2, [pc, #200]	; (8007780 <BSP_LSM6DSL_GYRO_Init+0x12c>)
 80076b8:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 80076ba:	4b2f      	ldr	r3, [pc, #188]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076bc:	2200      	movs	r2, #0
 80076be:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 80076c0:	4b30      	ldr	r3, [pc, #192]	; (8007784 <BSP_LSM6DSL_GYRO_Init+0x130>)
 80076c2:	4a31      	ldr	r2, [pc, #196]	; (8007788 <BSP_LSM6DSL_GYRO_Init+0x134>)
 80076c4:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 80076c6:	4b2d      	ldr	r3, [pc, #180]	; (800777c <BSP_LSM6DSL_GYRO_Init+0x128>)
 80076c8:	4a2e      	ldr	r2, [pc, #184]	; (8007784 <BSP_LSM6DSL_GYRO_Init+0x130>)
 80076ca:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 80076cc:	4b2b      	ldr	r3, [pc, #172]	; (800777c <BSP_LSM6DSL_GYRO_Init+0x128>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a28      	ldr	r2, [pc, #160]	; (8007778 <BSP_LSM6DSL_GYRO_Init+0x124>)
 80076d6:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4618      	mov	r0, r3
 80076de:	f7ff f857 	bl	8006790 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 80076e2:	4b29      	ldr	r3, [pc, #164]	; (8007788 <BSP_LSM6DSL_GYRO_Init+0x134>)
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10c      	bne.n	8007704 <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6818      	ldr	r0, [r3, #0]
 80076ee:	f107 020b 	add.w	r2, r7, #11
 80076f2:	2301      	movs	r3, #1
 80076f4:	2112      	movs	r1, #18
 80076f6:	f7ff f8cb 	bl	8006890 <Sensor_IO_Write>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d001      	beq.n	8007704 <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e034      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10b      	bne.n	800772c <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2214      	movs	r2, #20
 800771a:	2100      	movs	r1, #0
 800771c:	4618      	mov	r0, r3
 800771e:	f016 fba3 	bl	801de68 <memset>
    *handle = NULL;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007728:	2301      	movs	r3, #1
 800772a:	e020      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6812      	ldr	r2, [r2, #0]
 8007734:	4610      	mov	r0, r2
 8007736:	4798      	blx	r3
 8007738:	4603      	mov	r3, r0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d10b      	bne.n	8007756 <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2214      	movs	r2, #20
 8007744:	2100      	movs	r1, #0
 8007746:	4618      	mov	r0, r3
 8007748:	f016 fb8e 	bl	801de68 <memset>
    *handle = NULL;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e00b      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2104      	movs	r1, #4
 800775c:	4618      	mov	r0, r3
 800775e:	f003 fe58 	bl	800b412 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e000      	b.n	800776e <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	20000910 	.word	0x20000910
 800777c:	20000924 	.word	0x20000924
 8007780:	200003e4 	.word	0x200003e4
 8007784:	2000092c 	.word	0x2000092c
 8007788:	20001920 	.word	0x20001920

0800778c <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8007798:	2300      	movs	r3, #0
 800779a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d101      	bne.n	80077a6 <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e012      	b.n	80077cc <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e009      	b.n	80077cc <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	68f8      	ldr	r0, [r7, #12]
 80077be:	4798      	blx	r3
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d101      	bne.n	80077ca <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e000      	b.n	80077cc <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 80077e2:	2300      	movs	r3, #0
 80077e4:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e018      	b.n	8007822 <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e010      	b.n	8007822 <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d101      	bne.n	800780c <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e00a      	b.n	8007822 <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	6839      	ldr	r1, [r7, #0]
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	4798      	blx	r3
 8007816:	4603      	mov	r3, r0
 8007818:	2b01      	cmp	r3, #1
 800781a:	d101      	bne.n	8007820 <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e000      	b.n	8007822 <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <BSP_GYRO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b084      	sub	sp, #16
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
 8007832:	460b      	mov	r3, r1
 8007834:	70fb      	strb	r3, [r7, #3]
 8007836:	4613      	mov	r3, r2
 8007838:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 800783e:	2300      	movs	r3, #0
 8007840:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d101      	bne.n	800784c <BSP_GYRO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e014      	b.n	8007876 <BSP_GYRO_Write_Reg+0x4c>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <BSP_GYRO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e00b      	b.n	8007876 <BSP_GYRO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007862:	78ba      	ldrb	r2, [r7, #2]
 8007864:	78f9      	ldrb	r1, [r7, #3]
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	4798      	blx	r3
 800786a:	4603      	mov	r3, r0
 800786c:	2b01      	cmp	r3, #1
 800786e:	d101      	bne.n	8007874 <BSP_GYRO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e000      	b.n	8007876 <BSP_GYRO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b082      	sub	sp, #8
 8007882:	af00      	add	r7, sp, #0
 8007884:	4603      	mov	r3, r0
 8007886:	6039      	str	r1, [r7, #0]
 8007888:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	2200      	movs	r2, #0
 800788e:	601a      	str	r2, [r3, #0]

  switch(id)
 8007890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d007      	beq.n	80078a8 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8007898:	6838      	ldr	r0, [r7, #0]
 800789a:	f000 f815 	bl	80078c8 <BSP_LIS2MDL_MAGNETO_Init>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d109      	bne.n	80078b8 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e00b      	b.n	80078c0 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 80078a8:	6838      	ldr	r0, [r7, #0]
 80078aa:	f000 f80d 	bl	80078c8 <BSP_LIS2MDL_MAGNETO_Init>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d103      	bne.n	80078bc <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e003      	b.n	80078c0 <BSP_MAGNETO_Init+0x42>
      break;
 80078b8:	bf00      	nop
 80078ba:	e000      	b.n	80078be <BSP_MAGNETO_Init+0x40>
      }
      break;
 80078bc:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3708      	adds	r7, #8
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 80078d4:	4b2e      	ldr	r3, [pc, #184]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078d6:	795b      	ldrb	r3, [r3, #5]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d101      	bne.n	80078e0 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e053      	b.n	8007988 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 80078e0:	4b2b      	ldr	r3, [pc, #172]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078e2:	2240      	movs	r2, #64	; 0x40
 80078e4:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 80078e6:	4b2a      	ldr	r3, [pc, #168]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078e8:	2201      	movs	r2, #1
 80078ea:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 80078ec:	4b28      	ldr	r3, [pc, #160]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078ee:	223c      	movs	r2, #60	; 0x3c
 80078f0:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 80078f2:	4b27      	ldr	r3, [pc, #156]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078f4:	2201      	movs	r2, #1
 80078f6:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 80078f8:	4b25      	ldr	r3, [pc, #148]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 80078fe:	4b24      	ldr	r3, [pc, #144]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8007900:	2200      	movs	r2, #0
 8007902:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 8007904:	4b22      	ldr	r3, [pc, #136]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8007906:	2200      	movs	r2, #0
 8007908:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 800790a:	4b21      	ldr	r3, [pc, #132]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800790c:	2200      	movs	r2, #0
 800790e:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 8007910:	4b1f      	ldr	r3, [pc, #124]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8007912:	4a20      	ldr	r2, [pc, #128]	; (8007994 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8007914:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 8007916:	4b1e      	ldr	r3, [pc, #120]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8007918:	4a1f      	ldr	r2, [pc, #124]	; (8007998 <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 800791a:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 800791c:	4b1c      	ldr	r3, [pc, #112]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800791e:	2200      	movs	r2, #0
 8007920:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 8007922:	4b1c      	ldr	r3, [pc, #112]	; (8007994 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8007924:	4a1d      	ldr	r2, [pc, #116]	; (800799c <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 8007926:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 8007928:	4b1a      	ldr	r3, [pc, #104]	; (8007994 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 800792a:	2200      	movs	r2, #0
 800792c:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a17      	ldr	r2, [pc, #92]	; (8007990 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8007932:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d10b      	bne.n	800795c <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2214      	movs	r2, #20
 800794a:	2100      	movs	r1, #0
 800794c:	4618      	mov	r0, r3
 800794e:	f016 fa8b 	bl	801de68 <memset>
    *handle = NULL;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e015      	b.n	8007988 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	6812      	ldr	r2, [r2, #0]
 8007964:	4610      	mov	r0, r2
 8007966:	4798      	blx	r3
 8007968:	4603      	mov	r3, r0
 800796a:	2b01      	cmp	r3, #1
 800796c:	d10b      	bne.n	8007986 <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2214      	movs	r2, #20
 8007974:	2100      	movs	r1, #0
 8007976:	4618      	mov	r0, r3
 8007978:	f016 fa76 	bl	801de68 <memset>
    *handle = NULL;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e000      	b.n	8007988 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	20000934 	.word	0x20000934
 8007994:	20000948 	.word	0x20000948
 8007998:	200001c4 	.word	0x200001c4
 800799c:	20000950 	.word	0x20000950

080079a0 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 80079ac:	2300      	movs	r3, #0
 80079ae:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e012      	b.n	80079e0 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e009      	b.n	80079e0 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	4798      	blx	r3
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d101      	bne.n	80079de <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e000      	b.n	80079e0 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <BSP_MAGNETO_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written [mgauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Get_Axes( void *handle, SensorAxes_t *magnetic_field )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 80079f6:	2300      	movs	r3, #0
 80079f8:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <BSP_MAGNETO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e018      	b.n	8007a36 <BSP_MAGNETO_Get_Axes+0x4e>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	60bb      	str	r3, [r7, #8]

  if ( magnetic_field == NULL )
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <BSP_MAGNETO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e010      	b.n	8007a36 <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <BSP_MAGNETO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e00a      	b.n	8007a36 <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, magnetic_field ) == COMPONENT_ERROR )
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	6839      	ldr	r1, [r7, #0]
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	4798      	blx	r3
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d101      	bne.n	8007a34 <BSP_MAGNETO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e000      	b.n	8007a36 <BSP_MAGNETO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <BSP_MAGNETO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b084      	sub	sp, #16
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	460b      	mov	r3, r1
 8007a48:	70fb      	strb	r3, [r7, #3]
 8007a4a:	4613      	mov	r3, r2
 8007a4c:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8007a52:	2300      	movs	r3, #0
 8007a54:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d101      	bne.n	8007a60 <BSP_MAGNETO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e014      	b.n	8007a8a <BSP_MAGNETO_Write_Reg+0x4c>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <BSP_MAGNETO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e00b      	b.n	8007a8a <BSP_MAGNETO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a76:	78ba      	ldrb	r2, [r7, #2]
 8007a78:	78f9      	ldrb	r1, [r7, #3]
 8007a7a:	68f8      	ldr	r0, [r7, #12]
 8007a7c:	4798      	blx	r3
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d101      	bne.n	8007a88 <BSP_MAGNETO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e000      	b.n	8007a8a <BSP_MAGNETO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b082      	sub	sp, #8
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	4603      	mov	r3, r0
 8007a9a:	6039      	str	r1, [r7, #0]
 8007a9c:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	601a      	str	r2, [r3, #0]

  switch(id)
 8007aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d007      	beq.n	8007abc <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8007aac:	6838      	ldr	r0, [r7, #0]
 8007aae:	f000 f815 	bl	8007adc <BSP_LPS22HB_PRESSURE_Init>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d109      	bne.n	8007acc <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e00b      	b.n	8007ad4 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8007abc:	6838      	ldr	r0, [r7, #0]
 8007abe:	f000 f80d 	bl	8007adc <BSP_LPS22HB_PRESSURE_Init>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d103      	bne.n	8007ad0 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e003      	b.n	8007ad4 <BSP_PRESSURE_Init+0x42>
      break;
 8007acc:	bf00      	nop
 8007ace:	e000      	b.n	8007ad2 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8007ad0:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3708      	adds	r7, #8
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8007aec:	4b52      	ldr	r3, [pc, #328]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007aee:	795b      	ldrb	r3, [r3, #5]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e09b      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8007af8:	f7fe fd42 	bl	8006580 <Sensor_IO_SPI_Init>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d101      	bne.n	8007b06 <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e094      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8007b06:	4b4c      	ldr	r3, [pc, #304]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b08:	22b1      	movs	r2, #177	; 0xb1
 8007b0a:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8007b0c:	4b4a      	ldr	r3, [pc, #296]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b0e:	2201      	movs	r2, #1
 8007b10:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8007b12:	4b49      	ldr	r3, [pc, #292]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b14:	22ba      	movs	r2, #186	; 0xba
 8007b16:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 8007b18:	4b47      	ldr	r3, [pc, #284]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b1a:	2202      	movs	r2, #2
 8007b1c:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8007b1e:	4b46      	ldr	r3, [pc, #280]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8007b24:	4b44      	ldr	r3, [pc, #272]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 8007b2a:	4b43      	ldr	r3, [pc, #268]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8007b30:	4b41      	ldr	r3, [pc, #260]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 8007b36:	4b40      	ldr	r3, [pc, #256]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b38:	4a40      	ldr	r2, [pc, #256]	; (8007c3c <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8007b3a:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8007b3c:	4b3e      	ldr	r3, [pc, #248]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b3e:	4a40      	ldr	r2, [pc, #256]	; (8007c40 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8007b40:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8007b42:	4b3d      	ldr	r3, [pc, #244]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8007b48:	4b3e      	ldr	r3, [pc, #248]	; (8007c44 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8007b4a:	4a3f      	ldr	r2, [pc, #252]	; (8007c48 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8007b4c:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 8007b4e:	4b3b      	ldr	r3, [pc, #236]	; (8007c3c <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8007b50:	4a3c      	ldr	r2, [pc, #240]	; (8007c44 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8007b52:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8007b54:	4b39      	ldr	r3, [pc, #228]	; (8007c3c <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8007b56:	2200      	movs	r2, #0
 8007b58:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a36      	ldr	r2, [pc, #216]	; (8007c38 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8007b5e:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7fe fe13 	bl	8006790 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 8007b6a:	4b37      	ldr	r3, [pc, #220]	; (8007c48 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8007b6c:	785b      	ldrb	r3, [r3, #1]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d129      	bne.n	8007bc6 <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6818      	ldr	r0, [r3, #0]
 8007b76:	f107 020b 	add.w	r2, r7, #11
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	2110      	movs	r1, #16
 8007b7e:	f7fe fe87 	bl	8006890 <Sensor_IO_Write>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e051      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4618      	mov	r0, r3
 8007b92:	f000 ffe0 	bl	8008b56 <LPS22HB_SwResetAndMemoryBoot>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e047      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8007ba0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007ba4:	f00c fc12 	bl	80143cc <HAL_Delay>
    
    data = 0x01;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6818      	ldr	r0, [r3, #0]
 8007bb0:	f107 020b 	add.w	r2, r7, #11
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	2110      	movs	r1, #16
 8007bb8:	f7fe fe6a 	bl	8006890 <Sensor_IO_Write>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e034      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10b      	bne.n	8007bee <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2214      	movs	r2, #20
 8007bdc:	2100      	movs	r1, #0
 8007bde:	4618      	mov	r0, r3
 8007be0:	f016 f942 	bl	801de68 <memset>
    *handle = NULL;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e020      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	6812      	ldr	r2, [r2, #0]
 8007bf6:	4610      	mov	r0, r2
 8007bf8:	4798      	blx	r3
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d10b      	bne.n	8007c18 <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2214      	movs	r2, #20
 8007c06:	2100      	movs	r1, #0
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f016 f92d 	bl	801de68 <memset>
    *handle = NULL;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e00b      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f000 fff0 	bl	8008c04 <LPS22HB_Set_I2C>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d101      	bne.n	8007c2e <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e000      	b.n	8007c30 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8007c2e:	2300      	movs	r3, #0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	20000954 	.word	0x20000954
 8007c3c:	20000968 	.word	0x20000968
 8007c40:	2000020c 	.word	0x2000020c
 8007c44:	20000970 	.word	0x20000970
 8007c48:	20001918 	.word	0x20001918

08007c4c <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d101      	bne.n	8007c66 <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e012      	b.n	8007c8c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d101      	bne.n	8007c78 <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e009      	b.n	8007c8c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	4798      	blx	r3
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e000      	b.n	8007c8c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <BSP_PRESSURE_IsInitialized>:
 * @param status the pointer to the initialization status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_IsInitialized( void *handle, uint8_t *status )
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	60fb      	str	r3, [r7, #12]

  if(ctx == NULL)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d101      	bne.n	8007cac <BSP_PRESSURE_IsInitialized+0x18>
  {
    return COMPONENT_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e009      	b.n	8007cc0 <BSP_PRESSURE_IsInitialized+0x2c>
  }

  if ( status == NULL )
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d101      	bne.n	8007cb6 <BSP_PRESSURE_IsInitialized+0x22>
  {
    return COMPONENT_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e004      	b.n	8007cc0 <BSP_PRESSURE_IsInitialized+0x2c>
  }

  *status = ctx->isInitialized;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	795a      	ldrb	r2, [r3, #5]
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3714      	adds	r7, #20
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e018      	b.n	8007d1a <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e010      	b.n	8007d1a <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d101      	bne.n	8007d04 <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e00a      	b.n	8007d1a <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	699b      	ldr	r3, [r3, #24]
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	4798      	blx	r3
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d101      	bne.n	8007d18 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e000      	b.n	8007d1a <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	4603      	mov	r3, r0
 8007d2a:	6039      	str	r1, [r7, #0]
 8007d2c:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	2200      	movs	r2, #0
 8007d32:	601a      	str	r2, [r3, #0]
  
  if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 8007d34:	6838      	ldr	r0, [r7, #0]
 8007d36:	f000 f80b 	bl	8007d50 <BSP_LPS22HB_TEMPERATURE_Init>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d101      	bne.n	8007d44 <BSP_TEMPERATURE_Init+0x22>
        {
          return COMPONENT_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e000      	b.n	8007d46 <BSP_TEMPERATURE_Init+0x24>
  }
      
  return COMPONENT_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3708      	adds	r7, #8
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
	...

08007d50 <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 8007d60:	4b4c      	ldr	r3, [pc, #304]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d62:	795b      	ldrb	r3, [r3, #5]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d101      	bne.n	8007d6c <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e08f      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8007d6c:	f7fe fc08 	bl	8006580 <Sensor_IO_SPI_Init>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d101      	bne.n	8007d7a <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e088      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8007d7a:	4b46      	ldr	r3, [pc, #280]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d7c:	22b1      	movs	r2, #177	; 0xb1
 8007d7e:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 8007d80:	4b44      	ldr	r3, [pc, #272]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d82:	2201      	movs	r2, #1
 8007d84:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8007d86:	4b43      	ldr	r3, [pc, #268]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d88:	22ba      	movs	r2, #186	; 0xba
 8007d8a:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8007d8c:	4b41      	ldr	r3, [pc, #260]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d8e:	2202      	movs	r2, #2
 8007d90:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 8007d92:	4b40      	ldr	r3, [pc, #256]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d94:	2200      	movs	r2, #0
 8007d96:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8007d98:	4b3e      	ldr	r3, [pc, #248]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 8007d9e:	4b3d      	ldr	r3, [pc, #244]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 8007da4:	4b3b      	ldr	r3, [pc, #236]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007da6:	2201      	movs	r2, #1
 8007da8:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 8007daa:	4b3a      	ldr	r3, [pc, #232]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007dac:	4a3a      	ldr	r2, [pc, #232]	; (8007e98 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8007dae:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 8007db0:	4b38      	ldr	r3, [pc, #224]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007db2:	4a3a      	ldr	r2, [pc, #232]	; (8007e9c <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 8007db4:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 8007db6:	4b37      	ldr	r3, [pc, #220]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007db8:	2200      	movs	r2, #0
 8007dba:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8007dbc:	4b38      	ldr	r3, [pc, #224]	; (8007ea0 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8007dbe:	4a39      	ldr	r2, [pc, #228]	; (8007ea4 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8007dc0:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 8007dc2:	4b35      	ldr	r3, [pc, #212]	; (8007e98 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8007dc4:	4a36      	ldr	r2, [pc, #216]	; (8007ea0 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8007dc6:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 8007dc8:	4b33      	ldr	r3, [pc, #204]	; (8007e98 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a30      	ldr	r2, [pc, #192]	; (8007e94 <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8007dd2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7fe fcd9 	bl	8006790 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 8007dde:	4b31      	ldr	r3, [pc, #196]	; (8007ea4 <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d128      	bne.n	8007e38 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6818      	ldr	r0, [r3, #0]
 8007dea:	f107 020b 	add.w	r2, r7, #11
 8007dee:	2301      	movs	r3, #1
 8007df0:	2110      	movs	r1, #16
 8007df2:	f7fe fd4d 	bl	8006890 <Sensor_IO_Write>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d001      	beq.n	8007e00 <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e045      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4618      	mov	r0, r3
 8007e06:	f000 fea6 	bl	8008b56 <LPS22HB_SwResetAndMemoryBoot>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d001      	beq.n	8007e14 <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e03b      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 8007e14:	2064      	movs	r0, #100	; 0x64
 8007e16:	f00c fad9 	bl	80143cc <HAL_Delay>
    
    data = 0x01;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6818      	ldr	r0, [r3, #0]
 8007e22:	f107 020b 	add.w	r2, r7, #11
 8007e26:	2301      	movs	r3, #1
 8007e28:	2110      	movs	r1, #16
 8007e2a:	f7fe fd31 	bl	8006890 <Sensor_IO_Write>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e029      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10b      	bne.n	8007e60 <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2214      	movs	r2, #20
 8007e4e:	2100      	movs	r1, #0
 8007e50:	4618      	mov	r0, r3
 8007e52:	f016 f809 	bl	801de68 <memset>
    *handle = NULL;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e015      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	6812      	ldr	r2, [r2, #0]
 8007e68:	4610      	mov	r0, r2
 8007e6a:	4798      	blx	r3
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d10b      	bne.n	8007e8a <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2214      	movs	r2, #20
 8007e78:	2100      	movs	r1, #0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f015 fff4 	bl	801de68 <memset>
    *handle = NULL;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e000      	b.n	8007e8c <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8007e8a:	2300      	movs	r3, #0
  
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	20000974 	.word	0x20000974
 8007e98:	2000099c 	.word	0x2000099c
 8007e9c:	20000240 	.word	0x20000240
 8007ea0:	200009ac 	.word	0x200009ac
 8007ea4:	20001918 	.word	0x20001918

08007ea8 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b084      	sub	sp, #16
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e012      	b.n	8007ee8 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e009      	b.n	8007ee8 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	4798      	blx	r3
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d101      	bne.n	8007ee6 <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e000      	b.n	8007ee8 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <BSP_TEMPERATURE_Get_Temp>:
 * @param temperature pointer where the value is written [C]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Get_Temp( void *handle, float *temperature )
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 8007efe:	2300      	movs	r3, #0
 8007f00:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <BSP_TEMPERATURE_Get_Temp+0x1c>
  {
    return COMPONENT_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e018      	b.n	8007f3e <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	60bb      	str	r3, [r7, #8]
  
  if ( temperature == NULL )
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <BSP_TEMPERATURE_Get_Temp+0x2c>
  {
    return COMPONENT_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e010      	b.n	8007f3e <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp == NULL )
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	699b      	ldr	r3, [r3, #24]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d101      	bne.n	8007f28 <BSP_TEMPERATURE_Get_Temp+0x38>
  {
    return COMPONENT_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e00a      	b.n	8007f3e <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  if ( driver->Get_Temp( ctx, temperature ) == COMPONENT_ERROR )
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	68f8      	ldr	r0, [r7, #12]
 8007f30:	4798      	blx	r3
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d101      	bne.n	8007f3c <BSP_TEMPERATURE_Get_Temp+0x4c>
  {
    return COMPONENT_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e000      	b.n	8007f3e <BSP_TEMPERATURE_Get_Temp+0x4e>
  }
  
  return COMPONENT_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
	...

08007f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007f4c:	4b16      	ldr	r3, [pc, #88]	; (8007fa8 <SystemInit+0x60>)
 8007f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f52:	4a15      	ldr	r2, [pc, #84]	; (8007fa8 <SystemInit+0x60>)
 8007f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007f5c:	4b13      	ldr	r3, [pc, #76]	; (8007fac <SystemInit+0x64>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a12      	ldr	r2, [pc, #72]	; (8007fac <SystemInit+0x64>)
 8007f62:	f043 0301 	orr.w	r3, r3, #1
 8007f66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007f68:	4b10      	ldr	r3, [pc, #64]	; (8007fac <SystemInit+0x64>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007f6e:	4b0f      	ldr	r3, [pc, #60]	; (8007fac <SystemInit+0x64>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a0e      	ldr	r2, [pc, #56]	; (8007fac <SystemInit+0x64>)
 8007f74:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f7c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <SystemInit+0x64>)
 8007f80:	4a0b      	ldr	r2, [pc, #44]	; (8007fb0 <SystemInit+0x68>)
 8007f82:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007f84:	4b09      	ldr	r3, [pc, #36]	; (8007fac <SystemInit+0x64>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a08      	ldr	r2, [pc, #32]	; (8007fac <SystemInit+0x64>)
 8007f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f8e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007f90:	4b06      	ldr	r3, [pc, #24]	; (8007fac <SystemInit+0x64>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007f96:	4b04      	ldr	r3, [pc, #16]	; (8007fa8 <SystemInit+0x60>)
 8007f98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007f9c:	609a      	str	r2, [r3, #8]
#endif
}
 8007f9e:	bf00      	nop
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	e000ed00 	.word	0xe000ed00
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	24003010 	.word	0x24003010

08007fb4 <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	607a      	str	r2, [r7, #4]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	72fb      	strb	r3, [r7, #11]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8007fc8:	893b      	ldrh	r3, [r7, #8]
 8007fca:	7af9      	ldrb	r1, [r7, #11]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f7fe fc5e 	bl	8006890 <Sensor_IO_Write>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d001      	beq.n	8007fde <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	e000      	b.n	8007fe0 <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8007fde:	2301      	movs	r3, #1
  }
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	607a      	str	r2, [r7, #4]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	72fb      	strb	r3, [r7, #11]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8007ffc:	893b      	ldrh	r3, [r7, #8]
 8007ffe:	7af9      	ldrb	r1, [r7, #11]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f7fe fc59 	bl	80068ba <Sensor_IO_Read>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 800800e:	2300      	movs	r3, #0
 8008010:	e000      	b.n	8008014 <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8008012:	2301      	movs	r3, #1
  }
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 8008026:	2301      	movs	r3, #1
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	214f      	movs	r1, #79	; 0x4f
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f7ff ffdb 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d101      	bne.n	800803c <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 8008038:	2300      	movs	r3, #0
 800803a:	e008      	b.n	800804e <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	781a      	ldrb	r2, [r3, #0]
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	781a      	ldrb	r2, [r3, #0]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800804c:	2301      	movs	r3, #1
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	460b      	mov	r3, r1
 8008060:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8008062:	f107 020f 	add.w	r2, r7, #15
 8008066:	2301      	movs	r3, #1
 8008068:	2160      	movs	r1, #96	; 0x60
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f7ff ffbc 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 8008076:	2300      	movs	r3, #0
 8008078:	e016      	b.n	80080a8 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 800807a:	7bfb      	ldrb	r3, [r7, #15]
 800807c:	f023 0303 	bic.w	r3, r3, #3
 8008080:	b2db      	uxtb	r3, r3
 8008082:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008084:	7bfa      	ldrb	r2, [r7, #15]
 8008086:	78fb      	ldrb	r3, [r7, #3]
 8008088:	4313      	orrs	r3, r2
 800808a:	b2db      	uxtb	r3, r3
 800808c:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 800808e:	f107 020f 	add.w	r2, r7, #15
 8008092:	2301      	movs	r3, #1
 8008094:	2160      	movs	r1, #96	; 0x60
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f7ff ff8c 	bl	8007fb4 <LIS2MDL_MAG_WriteReg>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d101      	bne.n	80080a6 <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 80080a2:	2300      	movs	r3, #0
 80080a4:	e000      	b.n	80080a8 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 80080a6:	2301      	movs	r3, #1
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	460b      	mov	r3, r1
 80080ba:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 80080bc:	f107 020f 	add.w	r2, r7, #15
 80080c0:	2301      	movs	r3, #1
 80080c2:	2160      	movs	r1, #96	; 0x60
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7ff ff8f 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d101      	bne.n	80080d4 <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 80080d0:	2300      	movs	r3, #0
 80080d2:	e016      	b.n	8008102 <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 80080d4:	7bfb      	ldrb	r3, [r7, #15]
 80080d6:	f023 030c 	bic.w	r3, r3, #12
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80080de:	7bfa      	ldrb	r2, [r7, #15]
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 80080e8:	f107 020f 	add.w	r2, r7, #15
 80080ec:	2301      	movs	r3, #1
 80080ee:	2160      	movs	r1, #96	; 0x60
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f7ff ff5f 	bl	8007fb4 <LIS2MDL_MAG_WriteReg>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d101      	bne.n	8008100 <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 80080fc:	2300      	movs	r3, #0
 80080fe:	e000      	b.n	8008102 <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 8008100:	2301      	movs	r3, #1
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}

0800810a <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 800810a:	b580      	push	{r7, lr}
 800810c:	b082      	sub	sp, #8
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
 8008112:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8008114:	2301      	movs	r3, #1
 8008116:	683a      	ldr	r2, [r7, #0]
 8008118:	2160      	movs	r1, #96	; 0x60
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7ff ff64 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 8008126:	2300      	movs	r3, #0
 8008128:	e007      	b.n	800813a <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	f003 030c 	and.w	r3, r3, #12
 8008132:	b2da      	uxtb	r2, r3
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008138:	2301      	movs	r3, #1
}
 800813a:	4618      	mov	r0, r3
 800813c:	3708      	adds	r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b084      	sub	sp, #16
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
 800814a:	460b      	mov	r3, r1
 800814c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800814e:	f107 020f 	add.w	r2, r7, #15
 8008152:	2301      	movs	r3, #1
 8008154:	2162      	movs	r1, #98	; 0x62
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f7ff ff46 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 8008162:	2300      	movs	r3, #0
 8008164:	e016      	b.n	8008194 <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 8008166:	7bfb      	ldrb	r3, [r7, #15]
 8008168:	f023 0302 	bic.w	r3, r3, #2
 800816c:	b2db      	uxtb	r3, r3
 800816e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008170:	7bfa      	ldrb	r2, [r7, #15]
 8008172:	78fb      	ldrb	r3, [r7, #3]
 8008174:	4313      	orrs	r3, r2
 8008176:	b2db      	uxtb	r3, r3
 8008178:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800817a:	f107 020f 	add.w	r2, r7, #15
 800817e:	2301      	movs	r3, #1
 8008180:	2162      	movs	r1, #98	; 0x62
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f7ff ff16 	bl	8007fb4 <LIS2MDL_MAG_WriteReg>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d101      	bne.n	8008192 <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 800818e:	2300      	movs	r3, #0
 8008190:	e000      	b.n	8008194 <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 8008192:	2301      	movs	r3, #1
}
 8008194:	4618      	mov	r0, r3
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}

0800819c <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b084      	sub	sp, #16
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	460b      	mov	r3, r1
 80081a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80081a8:	f107 020f 	add.w	r2, r7, #15
 80081ac:	2301      	movs	r3, #1
 80081ae:	2162      	movs	r1, #98	; 0x62
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f7ff ff19 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d101      	bne.n	80081c0 <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 80081bc:	2300      	movs	r3, #0
 80081be:	e016      	b.n	80081ee <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 80081c0:	7bfb      	ldrb	r3, [r7, #15]
 80081c2:	f023 0310 	bic.w	r3, r3, #16
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80081ca:	7bfa      	ldrb	r2, [r7, #15]
 80081cc:	78fb      	ldrb	r3, [r7, #3]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80081d4:	f107 020f 	add.w	r2, r7, #15
 80081d8:	2301      	movs	r3, #1
 80081da:	2162      	movs	r1, #98	; 0x62
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff fee9 	bl	8007fb4 <LIS2MDL_MAG_WriteReg>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d101      	bne.n	80081ec <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 80081e8:	2300      	movs	r3, #0
 80081ea:	e000      	b.n	80081ee <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 80081ec:	2301      	movs	r3, #1
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b082      	sub	sp, #8
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 8008200:	2301      	movs	r3, #1
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	2167      	movs	r1, #103	; 0x67
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f7ff feee 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 8008212:	2300      	movs	r3, #0
 8008214:	e004      	b.n	8008220 <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	781a      	ldrb	r2, [r3, #0]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800821e:	2301      	movs	r3, #1
}
 8008220:	4618      	mov	r0, r3
 8008222:	3708      	adds	r7, #8
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 8008232:	2302      	movs	r3, #2
 8008234:	733b      	strb	r3, [r7, #12]

  k=0;
 8008236:	2300      	movs	r3, #0
 8008238:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 800823a:	2300      	movs	r3, #0
 800823c:	73fb      	strb	r3, [r7, #15]
 800823e:	e01e      	b.n	800827e <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8008240:	2300      	movs	r3, #0
 8008242:	73bb      	strb	r3, [r7, #14]
 8008244:	e014      	b.n	8008270 <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 8008246:	7b7b      	ldrb	r3, [r7, #13]
 8008248:	3368      	adds	r3, #104	; 0x68
 800824a:	b2d9      	uxtb	r1, r3
 800824c:	7b7b      	ldrb	r3, [r7, #13]
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	441a      	add	r2, r3
 8008252:	2301      	movs	r3, #1
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7ff fec7 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8008260:	2300      	movs	r3, #0
 8008262:	e010      	b.n	8008286 <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 8008264:	7b7b      	ldrb	r3, [r7, #13]
 8008266:	3301      	adds	r3, #1
 8008268:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 800826a:	7bbb      	ldrb	r3, [r7, #14]
 800826c:	3301      	adds	r3, #1
 800826e:	73bb      	strb	r3, [r7, #14]
 8008270:	7bba      	ldrb	r2, [r7, #14]
 8008272:	7b3b      	ldrb	r3, [r7, #12]
 8008274:	429a      	cmp	r2, r3
 8008276:	d3e6      	bcc.n	8008246 <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	3301      	adds	r3, #1
 800827c:	73fb      	strb	r3, [r7, #15]
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	2b02      	cmp	r3, #2
 8008282:	d9dd      	bls.n	8008240 <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 8008284:	2301      	movs	r3, #1
}
 8008286:	4618      	mov	r0, r3
 8008288:	3710      	adds	r7, #16
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b082      	sub	sp, #8
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 f89f 	bl	80083da <LIS2MDL_Check_WhoAmI>
 800829c:	4603      	mov	r3, r0
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d101      	bne.n	80082a6 <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e030      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80082a6:	2103      	movs	r1, #3
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f7ff fed4 	bl	8008056 <LIS2MDL_MAG_W_Operating_Mode>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e027      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 80082b8:	2110      	movs	r1, #16
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f7ff ff6e 	bl	800819c <LIS2MDL_MAG_W_BlockDataUpdate>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d101      	bne.n	80082ca <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e01e      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 80082ca:	2104      	movs	r1, #4
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f979 	bl	80085c4 <LIS2MDL_Set_ODR>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d101      	bne.n	80082dc <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e015      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 80082dc:	2100      	movs	r1, #0
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f9f2 	bl	80086c8 <LIS2MDL_Set_FS>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d101      	bne.n	80082ee <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 80082ea:	2301      	movs	r3, #1
 80082ec:	e00c      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 80082ee:	2100      	movs	r1, #0
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff ff26 	bl	8008142 <LIS2MDL_MAG_W_SelfTest>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d101      	bne.n	8008300 <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e003      	b.n	8008308 <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f85e 	bl	80083da <LIS2MDL_Check_WhoAmI>
 800831e:	4603      	mov	r3, r0
 8008320:	2b01      	cmp	r3, #1
 8008322:	d101      	bne.n	8008328 <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	e00b      	b.n	8008340 <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f828 	bl	800837e <LIS2MDL_Sensor_Disable>
 800832e:	4603      	mov	r3, r0
 8008330:	2b01      	cmp	r3, #1
 8008332:	d101      	bne.n	8008338 <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e003      	b.n	8008340 <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3708      	adds	r7, #8
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	799b      	ldrb	r3, [r3, #6]
 8008354:	2b01      	cmp	r3, #1
 8008356:	d101      	bne.n	800835c <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8008358:	2300      	movs	r3, #0
 800835a:	e00c      	b.n	8008376 <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 800835c:	2100      	movs	r1, #0
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f7ff fe79 	bl	8008056 <LIS2MDL_MAG_W_Operating_Mode>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e003      	b.n	8008376 <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2201      	movs	r2, #1
 8008372:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b082      	sub	sp, #8
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	799b      	ldrb	r3, [r3, #6]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 800838e:	2300      	movs	r3, #0
 8008390:	e00c      	b.n	80083ac <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 8008392:	2103      	movs	r1, #3
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f7ff fe5e 	bl	8008056 <LIS2MDL_MAG_W_Operating_Mode>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e003      	b.n	80083ac <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7ff fe2b 	bl	800801c <LIS2MDL_MAG_R_WhoAmI_Bits>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e000      	b.n	80083d2 <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3708      	adds	r7, #8
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80083e2:	2300      	movs	r3, #0
 80083e4:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80083e6:	f107 030f 	add.w	r3, r7, #15
 80083ea:	4619      	mov	r1, r3
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f7ff ffe1 	bl	80083b4 <LIS2MDL_Get_WhoAmI>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d101      	bne.n	80083fc <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e007      	b.n	800840c <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	781a      	ldrb	r2, [r3, #0]
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	429a      	cmp	r2, r3
 8008404:	d001      	beq.n	800840a <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e000      	b.n	800840c <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b086      	sub	sp, #24
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 800841e:	f04f 0300 	mov.w	r3, #0
 8008422:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8008424:	f107 0310 	add.w	r3, r7, #16
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 f9c6 	bl	80087bc <LIS2MDL_Get_Axes_Raw>
 8008430:	4603      	mov	r3, r0
 8008432:	2b01      	cmp	r3, #1
 8008434:	d101      	bne.n	800843a <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e03b      	b.n	80084b2 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800843a:	f107 030c 	add.w	r3, r7, #12
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f85b 	bl	80084fc <LIS2MDL_Get_Sensitivity>
 8008446:	4603      	mov	r3, r0
 8008448:	2b01      	cmp	r3, #1
 800844a:	d101      	bne.n	8008450 <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	e030      	b.n	80084b2 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8008450:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008454:	ee07 3a90 	vmov	s15, r3
 8008458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800845c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008464:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008468:	ee17 2a90 	vmov	r2, s15
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8008470:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008474:	ee07 3a90 	vmov	s15, r3
 8008478:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800847c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008484:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008488:	ee17 2a90 	vmov	r2, s15
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 8008490:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008494:	ee07 3a90 	vmov	s15, r3
 8008498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800849c:	edd7 7a03 	vldr	s15, [r7, #12]
 80084a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80084a8:	ee17 2a90 	vmov	r2, s15
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3718      	adds	r7, #24
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b084      	sub	sp, #16
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 80084c4:	f107 0308 	add.w	r3, r7, #8
 80084c8:	4619      	mov	r1, r3
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f976 	bl	80087bc <LIS2MDL_Get_Axes_Raw>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d101      	bne.n	80084da <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e00c      	b.n	80084f4 <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 80084da:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 80084e2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 80084ea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 800850c:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008526:	f107 030f 	add.w	r3, r7, #15
 800852a:	4619      	mov	r1, r3
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f7ff fdec 	bl	800810a <LIS2MDL_MAG_R_DataRate>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d101      	bne.n	800853c <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e035      	b.n	80085a8 <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 800853c:	7bfb      	ldrb	r3, [r7, #15]
 800853e:	2b0c      	cmp	r3, #12
 8008540:	d82c      	bhi.n	800859c <LIS2MDL_Get_ODR+0x80>
 8008542:	a201      	add	r2, pc, #4	; (adr r2, 8008548 <LIS2MDL_Get_ODR+0x2c>)
 8008544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008548:	0800857d 	.word	0x0800857d
 800854c:	0800859d 	.word	0x0800859d
 8008550:	0800859d 	.word	0x0800859d
 8008554:	0800859d 	.word	0x0800859d
 8008558:	08008585 	.word	0x08008585
 800855c:	0800859d 	.word	0x0800859d
 8008560:	0800859d 	.word	0x0800859d
 8008564:	0800859d 	.word	0x0800859d
 8008568:	0800858d 	.word	0x0800858d
 800856c:	0800859d 	.word	0x0800859d
 8008570:	0800859d 	.word	0x0800859d
 8008574:	0800859d 	.word	0x0800859d
 8008578:	08008595 	.word	0x08008595
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	4a0c      	ldr	r2, [pc, #48]	; (80085b0 <LIS2MDL_Get_ODR+0x94>)
 8008580:	601a      	str	r2, [r3, #0]
      break;
 8008582:	e010      	b.n	80085a6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	4a0b      	ldr	r2, [pc, #44]	; (80085b4 <LIS2MDL_Get_ODR+0x98>)
 8008588:	601a      	str	r2, [r3, #0]
      break;
 800858a:	e00c      	b.n	80085a6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	4a0a      	ldr	r2, [pc, #40]	; (80085b8 <LIS2MDL_Get_ODR+0x9c>)
 8008590:	601a      	str	r2, [r3, #0]
      break;
 8008592:	e008      	b.n	80085a6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	4a09      	ldr	r2, [pc, #36]	; (80085bc <LIS2MDL_Get_ODR+0xa0>)
 8008598:	601a      	str	r2, [r3, #0]
      break;
 800859a:	e004      	b.n	80085a6 <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	4a08      	ldr	r2, [pc, #32]	; (80085c0 <LIS2MDL_Get_ODR+0xa4>)
 80085a0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e000      	b.n	80085a8 <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	41200000 	.word	0x41200000
 80085b4:	41a00000 	.word	0x41a00000
 80085b8:	42480000 	.word	0x42480000
 80085bc:	42c80000 	.word	0x42c80000
 80085c0:	bf800000 	.word	0xbf800000

080085c4 <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	460b      	mov	r3, r1
 80085ce:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 80085d0:	78fb      	ldrb	r3, [r7, #3]
 80085d2:	2b04      	cmp	r3, #4
 80085d4:	d81b      	bhi.n	800860e <LIS2MDL_Set_ODR+0x4a>
 80085d6:	a201      	add	r2, pc, #4	; (adr r2, 80085dc <LIS2MDL_Set_ODR+0x18>)
 80085d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085dc:	080085f1 	.word	0x080085f1
 80085e0:	080085f7 	.word	0x080085f7
 80085e4:	080085fd 	.word	0x080085fd
 80085e8:	08008603 	.word	0x08008603
 80085ec:	08008609 	.word	0x08008609
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 80085f0:	2300      	movs	r3, #0
 80085f2:	73fb      	strb	r3, [r7, #15]
      break;
 80085f4:	e00d      	b.n	8008612 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 80085f6:	2304      	movs	r3, #4
 80085f8:	73fb      	strb	r3, [r7, #15]
      break;
 80085fa:	e00a      	b.n	8008612 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 80085fc:	2308      	movs	r3, #8
 80085fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008600:	e007      	b.n	8008612 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8008602:	230c      	movs	r3, #12
 8008604:	73fb      	strb	r3, [r7, #15]
      break;
 8008606:	e004      	b.n	8008612 <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8008608:	230c      	movs	r3, #12
 800860a:	73fb      	strb	r3, [r7, #15]
      break;
 800860c:	e001      	b.n	8008612 <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e00a      	b.n	8008628 <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 8008612:	7bfb      	ldrb	r3, [r7, #15]
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7ff fd4a 	bl	80080b0 <LIS2MDL_MAG_W_DataRate>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e000      	b.n	8008628 <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 800863c:	edd7 7a00 	vldr	s15, [r7]
 8008640:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800864c:	d801      	bhi.n	8008652 <LIS2MDL_Set_ODR_Value+0x22>
 800864e:	2300      	movs	r3, #0
 8008650:	e016      	b.n	8008680 <LIS2MDL_Set_ODR_Value+0x50>
 8008652:	edd7 7a00 	vldr	s15, [r7]
 8008656:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800865a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800865e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008662:	d801      	bhi.n	8008668 <LIS2MDL_Set_ODR_Value+0x38>
 8008664:	2304      	movs	r3, #4
 8008666:	e00b      	b.n	8008680 <LIS2MDL_Set_ODR_Value+0x50>
 8008668:	edd7 7a00 	vldr	s15, [r7]
 800866c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80086a0 <LIS2MDL_Set_ODR_Value+0x70>
 8008670:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008678:	d801      	bhi.n	800867e <LIS2MDL_Set_ODR_Value+0x4e>
 800867a:	2308      	movs	r3, #8
 800867c:	e000      	b.n	8008680 <LIS2MDL_Set_ODR_Value+0x50>
 800867e:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 8008680:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	4619      	mov	r1, r3
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7ff fd12 	bl	80080b0 <LIS2MDL_MAG_W_DataRate>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e000      	b.n	8008698 <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	42480000 	.word	0x42480000

080086a4 <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	4a04      	ldr	r2, [pc, #16]	; (80086c4 <LIS2MDL_Get_FS+0x20>)
 80086b2:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	370c      	adds	r7, #12
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	42480000 	.word	0x42480000

080086c8 <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr

080086e2 <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 80086e2:	b480      	push	{r7}
 80086e4:	b083      	sub	sp, #12
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b084      	sub	sp, #16
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	460b      	mov	r3, r1
 8008706:	607a      	str	r2, [r7, #4]
 8008708:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800870a:	7af9      	ldrb	r1, [r7, #11]
 800870c:	2301      	movs	r3, #1
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	68f8      	ldr	r0, [r7, #12]
 8008712:	f7ff fc69 	bl	8007fe8 <LIS2MDL_MAG_ReadReg>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d101      	bne.n	8008720 <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e000      	b.n	8008722 <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b082      	sub	sp, #8
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	460b      	mov	r3, r1
 8008734:	70fb      	strb	r3, [r7, #3]
 8008736:	4613      	mov	r3, r2
 8008738:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800873a:	1cba      	adds	r2, r7, #2
 800873c:	78f9      	ldrb	r1, [r7, #3]
 800873e:	2301      	movs	r3, #1
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fc37 	bl	8007fb4 <LIS2MDL_MAG_WriteReg>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d101      	bne.n	8008750 <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e000      	b.n	8008752 <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3708      	adds	r7, #8
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b084      	sub	sp, #16
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
 8008762:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008764:	f107 030f 	add.w	r3, r7, #15
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7ff fd43 	bl	80081f6 <LIS2MDL_MAG_R_STATUS_bits>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e01b      	b.n	80087b2 <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 800877a:	7bfb      	ldrb	r3, [r7, #15]
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d10e      	bne.n	80087a2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8008784:	7bfb      	ldrb	r3, [r7, #15]
 8008786:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 800878a:	2b00      	cmp	r3, #0
 800878c:	d109      	bne.n	80087a2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 800878e:	7bfb      	ldrb	r3, [r7, #15]
 8008790:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8008794:	2b00      	cmp	r3, #0
 8008796:	d104      	bne.n	80087a2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 8008798:	7bfb      	ldrb	r3, [r7, #15]
 800879a:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d003      	beq.n	80087aa <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2201      	movs	r2, #1
 80087a6:	701a      	strb	r2, [r3, #0]
 80087a8:	e002      	b.n	80087b0 <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2200      	movs	r2, #0
 80087ae:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 80087b0:	2300      	movs	r3, #0
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3710      	adds	r7, #16
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
	...

080087bc <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b086      	sub	sp, #24
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80087c6:	4a16      	ldr	r2, [pc, #88]	; (8008820 <LIS2MDL_Get_Axes_Raw+0x64>)
 80087c8:	f107 030c 	add.w	r3, r7, #12
 80087cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80087d0:	6018      	str	r0, [r3, #0]
 80087d2:	3304      	adds	r3, #4
 80087d4:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 80087d6:	f107 030c 	add.w	r3, r7, #12
 80087da:	4619      	mov	r1, r3
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f7ff fd23 	bl	8008228 <LIS2MDL_MAG_Get_MagneticOutputs>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d101      	bne.n	80087ec <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e014      	b.n	8008816 <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 80087ec:	f107 030c 	add.w	r3, r7, #12
 80087f0:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	3302      	adds	r3, #2
 8008800:	697a      	ldr	r2, [r7, #20]
 8008802:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8008806:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	3304      	adds	r3, #4
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8008812:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3718      	adds	r7, #24
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	0801f99c 	.word	0x0801f99c

08008824 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	607b      	str	r3, [r7, #4]
 800882e:	460b      	mov	r3, r1
 8008830:	72fb      	strb	r3, [r7, #11]
 8008832:	4613      	mov	r3, r2
 8008834:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8008836:	2300      	movs	r3, #0
 8008838:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 800883a:	2300      	movs	r3, #0
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	e013      	b.n	8008868 <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	b2da      	uxtb	r2, r3
 8008844:	7afb      	ldrb	r3, [r7, #11]
 8008846:	4413      	add	r3, r2
 8008848:	b2d9      	uxtb	r1, r3
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	441a      	add	r2, r3
 8008850:	2301      	movs	r3, #1
 8008852:	68f8      	ldr	r0, [r7, #12]
 8008854:	f7fe f831 	bl	80068ba <Sensor_IO_Read>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e007      	b.n	8008872 <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	3301      	adds	r3, #1
 8008866:	617b      	str	r3, [r7, #20]
 8008868:	893b      	ldrh	r3, [r7, #8]
 800886a:	697a      	ldr	r2, [r7, #20]
 800886c:	429a      	cmp	r2, r3
 800886e:	dbe7      	blt.n	8008840 <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 8008870:	2300      	movs	r3, #0
  /*if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  */
}
 8008872:	4618      	mov	r0, r3
 8008874:	3718      	adds	r7, #24
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b086      	sub	sp, #24
 800887e:	af00      	add	r7, sp, #0
 8008880:	60f8      	str	r0, [r7, #12]
 8008882:	607b      	str	r3, [r7, #4]
 8008884:	460b      	mov	r3, r1
 8008886:	72fb      	strb	r3, [r7, #11]
 8008888:	4613      	mov	r3, r2
 800888a:	813b      	strh	r3, [r7, #8]
  int i = 0;
 800888c:	2300      	movs	r3, #0
 800888e:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 8008890:	2300      	movs	r3, #0
 8008892:	617b      	str	r3, [r7, #20]
 8008894:	e013      	b.n	80088be <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	b2da      	uxtb	r2, r3
 800889a:	7afb      	ldrb	r3, [r7, #11]
 800889c:	4413      	add	r3, r2
 800889e:	b2d9      	uxtb	r1, r3
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	441a      	add	r2, r3
 80088a6:	2301      	movs	r3, #1
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f7fd fff1 	bl	8006890 <Sensor_IO_Write>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d001      	beq.n	80088b8 <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	e007      	b.n	80088c8 <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	3301      	adds	r3, #1
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	893b      	ldrh	r3, [r7, #8]
 80088c0:	697a      	ldr	r2, [r7, #20]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	dbe7      	blt.n	8008896 <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 80088c6:	2300      	movs	r3, #0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3718      	adds	r7, #24
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	2201      	movs	r2, #1
 80088de:	210f      	movs	r1, #15
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff ff9f 	bl	8008824 <LPS22HB_ReadReg>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e000      	b.n	80088f2 <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	460b      	mov	r3, r1
 8008904:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8008906:	f107 030f 	add.w	r3, r7, #15
 800890a:	2201      	movs	r2, #1
 800890c:	211a      	movs	r1, #26
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f7ff ff88 	bl	8008824 <LPS22HB_ReadReg>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d001      	beq.n	800891e <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	e016      	b.n	800894c <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 800891e:	7bfb      	ldrb	r3, [r7, #15]
 8008920:	f023 0301 	bic.w	r3, r3, #1
 8008924:	b2db      	uxtb	r3, r3
 8008926:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8008928:	7bfa      	ldrb	r2, [r7, #15]
 800892a:	78fb      	ldrb	r3, [r7, #3]
 800892c:	4313      	orrs	r3, r2
 800892e:	b2db      	uxtb	r3, r3
 8008930:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8008932:	f107 030f 	add.w	r3, r7, #15
 8008936:	2201      	movs	r2, #1
 8008938:	211a      	movs	r1, #26
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7ff ff9d 	bl	800887a <LPS22HB_WriteReg>
 8008940:	4603      	mov	r3, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e000      	b.n	800894c <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3710      	adds	r7, #16
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b084      	sub	sp, #16
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	460b      	mov	r3, r1
 800895e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008960:	f107 030f 	add.w	r3, r7, #15
 8008964:	2201      	movs	r2, #1
 8008966:	2110      	movs	r1, #16
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f7ff ff5b 	bl	8008824 <LPS22HB_ReadReg>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e016      	b.n	80089a6 <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 8008978:	7bfb      	ldrb	r3, [r7, #15]
 800897a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800897e:	b2db      	uxtb	r3, r3
 8008980:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 8008982:	7bfa      	ldrb	r2, [r7, #15]
 8008984:	78fb      	ldrb	r3, [r7, #3]
 8008986:	4313      	orrs	r3, r2
 8008988:	b2db      	uxtb	r3, r3
 800898a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800898c:	f107 030f 	add.w	r3, r7, #15
 8008990:	2201      	movs	r2, #1
 8008992:	2110      	movs	r1, #16
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f7ff ff70 	bl	800887a <LPS22HB_WriteReg>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d001      	beq.n	80089a4 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e000      	b.n	80089a6 <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80089b8:	f107 030f 	add.w	r3, r7, #15
 80089bc:	2201      	movs	r2, #1
 80089be:	2110      	movs	r1, #16
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7ff ff2f 	bl	8008824 <LPS22HB_ReadReg>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d001      	beq.n	80089d0 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e006      	b.n	80089de <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
 80089d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80089d6:	b2da      	uxtb	r2, r3
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}

080089e6 <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b084      	sub	sp, #16
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
 80089ee:	460b      	mov	r3, r1
 80089f0:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80089f2:	f107 030f 	add.w	r3, r7, #15
 80089f6:	2201      	movs	r2, #1
 80089f8:	2110      	movs	r1, #16
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f7ff ff12 	bl	8008824 <LPS22HB_ReadReg>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d001      	beq.n	8008a0a <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	e01a      	b.n	8008a40 <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
 8008a0c:	f023 0308 	bic.w	r3, r3, #8
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8008a14:	78fb      	ldrb	r3, [r7, #3]
 8008a16:	00db      	lsls	r3, r3, #3
 8008a18:	b25a      	sxtb	r2, r3
 8008a1a:	7bfb      	ldrb	r3, [r7, #15]
 8008a1c:	b25b      	sxtb	r3, r3
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	b25b      	sxtb	r3, r3
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008a26:	f107 030f 	add.w	r3, r7, #15
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	2110      	movs	r1, #16
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7ff ff23 	bl	800887a <LPS22HB_WriteReg>
 8008a34:	4603      	mov	r3, r0
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d001      	beq.n	8008a3e <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e000      	b.n	8008a40 <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 8008a3e:	2300      	movs	r3, #0
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3710      	adds	r7, #16
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008a54:	f107 030f 	add.w	r3, r7, #15
 8008a58:	2201      	movs	r2, #1
 8008a5a:	2110      	movs	r1, #16
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f7ff fee1 	bl	8008824 <LPS22HB_ReadReg>
 8008a62:	4603      	mov	r3, r0
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d001      	beq.n	8008a6c <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e016      	b.n	8008a9a <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	f023 0304 	bic.w	r3, r3, #4
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 8008a76:	7bfa      	ldrb	r2, [r7, #15]
 8008a78:	78fb      	ldrb	r3, [r7, #3]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008a80:	f107 030f 	add.w	r3, r7, #15
 8008a84:	2201      	movs	r2, #1
 8008a86:	2110      	movs	r1, #16
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f7ff fef6 	bl	800887a <LPS22HB_WriteReg>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d001      	beq.n	8008a98 <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	e000      	b.n	8008a9a <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 8008a98:	2300      	movs	r3, #0

}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b084      	sub	sp, #16
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	460b      	mov	r3, r1
 8008aac:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008aae:	f107 030f 	add.w	r3, r7, #15
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	2110      	movs	r1, #16
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f7ff feb4 	bl	8008824 <LPS22HB_ReadReg>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d001      	beq.n	8008ac6 <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e016      	b.n	8008af4 <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 8008ac6:	7bfb      	ldrb	r3, [r7, #15]
 8008ac8:	f023 0302 	bic.w	r3, r3, #2
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8008ad0:	7bfa      	ldrb	r2, [r7, #15]
 8008ad2:	78fb      	ldrb	r3, [r7, #3]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008ada:	f107 030f 	add.w	r3, r7, #15
 8008ade:	2201      	movs	r2, #1
 8008ae0:	2110      	movs	r1, #16
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7ff fec9 	bl	800887a <LPS22HB_WriteReg>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d001      	beq.n	8008af2 <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8008aee:	2300      	movs	r3, #0
 8008af0:	e000      	b.n	8008af4 <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	460b      	mov	r3, r1
 8008b06:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008b08:	f107 030f 	add.w	r3, r7, #15
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	2110      	movs	r1, #16
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f7ff fe87 	bl	8008824 <LPS22HB_ReadReg>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d001      	beq.n	8008b20 <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e016      	b.n	8008b4e <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 8008b20:	7bfb      	ldrb	r3, [r7, #15]
 8008b22:	f023 0301 	bic.w	r3, r3, #1
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 8008b2a:	7bfa      	ldrb	r2, [r7, #15]
 8008b2c:	78fb      	ldrb	r3, [r7, #3]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8008b34:	f107 030f 	add.w	r3, r7, #15
 8008b38:	2201      	movs	r2, #1
 8008b3a:	2110      	movs	r1, #16
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7ff fe9c 	bl	800887a <LPS22HB_WriteReg>
 8008b42:	4603      	mov	r3, r0
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d001      	beq.n	8008b4c <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e000      	b.n	8008b4e <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b084      	sub	sp, #16
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008b5e:	f107 030f 	add.w	r3, r7, #15
 8008b62:	2201      	movs	r2, #1
 8008b64:	2111      	movs	r1, #17
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f7ff fe5c 	bl	8008824 <LPS22HB_ReadReg>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d001      	beq.n	8008b76 <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e011      	b.n	8008b9a <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 8008b76:	7bfb      	ldrb	r3, [r7, #15]
 8008b78:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008b80:	f107 030f 	add.w	r3, r7, #15
 8008b84:	2201      	movs	r2, #1
 8008b86:	2111      	movs	r1, #17
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f7ff fe76 	bl	800887a <LPS22HB_WriteReg>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	e000      	b.n	8008b9a <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 8008b98:	2300      	movs	r3, #0
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}

08008ba2 <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b084      	sub	sp, #16
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	460b      	mov	r3, r1
 8008bac:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008bae:	f107 030f 	add.w	r3, r7, #15
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	2111      	movs	r1, #17
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f7ff fe34 	bl	8008824 <LPS22HB_ReadReg>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d001      	beq.n	8008bc6 <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e01a      	b.n	8008bfc <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 8008bc6:	7bfb      	ldrb	r3, [r7, #15]
 8008bc8:	f023 0310 	bic.w	r3, r3, #16
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8008bd0:	78fb      	ldrb	r3, [r7, #3]
 8008bd2:	011b      	lsls	r3, r3, #4
 8008bd4:	b25a      	sxtb	r2, r3
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
 8008bd8:	b25b      	sxtb	r3, r3
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	b25b      	sxtb	r3, r3
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008be2:	f107 030f 	add.w	r3, r7, #15
 8008be6:	2201      	movs	r2, #1
 8008be8:	2111      	movs	r1, #17
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7ff fe45 	bl	800887a <LPS22HB_WriteReg>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d001      	beq.n	8008bfa <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	e000      	b.n	8008bfc <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 8008bfa:	2300      	movs	r3, #0

}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008c10:	f107 030f 	add.w	r3, r7, #15
 8008c14:	2201      	movs	r2, #1
 8008c16:	2111      	movs	r1, #17
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7ff fe03 	bl	8008824 <LPS22HB_ReadReg>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d001      	beq.n	8008c28 <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	e01c      	b.n	8008c62 <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8008c28:	7bfb      	ldrb	r3, [r7, #15]
 8008c2a:	f023 0308 	bic.w	r3, r3, #8
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8008c32:	78fb      	ldrb	r3, [r7, #3]
 8008c34:	43db      	mvns	r3, r3
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	00db      	lsls	r3, r3, #3
 8008c3a:	b25a      	sxtb	r2, r3
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
 8008c3e:	b25b      	sxtb	r3, r3
 8008c40:	4313      	orrs	r3, r2
 8008c42:	b25b      	sxtb	r3, r3
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8008c48:	f107 030f 	add.w	r3, r7, #15
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	2111      	movs	r1, #17
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f7ff fe12 	bl	800887a <LPS22HB_WriteReg>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e000      	b.n	8008c62 <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3710      	adds	r7, #16
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b084      	sub	sp, #16
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8008c74:	f107 030f 	add.w	r3, r7, #15
 8008c78:	2201      	movs	r2, #1
 8008c7a:	2127      	movs	r1, #39	; 0x27
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7ff fdd1 	bl	8008824 <LPS22HB_ReadReg>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d001      	beq.n	8008c8c <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	e01c      	b.n	8008cc6 <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8008c8c:	7bfb      	ldrb	r3, [r7, #15]
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	b2da      	uxtb	r2, r3
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 8008c98:	7bfb      	ldrb	r3, [r7, #15]
 8008c9a:	f003 0302 	and.w	r3, r3, #2
 8008c9e:	b2da      	uxtb	r2, r3
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	115b      	asrs	r3, r3, #5
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 8008cb4:	7bfb      	ldrb	r3, [r7, #15]
 8008cb6:	111b      	asrs	r3, r3, #4
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	b2da      	uxtb	r2, r3
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b084      	sub	sp, #16
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 8008cdc:	f107 0308 	add.w	r3, r7, #8
 8008ce0:	2203      	movs	r2, #3
 8008ce2:	2128      	movs	r1, #40	; 0x28
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7ff fd9d 	bl	8008824 <LPS22HB_ReadReg>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d001      	beq.n	8008cf4 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e023      	b.n	8008d3c <LPS22HB_Get_RawPressure+0x6e>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	72fb      	strb	r3, [r7, #11]
 8008cf8:	e010      	b.n	8008d1c <LPS22HB_Get_RawPressure+0x4e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8008cfa:	7afb      	ldrb	r3, [r7, #11]
 8008cfc:	f107 0210 	add.w	r2, r7, #16
 8008d00:	4413      	add	r3, r2
 8008d02:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8008d06:	461a      	mov	r2, r3
 8008d08:	7afb      	ldrb	r3, [r7, #11]
 8008d0a:	00db      	lsls	r3, r3, #3
 8008d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8008d16:	7afb      	ldrb	r3, [r7, #11]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	72fb      	strb	r3, [r7, #11]
 8008d1c:	7afb      	ldrb	r3, [r7, #11]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d9eb      	bls.n	8008cfa <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <LPS22HB_Get_RawPressure+0x66>
    tmp |= 0xFF000000;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d32:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3710      	adds	r7, #16
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8008d4e:	f107 030c 	add.w	r3, r7, #12
 8008d52:	4619      	mov	r1, r3
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f7ff ffba 	bl	8008cce <LPS22HB_Get_RawPressure>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e00c      	b.n	8008d7e <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2264      	movs	r2, #100	; 0x64
 8008d68:	fb02 f303 	mul.w	r3, r2, r3
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	da01      	bge.n	8008d74 <LPS22HB_Get_Pressure+0x30>
 8008d70:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8008d74:	131b      	asrs	r3, r3, #12
 8008d76:	461a      	mov	r2, r3
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}

08008d86 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 8008d90:	f107 030c 	add.w	r3, r7, #12
 8008d94:	2202      	movs	r2, #2
 8008d96:	212b      	movs	r1, #43	; 0x2b
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff fd43 	bl	8008824 <LPS22HB_ReadReg>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d001      	beq.n	8008da8 <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 8008da4:	2301      	movs	r3, #1
 8008da6:	e00c      	b.n	8008dc2 <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 8008da8:	7b7b      	ldrb	r3, [r7, #13]
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	021b      	lsls	r3, r3, #8
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	7b3b      	ldrb	r3, [r7, #12]
 8008db2:	b29b      	uxth	r3, r3
 8008db4:	4413      	add	r3, r2
 8008db6:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 8008db8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
	...

08008dcc <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 8008dd6:	f107 030e 	add.w	r3, r7, #14
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f7ff ffd2 	bl	8008d86 <LPS22HB_Get_RawTemperature>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	e00b      	b.n	8008e04 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 8008dec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008df0:	4a06      	ldr	r2, [pc, #24]	; (8008e0c <LPS22HB_Get_Temperature+0x40>)
 8008df2:	fb82 1203 	smull	r1, r2, r2, r3
 8008df6:	1092      	asrs	r2, r2, #2
 8008df8:	17db      	asrs	r3, r3, #31
 8008dfa:	1ad3      	subs	r3, r2, r3
 8008dfc:	b21a      	sxth	r2, r3
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}
 8008e0c:	66666667 	.word	0x66666667

08008e10 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	785b      	ldrb	r3, [r3, #1]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d108      	bne.n	8008e3c <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8008e2a:	68f9      	ldr	r1, [r7, #12]
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fab1 	bl	8009394 <LPS22HB_Initialize>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d101      	bne.n	8008e3c <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e006      	b.n	8008e4a <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2201      	movs	r2, #1
 8008e46:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b084      	sub	sp, #16
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	785b      	ldrb	r3, [r3, #1]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d107      	bne.n	8008e7c <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 f838 	bl	8008ee2 <LPS22HB_P_Sensor_Disable>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d101      	bne.n	8008e7c <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e006      	b.n	8008e8a <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	799b      	ldrb	r3, [r3, #6]
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d101      	bne.n	8008eb0 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	e014      	b.n	8008eda <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8008eb6:	68f9      	ldr	r1, [r7, #12]
 8008eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 fc19 	bl	80096f4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e006      	b.n	8008eda <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	799b      	ldrb	r3, [r3, #6]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8008efc:	2300      	movs	r3, #0
 8008efe:	e013      	b.n	8008f28 <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	78db      	ldrb	r3, [r3, #3]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d108      	bne.n	8008f1a <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8008f08:	2100      	movs	r1, #0
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f7ff fd22 	bl	8008954 <LPS22HB_Set_Odr>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d101      	bne.n	8008f1a <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e006      	b.n	8008f28 <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 8008f3a:	6839      	ldr	r1, [r7, #0]
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f000 fa89 	bl	8009454 <LPS22HB_Get_WhoAmI>
 8008f42:	4603      	mov	r3, r0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3708      	adds	r7, #8
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 fa90 	bl	800947a <LPS22HB_Check_WhoAmI>
 8008f5a:	4603      	mov	r3, r0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8008f6e:	6839      	ldr	r1, [r7, #0]
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 fa9f 	bl	80094b4 <LPS22HB_Get_Press>
 8008f76:	4603      	mov	r3, r0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8008f8a:	6839      	ldr	r1, [r7, #0]
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 fadb 	bl	8009548 <LPS22HB_Get_ODR>
 8008f92:	4603      	mov	r3, r0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	799b      	ldrb	r3, [r3, #6]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d10a      	bne.n	8008fd0 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8008fba:	78fb      	ldrb	r3, [r7, #3]
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 fb15 	bl	80095f0 <LPS22HB_Set_ODR_When_Enabled>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d10c      	bne.n	8008fe6 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e00b      	b.n	8008fe8 <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8008fd0:	78fb      	ldrb	r3, [r7, #3]
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fb4e 	bl	8009678 <LPS22HB_Set_ODR_When_Disabled>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d101      	bne.n	8008fe6 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e000      	b.n	8008fe8 <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3710      	adds	r7, #16
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	799b      	ldrb	r3, [r3, #6]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d10a      	bne.n	8009024 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 800900e:	68f9      	ldr	r1, [r7, #12]
 8009010:	ed97 0a00 	vldr	s0, [r7]
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fb6d 	bl	80096f4 <LPS22HB_Set_ODR_Value_When_Enabled>
 800901a:	4603      	mov	r3, r0
 800901c:	2b01      	cmp	r3, #1
 800901e:	d10c      	bne.n	800903a <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e00b      	b.n	800903c <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8009024:	68f9      	ldr	r1, [r7, #12]
 8009026:	ed97 0a00 	vldr	s0, [r7]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fbb4 	bl	8009798 <LPS22HB_Set_ODR_Value_When_Disabled>
 8009030:	4603      	mov	r3, r0
 8009032:	2b01      	cmp	r3, #1
 8009034:	d101      	bne.n	800903a <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e000      	b.n	800903c <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 800903a:	2300      	movs	r3, #0
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	460b      	mov	r3, r1
 800904e:	607a      	str	r2, [r7, #4]
 8009050:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8009052:	7afb      	ldrb	r3, [r7, #11]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	4619      	mov	r1, r3
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	f000 fbe5 	bl	8009828 <LPS22HB_Read_Reg>
 800905e:	4603      	mov	r3, r0
 8009060:	2b01      	cmp	r3, #1
 8009062:	d101      	bne.n	8009068 <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e000      	b.n	800906a <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}

08009072 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b082      	sub	sp, #8
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
 800907a:	460b      	mov	r3, r1
 800907c:	70fb      	strb	r3, [r7, #3]
 800907e:	4613      	mov	r3, r2
 8009080:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8009082:	78ba      	ldrb	r2, [r7, #2]
 8009084:	78fb      	ldrb	r3, [r7, #3]
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 fbe4 	bl	8009856 <LPS22HB_Write_Reg>
 800908e:	4603      	mov	r3, r0
 8009090:	2b01      	cmp	r3, #1
 8009092:	d101      	bne.n	8009098 <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009094:	2301      	movs	r3, #1
 8009096:	e000      	b.n	800909a <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009098:	2300      	movs	r3, #0
}
 800909a:	4618      	mov	r0, r3
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b084      	sub	sp, #16
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
 80090aa:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 80090ac:	f107 030c 	add.w	r3, r7, #12
 80090b0:	4619      	mov	r1, r3
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f7ff fdd9 	bl	8008c6a <LPS22HB_Get_DataStatus>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d101      	bne.n	80090c2 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e003      	b.n	80090ca <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 80090c2:	7b7a      	ldrb	r2, [r7, #13]
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80090c8:	2300      	movs	r3, #0
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b084      	sub	sp, #16
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d108      	bne.n	80090fe <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 80090ec:	68f9      	ldr	r1, [r7, #12]
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 f950 	bl	8009394 <LPS22HB_Initialize>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d101      	bne.n	80090fe <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e006      	b.n	800910c <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2201      	movs	r2, #1
 8009102:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d107      	bne.n	800913e <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 f838 	bl	80091a4 <LPS22HB_T_Sensor_Disable>
 8009134:	4603      	mov	r3, r0
 8009136:	2b01      	cmp	r3, #1
 8009138:	d101      	bne.n	800913e <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e006      	b.n	800914c <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2200      	movs	r2, #0
 8009142:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	799b      	ldrb	r3, [r3, #6]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d101      	bne.n	8009172 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	e014      	b.n	800919c <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	edd3 7a01 	vldr	s15, [r3, #4]
 8009178:	68f9      	ldr	r1, [r7, #12]
 800917a:	eeb0 0a67 	vmov.f32	s0, s15
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 fab8 	bl	80096f4 <LPS22HB_Set_ODR_Value_When_Enabled>
 8009184:	4603      	mov	r3, r0
 8009186:	2b01      	cmp	r3, #1
 8009188:	d101      	bne.n	800918e <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800918a:	2301      	movs	r3, #1
 800918c:	e006      	b.n	800919c <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800919a:	2300      	movs	r3, #0
}
 800919c:	4618      	mov	r0, r3
 800919e:	3710      	adds	r7, #16
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	799b      	ldrb	r3, [r3, #6]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d101      	bne.n	80091c2 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80091be:	2300      	movs	r3, #0
 80091c0:	e013      	b.n	80091ea <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	789b      	ldrb	r3, [r3, #2]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d108      	bne.n	80091dc <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80091ca:	2100      	movs	r1, #0
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f7ff fbc1 	bl	8008954 <LPS22HB_Set_Odr>
 80091d2:	4603      	mov	r3, r0
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	d101      	bne.n	80091dc <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e006      	b.n	80091ea <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2200      	movs	r2, #0
 80091e0:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80091e8:	2300      	movs	r3, #0
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80091fc:	6839      	ldr	r1, [r7, #0]
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f928 	bl	8009454 <LPS22HB_Get_WhoAmI>
 8009204:	4603      	mov	r3, r0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b082      	sub	sp, #8
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f000 f92f 	bl	800947a <LPS22HB_Check_WhoAmI>
 800921c:	4603      	mov	r3, r0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f964 	bl	8009500 <LPS22HB_Get_Temp>
 8009238:	4603      	mov	r3, r0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b082      	sub	sp, #8
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
 800924a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 800924c:	6839      	ldr	r1, [r7, #0]
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f97a 	bl	8009548 <LPS22HB_Get_ODR>
 8009254:	4603      	mov	r3, r0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3708      	adds	r7, #8
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b084      	sub	sp, #16
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
 8009266:	460b      	mov	r3, r1
 8009268:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	799b      	ldrb	r3, [r3, #6]
 8009278:	2b01      	cmp	r3, #1
 800927a:	d10a      	bne.n	8009292 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 800927c:	78fb      	ldrb	r3, [r7, #3]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 f9b4 	bl	80095f0 <LPS22HB_Set_ODR_When_Enabled>
 8009288:	4603      	mov	r3, r0
 800928a:	2b01      	cmp	r3, #1
 800928c:	d10c      	bne.n	80092a8 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	e00b      	b.n	80092aa <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8009292:	78fb      	ldrb	r3, [r7, #3]
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	4619      	mov	r1, r3
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 f9ed 	bl	8009678 <LPS22HB_Set_ODR_When_Disabled>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d101      	bne.n	80092a8 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e000      	b.n	80092aa <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b084      	sub	sp, #16
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
 80092ba:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	799b      	ldrb	r3, [r3, #6]
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	d10a      	bne.n	80092e6 <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80092d0:	68f9      	ldr	r1, [r7, #12]
 80092d2:	ed97 0a00 	vldr	s0, [r7]
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fa0c 	bl	80096f4 <LPS22HB_Set_ODR_Value_When_Enabled>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d10c      	bne.n	80092fc <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	e00b      	b.n	80092fe <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80092e6:	68f9      	ldr	r1, [r7, #12]
 80092e8:	ed97 0a00 	vldr	s0, [r7]
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fa53 	bl	8009798 <LPS22HB_Set_ODR_Value_When_Disabled>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d101      	bne.n	80092fc <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	e000      	b.n	80092fe <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b084      	sub	sp, #16
 800930a:	af00      	add	r7, sp, #0
 800930c:	60f8      	str	r0, [r7, #12]
 800930e:	460b      	mov	r3, r1
 8009310:	607a      	str	r2, [r7, #4]
 8009312:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8009314:	7afb      	ldrb	r3, [r7, #11]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	4619      	mov	r1, r3
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f000 fa84 	bl	8009828 <LPS22HB_Read_Reg>
 8009320:	4603      	mov	r3, r0
 8009322:	2b01      	cmp	r3, #1
 8009324:	d101      	bne.n	800932a <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009326:	2301      	movs	r3, #1
 8009328:	e000      	b.n	800932c <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800932a:	2300      	movs	r3, #0
}
 800932c:	4618      	mov	r0, r3
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	460b      	mov	r3, r1
 800933e:	70fb      	strb	r3, [r7, #3]
 8009340:	4613      	mov	r3, r2
 8009342:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8009344:	78ba      	ldrb	r2, [r7, #2]
 8009346:	78fb      	ldrb	r3, [r7, #3]
 8009348:	4619      	mov	r1, r3
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 fa83 	bl	8009856 <LPS22HB_Write_Reg>
 8009350:	4603      	mov	r3, r0
 8009352:	2b01      	cmp	r3, #1
 8009354:	d101      	bne.n	800935a <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e000      	b.n	800935c <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3708      	adds	r7, #8
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 800936e:	f107 030c 	add.w	r3, r7, #12
 8009372:	4619      	mov	r1, r3
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f7ff fc78 	bl	8008c6a <LPS22HB_Get_DataStatus>
 800937a:	4603      	mov	r3, r0
 800937c:	2b01      	cmp	r3, #1
 800937e:	d101      	bne.n	8009384 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e003      	b.n	800938c <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 8009384:	7b3a      	ldrb	r2, [r7, #12]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 800939e:	2101      	movs	r1, #1
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f7ff fbab 	bl	8008afc <LPS22HB_Set_SpiInterface>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d101      	bne.n	80093b0 <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	e04a      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 f862 	bl	800947a <LPS22HB_Check_WhoAmI>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d101      	bne.n	80093c0 <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	e042      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	4a23      	ldr	r2, [pc, #140]	; (8009450 <LPS22HB_Initialize+0xbc>)
 80093c4:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 80093c6:	2101      	movs	r1, #1
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7ff fa96 	bl	80088fa <LPS22HB_Set_PowerMode>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d101      	bne.n	80093d8 <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	e036      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80093d8:	2100      	movs	r1, #0
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f7ff faba 	bl	8008954 <LPS22HB_Set_Odr>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d101      	bne.n	80093ea <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 80093e6:	2301      	movs	r3, #1
 80093e8:	e02d      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 80093ea:	2100      	movs	r1, #0
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff fafa 	bl	80089e6 <LPS22HB_Set_LowPassFilter>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d101      	bne.n	80093fc <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e024      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 80093fc:	2100      	movs	r1, #0
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f7ff fb22 	bl	8008a48 <LPS22HB_Set_LowPassFilterCutoff>
 8009404:	4603      	mov	r3, r0
 8009406:	2b01      	cmp	r3, #1
 8009408:	d101      	bne.n	800940e <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 800940a:	2301      	movs	r3, #1
 800940c:	e01b      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 800940e:	2102      	movs	r1, #2
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f7ff fb46 	bl	8008aa2 <LPS22HB_Set_Bdu>
 8009416:	4603      	mov	r3, r0
 8009418:	2b01      	cmp	r3, #1
 800941a:	d101      	bne.n	8009420 <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 800941c:	2301      	movs	r3, #1
 800941e:	e012      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8009420:	2100      	movs	r1, #0
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f7ff fbbd 	bl	8008ba2 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8009428:	4603      	mov	r3, r0
 800942a:	2b01      	cmp	r3, #1
 800942c:	d101      	bne.n	8009432 <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e009      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8009432:	2101      	movs	r1, #1
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f7ff fb61 	bl	8008afc <LPS22HB_Set_SpiInterface>
 800943a:	4603      	mov	r3, r0
 800943c:	2b01      	cmp	r3, #1
 800943e:	d101      	bne.n	8009444 <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	e000      	b.n	8009446 <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3708      	adds	r7, #8
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	41c80000 	.word	0x41c80000

08009454 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 800945e:	6839      	ldr	r1, [r7, #0]
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7ff fa35 	bl	80088d0 <LPS22HB_Get_DeviceID>
 8009466:	4603      	mov	r3, r0
 8009468:	2b01      	cmp	r3, #1
 800946a:	d101      	bne.n	8009470 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	e000      	b.n	8009472 <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8009470:	2300      	movs	r3, #0
}
 8009472:	4618      	mov	r0, r3
 8009474:	3708      	adds	r7, #8
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b084      	sub	sp, #16
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8009482:	2300      	movs	r3, #0
 8009484:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009486:	f107 030f 	add.w	r3, r7, #15
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f7ff ffe1 	bl	8009454 <LPS22HB_Get_WhoAmI>
 8009492:	4603      	mov	r3, r0
 8009494:	2b01      	cmp	r3, #1
 8009496:	d101      	bne.n	800949c <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	e007      	b.n	80094ac <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	781a      	ldrb	r2, [r3, #0]
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d001      	beq.n	80094aa <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	e000      	b.n	80094ac <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 80094be:	2300      	movs	r3, #0
 80094c0:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 80094c2:	f107 030c 	add.w	r3, r7, #12
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f7ff fc3b 	bl	8008d44 <LPS22HB_Get_Pressure>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e00c      	b.n	80094f2 <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	ee07 3a90 	vmov	s15, r3
 80094de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80094e2:	eddf 6a06 	vldr	s13, [pc, #24]	; 80094fc <LPS22HB_Get_Press+0x48>
 80094e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 80094f0:	2300      	movs	r3, #0
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	42c80000 	.word	0x42c80000

08009500 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 800950a:	2300      	movs	r3, #0
 800950c:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 800950e:	f107 030e 	add.w	r3, r7, #14
 8009512:	4619      	mov	r1, r3
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f7ff fc59 	bl	8008dcc <LPS22HB_Get_Temperature>
 800951a:	4603      	mov	r3, r0
 800951c:	2b01      	cmp	r3, #1
 800951e:	d101      	bne.n	8009524 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e00d      	b.n	8009540 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8009524:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009528:	ee07 3a90 	vmov	s15, r3
 800952c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009530:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8009534:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 800953e:	2300      	movs	r3, #0
}
 8009540:	4618      	mov	r0, r3
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8009552:	f107 030f 	add.w	r3, r7, #15
 8009556:	4619      	mov	r1, r3
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f7ff fa28 	bl	80089ae <LPS22HB_Get_Odr>
 800955e:	4603      	mov	r3, r0
 8009560:	2b01      	cmp	r3, #1
 8009562:	d101      	bne.n	8009568 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e035      	b.n	80095d4 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8009568:	7bfb      	ldrb	r3, [r7, #15]
 800956a:	2b50      	cmp	r3, #80	; 0x50
 800956c:	d028      	beq.n	80095c0 <LPS22HB_Get_ODR+0x78>
 800956e:	2b50      	cmp	r3, #80	; 0x50
 8009570:	dc2a      	bgt.n	80095c8 <LPS22HB_Get_ODR+0x80>
 8009572:	2b40      	cmp	r3, #64	; 0x40
 8009574:	d020      	beq.n	80095b8 <LPS22HB_Get_ODR+0x70>
 8009576:	2b40      	cmp	r3, #64	; 0x40
 8009578:	dc26      	bgt.n	80095c8 <LPS22HB_Get_ODR+0x80>
 800957a:	2b30      	cmp	r3, #48	; 0x30
 800957c:	d018      	beq.n	80095b0 <LPS22HB_Get_ODR+0x68>
 800957e:	2b30      	cmp	r3, #48	; 0x30
 8009580:	dc22      	bgt.n	80095c8 <LPS22HB_Get_ODR+0x80>
 8009582:	2b20      	cmp	r3, #32
 8009584:	d010      	beq.n	80095a8 <LPS22HB_Get_ODR+0x60>
 8009586:	2b20      	cmp	r3, #32
 8009588:	dc1e      	bgt.n	80095c8 <LPS22HB_Get_ODR+0x80>
 800958a:	2b00      	cmp	r3, #0
 800958c:	d002      	beq.n	8009594 <LPS22HB_Get_ODR+0x4c>
 800958e:	2b10      	cmp	r3, #16
 8009590:	d005      	beq.n	800959e <LPS22HB_Get_ODR+0x56>
 8009592:	e019      	b.n	80095c8 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	f04f 0200 	mov.w	r2, #0
 800959a:	601a      	str	r2, [r3, #0]
      break;
 800959c:	e019      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80095a4:	601a      	str	r2, [r3, #0]
      break;
 80095a6:	e014      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	4a0c      	ldr	r2, [pc, #48]	; (80095dc <LPS22HB_Get_ODR+0x94>)
 80095ac:	601a      	str	r2, [r3, #0]
      break;
 80095ae:	e010      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	4a0b      	ldr	r2, [pc, #44]	; (80095e0 <LPS22HB_Get_ODR+0x98>)
 80095b4:	601a      	str	r2, [r3, #0]
      break;
 80095b6:	e00c      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	4a0a      	ldr	r2, [pc, #40]	; (80095e4 <LPS22HB_Get_ODR+0x9c>)
 80095bc:	601a      	str	r2, [r3, #0]
      break;
 80095be:	e008      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	4a09      	ldr	r2, [pc, #36]	; (80095e8 <LPS22HB_Get_ODR+0xa0>)
 80095c4:	601a      	str	r2, [r3, #0]
      break;
 80095c6:	e004      	b.n	80095d2 <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	4a08      	ldr	r2, [pc, #32]	; (80095ec <LPS22HB_Get_ODR+0xa4>)
 80095cc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	e000      	b.n	80095d4 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	41200000 	.word	0x41200000
 80095e0:	41c80000 	.word	0x41c80000
 80095e4:	42480000 	.word	0x42480000
 80095e8:	42960000 	.word	0x42960000
 80095ec:	bf800000 	.word	0xbf800000

080095f0 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	460b      	mov	r3, r1
 80095fa:	607a      	str	r2, [r7, #4]
 80095fc:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 80095fe:	7afb      	ldrb	r3, [r7, #11]
 8009600:	2b04      	cmp	r3, #4
 8009602:	d81c      	bhi.n	800963e <LPS22HB_Set_ODR_When_Enabled+0x4e>
 8009604:	a201      	add	r2, pc, #4	; (adr r2, 800960c <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 8009606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800960a:	bf00      	nop
 800960c:	08009621 	.word	0x08009621
 8009610:	08009627 	.word	0x08009627
 8009614:	0800962d 	.word	0x0800962d
 8009618:	08009633 	.word	0x08009633
 800961c:	08009639 	.word	0x08009639
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 8009620:	2310      	movs	r3, #16
 8009622:	75fb      	strb	r3, [r7, #23]
      break;
 8009624:	e00d      	b.n	8009642 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 8009626:	2320      	movs	r3, #32
 8009628:	75fb      	strb	r3, [r7, #23]
      break;
 800962a:	e00a      	b.n	8009642 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 800962c:	2330      	movs	r3, #48	; 0x30
 800962e:	75fb      	strb	r3, [r7, #23]
      break;
 8009630:	e007      	b.n	8009642 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 8009632:	2340      	movs	r3, #64	; 0x40
 8009634:	75fb      	strb	r3, [r7, #23]
      break;
 8009636:	e004      	b.n	8009642 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 8009638:	2350      	movs	r3, #80	; 0x50
 800963a:	75fb      	strb	r3, [r7, #23]
      break;
 800963c:	e001      	b.n	8009642 <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	e015      	b.n	800966e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8009642:	7dfb      	ldrb	r3, [r7, #23]
 8009644:	4619      	mov	r1, r3
 8009646:	68f8      	ldr	r0, [r7, #12]
 8009648:	f7ff f984 	bl	8008954 <LPS22HB_Set_Odr>
 800964c:	4603      	mov	r3, r0
 800964e:	2b01      	cmp	r3, #1
 8009650:	d101      	bne.n	8009656 <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 8009652:	2301      	movs	r3, #1
 8009654:	e00b      	b.n	800966e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	3304      	adds	r3, #4
 800965a:	4619      	mov	r1, r3
 800965c:	68f8      	ldr	r0, [r7, #12]
 800965e:	f7ff ff73 	bl	8009548 <LPS22HB_Get_ODR>
 8009662:	4603      	mov	r3, r0
 8009664:	2b01      	cmp	r3, #1
 8009666:	d101      	bne.n	800966c <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8009668:	2301      	movs	r3, #1
 800966a:	e000      	b.n	800966e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3718      	adds	r7, #24
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop

08009678 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	460b      	mov	r3, r1
 8009682:	607a      	str	r2, [r7, #4]
 8009684:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8009686:	7afb      	ldrb	r3, [r7, #11]
 8009688:	2b04      	cmp	r3, #4
 800968a:	d822      	bhi.n	80096d2 <LPS22HB_Set_ODR_When_Disabled+0x5a>
 800968c:	a201      	add	r2, pc, #4	; (adr r2, 8009694 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 800968e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009692:	bf00      	nop
 8009694:	080096a9 	.word	0x080096a9
 8009698:	080096b3 	.word	0x080096b3
 800969c:	080096bb 	.word	0x080096bb
 80096a0:	080096c3 	.word	0x080096c3
 80096a4:	080096cb 	.word	0x080096cb
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80096ae:	605a      	str	r2, [r3, #4]
      break;
 80096b0:	e011      	b.n	80096d6 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	4a0b      	ldr	r2, [pc, #44]	; (80096e4 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 80096b6:	605a      	str	r2, [r3, #4]
      break;
 80096b8:	e00d      	b.n	80096d6 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	4a0a      	ldr	r2, [pc, #40]	; (80096e8 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 80096be:	605a      	str	r2, [r3, #4]
      break;
 80096c0:	e009      	b.n	80096d6 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	4a09      	ldr	r2, [pc, #36]	; (80096ec <LPS22HB_Set_ODR_When_Disabled+0x74>)
 80096c6:	605a      	str	r2, [r3, #4]
      break;
 80096c8:	e005      	b.n	80096d6 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	4a08      	ldr	r2, [pc, #32]	; (80096f0 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 80096ce:	605a      	str	r2, [r3, #4]
      break;
 80096d0:	e001      	b.n	80096d6 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e000      	b.n	80096d8 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 80096d6:	2300      	movs	r3, #0
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3714      	adds	r7, #20
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr
 80096e4:	41200000 	.word	0x41200000
 80096e8:	41c80000 	.word	0x41c80000
 80096ec:	42480000 	.word	0x42480000
 80096f0:	42960000 	.word	0x42960000

080096f4 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8009700:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 8009702:	edd7 7a02 	vldr	s15, [r7, #8]
 8009706:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800970a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800970e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009712:	d801      	bhi.n	8009718 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 8009714:	2310      	movs	r3, #16
 8009716:	e021      	b.n	800975c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8009718:	edd7 7a02 	vldr	s15, [r7, #8]
 800971c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009720:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009728:	d801      	bhi.n	800972e <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 800972a:	2320      	movs	r3, #32
 800972c:	e016      	b.n	800975c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 800972e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009732:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8009736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800973a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800973e:	d801      	bhi.n	8009744 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 8009740:	2330      	movs	r3, #48	; 0x30
 8009742:	e00b      	b.n	800975c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8009744:	edd7 7a02 	vldr	s15, [r7, #8]
 8009748:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009794 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 800974c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009754:	d801      	bhi.n	800975a <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 8009756:	2340      	movs	r3, #64	; 0x40
 8009758:	e000      	b.n	800975c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 800975a:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 800975c:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 800975e:	7dfb      	ldrb	r3, [r7, #23]
 8009760:	4619      	mov	r1, r3
 8009762:	68f8      	ldr	r0, [r7, #12]
 8009764:	f7ff f8f6 	bl	8008954 <LPS22HB_Set_Odr>
 8009768:	4603      	mov	r3, r0
 800976a:	2b01      	cmp	r3, #1
 800976c:	d101      	bne.n	8009772 <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	e00b      	b.n	800978a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	3304      	adds	r3, #4
 8009776:	4619      	mov	r1, r3
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f7ff fee5 	bl	8009548 <LPS22HB_Get_ODR>
 800977e:	4603      	mov	r3, r0
 8009780:	2b01      	cmp	r3, #1
 8009782:	d101      	bne.n	8009788 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e000      	b.n	800978a <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3718      	adds	r7, #24
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	42480000 	.word	0x42480000

08009798 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8009798:	b480      	push	{r7}
 800979a:	b085      	sub	sp, #20
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80097a4:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 80097a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80097aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80097ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b6:	d802      	bhi.n	80097be <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 80097b8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80097bc:	e021      	b.n	8009802 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 80097be:	edd7 7a02 	vldr	s15, [r7, #8]
 80097c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80097c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ce:	d801      	bhi.n	80097d4 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 80097d0:	4b10      	ldr	r3, [pc, #64]	; (8009814 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 80097d2:	e016      	b.n	8009802 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 80097d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80097d8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80097dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097e4:	d801      	bhi.n	80097ea <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 80097e6:	4b0c      	ldr	r3, [pc, #48]	; (8009818 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 80097e8:	e00b      	b.n	8009802 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 80097ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80097ee:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800981c <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 80097f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097fa:	d801      	bhi.n	8009800 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 80097fc:	4b08      	ldr	r3, [pc, #32]	; (8009820 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 80097fe:	e000      	b.n	8009802 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 8009800:	4b08      	ldr	r3, [pc, #32]	; (8009824 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3714      	adds	r7, #20
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr
 8009814:	41200000 	.word	0x41200000
 8009818:	41c80000 	.word	0x41c80000
 800981c:	42480000 	.word	0x42480000
 8009820:	42480000 	.word	0x42480000
 8009824:	42960000 	.word	0x42960000

08009828 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	460b      	mov	r3, r1
 8009832:	607a      	str	r2, [r7, #4]
 8009834:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 8009836:	7af9      	ldrb	r1, [r7, #11]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f7fe fff1 	bl	8008824 <LPS22HB_ReadReg>
 8009842:	4603      	mov	r3, r0
 8009844:	2b01      	cmp	r3, #1
 8009846:	d101      	bne.n	800984c <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e000      	b.n	800984e <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b082      	sub	sp, #8
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
 800985e:	460b      	mov	r3, r1
 8009860:	70fb      	strb	r3, [r7, #3]
 8009862:	4613      	mov	r3, r2
 8009864:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8009866:	1cbb      	adds	r3, r7, #2
 8009868:	78f9      	ldrb	r1, [r7, #3]
 800986a:	2201      	movs	r2, #1
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f7ff f804 	bl	800887a <LPS22HB_WriteReg>
 8009872:	4603      	mov	r3, r0
 8009874:	2b01      	cmp	r3, #1
 8009876:	d101      	bne.n	800987c <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e000      	b.n	800987e <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800987c:	2300      	movs	r3, #0
}
 800987e:	4618      	mov	r0, r3
 8009880:	3708      	adds	r7, #8
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b084      	sub	sp, #16
 800988a:	af00      	add	r7, sp, #0
 800988c:	60f8      	str	r0, [r7, #12]
 800988e:	607a      	str	r2, [r7, #4]
 8009890:	461a      	mov	r2, r3
 8009892:	460b      	mov	r3, r1
 8009894:	72fb      	strb	r3, [r7, #11]
 8009896:	4613      	mov	r3, r2
 8009898:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 800989a:	893b      	ldrh	r3, [r7, #8]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d903      	bls.n	80098a8 <LSM303AGR_ACC_WriteReg+0x22>
 80098a0:	7afb      	ldrb	r3, [r7, #11]
 80098a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80098a6:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80098a8:	893b      	ldrh	r3, [r7, #8]
 80098aa:	7af9      	ldrb	r1, [r7, #11]
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	68f8      	ldr	r0, [r7, #12]
 80098b0:	f7fc ffee 	bl	8006890 <Sensor_IO_Write>
 80098b4:	4603      	mov	r3, r0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 80098ba:	2300      	movs	r3, #0
 80098bc:	e000      	b.n	80098c0 <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 80098be:	2301      	movs	r3, #1
  }
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3710      	adds	r7, #16
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	607a      	str	r2, [r7, #4]
 80098d2:	461a      	mov	r2, r3
 80098d4:	460b      	mov	r3, r1
 80098d6:	72fb      	strb	r3, [r7, #11]
 80098d8:	4613      	mov	r3, r2
 80098da:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 80098dc:	893b      	ldrh	r3, [r7, #8]
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d903      	bls.n	80098ea <LSM303AGR_ACC_ReadReg+0x22>
 80098e2:	7afb      	ldrb	r3, [r7, #11]
 80098e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80098e8:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 80098ea:	893b      	ldrh	r3, [r7, #8]
 80098ec:	7af9      	ldrb	r1, [r7, #11]
 80098ee:	687a      	ldr	r2, [r7, #4]
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7fc ffe2 	bl	80068ba <Sensor_IO_Read>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d001      	beq.n	8009900 <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 80098fc:	2300      	movs	r3, #0
 80098fe:	e000      	b.n	8009902 <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8009900:	2301      	movs	r3, #1
  }
}
 8009902:	4618      	mov	r0, r3
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b082      	sub	sp, #8
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
 8009912:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 8009914:	2301      	movs	r3, #1
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	210f      	movs	r1, #15
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7ff ffd4 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8009926:	2300      	movs	r3, #0
 8009928:	e008      	b.n	800993c <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	781a      	ldrb	r2, [r3, #0]
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	781a      	ldrb	r2, [r3, #0]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800993a:	2301      	movs	r3, #1
}
 800993c:	4618      	mov	r0, r3
 800993e:	3708      	adds	r7, #8
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	460b      	mov	r3, r1
 800994e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8009950:	f107 020f 	add.w	r2, r7, #15
 8009954:	2301      	movs	r3, #1
 8009956:	2123      	movs	r1, #35	; 0x23
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff ffb5 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8009964:	2300      	movs	r3, #0
 8009966:	e016      	b.n	8009996 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 8009968:	7bfb      	ldrb	r3, [r7, #15]
 800996a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800996e:	b2db      	uxtb	r3, r3
 8009970:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009972:	7bfa      	ldrb	r2, [r7, #15]
 8009974:	78fb      	ldrb	r3, [r7, #3]
 8009976:	4313      	orrs	r3, r2
 8009978:	b2db      	uxtb	r3, r3
 800997a:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 800997c:	f107 020f 	add.w	r2, r7, #15
 8009980:	2301      	movs	r3, #1
 8009982:	2123      	movs	r1, #35	; 0x23
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f7ff ff7e 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d101      	bne.n	8009994 <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8009990:	2300      	movs	r3, #0
 8009992:	e000      	b.n	8009996 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8009994:	2301      	movs	r3, #1
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 800999e:	b580      	push	{r7, lr}
 80099a0:	b084      	sub	sp, #16
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	460b      	mov	r3, r1
 80099a8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80099aa:	f107 020f 	add.w	r2, r7, #15
 80099ae:	2301      	movs	r3, #1
 80099b0:	2123      	movs	r1, #35	; 0x23
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7ff ff88 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d101      	bne.n	80099c2 <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 80099be:	2300      	movs	r3, #0
 80099c0:	e016      	b.n	80099f0 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 80099c2:	7bfb      	ldrb	r3, [r7, #15]
 80099c4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80099cc:	7bfa      	ldrb	r2, [r7, #15]
 80099ce:	78fb      	ldrb	r3, [r7, #3]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 80099d6:	f107 020f 	add.w	r2, r7, #15
 80099da:	2301      	movs	r3, #1
 80099dc:	2123      	movs	r1, #35	; 0x23
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff ff51 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 80099ea:	2300      	movs	r3, #0
 80099ec:	e000      	b.n	80099f0 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 80099ee:	2301      	movs	r3, #1
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8009a02:	2301      	movs	r3, #1
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	2123      	movs	r1, #35	; 0x23
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f7ff ff5d 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d101      	bne.n	8009a18 <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 8009a14:	2300      	movs	r3, #0
 8009a16:	e007      	b.n	8009a28 <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009a26:	2301      	movs	r3, #1
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8009a3a:	2302      	movs	r3, #2
 8009a3c:	733b      	strb	r3, [r7, #12]

  k = 0;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8009a42:	2300      	movs	r3, #0
 8009a44:	73fb      	strb	r3, [r7, #15]
 8009a46:	e01e      	b.n	8009a86 <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8009a48:	2300      	movs	r3, #0
 8009a4a:	73bb      	strb	r3, [r7, #14]
 8009a4c:	e014      	b.n	8009a78 <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 8009a4e:	7b7b      	ldrb	r3, [r7, #13]
 8009a50:	3328      	adds	r3, #40	; 0x28
 8009a52:	b2d9      	uxtb	r1, r3
 8009a54:	7b7b      	ldrb	r3, [r7, #13]
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	441a      	add	r2, r3
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f7ff ff33 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	e010      	b.n	8009a8e <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 8009a6c:	7b7b      	ldrb	r3, [r7, #13]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
 8009a74:	3301      	adds	r3, #1
 8009a76:	73bb      	strb	r3, [r7, #14]
 8009a78:	7bba      	ldrb	r2, [r7, #14]
 8009a7a:	7b3b      	ldrb	r3, [r7, #12]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d3e6      	bcc.n	8009a4e <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 8009a80:	7bfb      	ldrb	r3, [r7, #15]
 8009a82:	3301      	adds	r3, #1
 8009a84:	73fb      	strb	r3, [r7, #15]
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d9dd      	bls.n	8009a48 <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 8009a8c:	2301      	movs	r3, #1
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
	...

08009a98 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8009a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9c:	b087      	sub	sp, #28
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
 8009aa2:	6039      	str	r1, [r7, #0]
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	75fb      	strb	r3, [r7, #23]
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	75bb      	strb	r3, [r7, #22]
 8009aac:	2300      	movs	r3, #0
 8009aae:	757b      	strb	r3, [r7, #21]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 8009ab0:	f107 030a 	add.w	r3, r7, #10
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 fa20 	bl	8009efc <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 8009abc:	f107 030b 	add.w	r3, r7, #11
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f9fe 	bl	8009ec4 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8009ac8:	7afb      	ldrb	r3, [r7, #11]
 8009aca:	2b08      	cmp	r3, #8
 8009acc:	d107      	bne.n	8009ade <LSM303AGR_ACC_Get_Acceleration+0x46>
 8009ace:	7abb      	ldrb	r3, [r7, #10]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d104      	bne.n	8009ade <LSM303AGR_ACC_Get_Acceleration+0x46>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8009ad4:	2302      	movs	r3, #2
 8009ad6:	75fb      	strb	r3, [r7, #23]
    shift = 8;
 8009ad8:	2308      	movs	r3, #8
 8009ada:	757b      	strb	r3, [r7, #21]
 8009adc:	e017      	b.n	8009b0e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8009ade:	7afb      	ldrb	r3, [r7, #11]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d107      	bne.n	8009af4 <LSM303AGR_ACC_Get_Acceleration+0x5c>
 8009ae4:	7abb      	ldrb	r3, [r7, #10]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d104      	bne.n	8009af4 <LSM303AGR_ACC_Get_Acceleration+0x5c>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 8009aea:	2301      	movs	r3, #1
 8009aec:	75fb      	strb	r3, [r7, #23]
    shift = 6;
 8009aee:	2306      	movs	r3, #6
 8009af0:	757b      	strb	r3, [r7, #21]
 8009af2:	e00c      	b.n	8009b0e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8009af4:	7afb      	ldrb	r3, [r7, #11]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d107      	bne.n	8009b0a <LSM303AGR_ACC_Get_Acceleration+0x72>
 8009afa:	7abb      	ldrb	r3, [r7, #10]
 8009afc:	2b08      	cmp	r3, #8
 8009afe:	d104      	bne.n	8009b0a <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8009b00:	2300      	movs	r3, #0
 8009b02:	75fb      	strb	r3, [r7, #23]
    shift = 4;
 8009b04:	2304      	movs	r3, #4
 8009b06:	757b      	strb	r3, [r7, #21]
 8009b08:	e001      	b.n	8009b0e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else
    return MEMS_ERROR;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	e0af      	b.n	8009c6e <LSM303AGR_ACC_Get_Acceleration+0x1d6>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 8009b0e:	f107 0309 	add.w	r3, r7, #9
 8009b12:	4619      	mov	r1, r3
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f7ff ff6f 	bl	80099f8 <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8009b1a:	7a7b      	ldrb	r3, [r7, #9]
 8009b1c:	2b30      	cmp	r3, #48	; 0x30
 8009b1e:	d013      	beq.n	8009b48 <LSM303AGR_ACC_Get_Acceleration+0xb0>
 8009b20:	2b30      	cmp	r3, #48	; 0x30
 8009b22:	dc14      	bgt.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8009b24:	2b20      	cmp	r3, #32
 8009b26:	d00c      	beq.n	8009b42 <LSM303AGR_ACC_Get_Acceleration+0xaa>
 8009b28:	2b20      	cmp	r3, #32
 8009b2a:	dc10      	bgt.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <LSM303AGR_ACC_Get_Acceleration+0x9e>
 8009b30:	2b10      	cmp	r3, #16
 8009b32:	d003      	beq.n	8009b3c <LSM303AGR_ACC_Get_Acceleration+0xa4>
 8009b34:	e00b      	b.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 8009b36:	2300      	movs	r3, #0
 8009b38:	75bb      	strb	r3, [r7, #22]
      break;
 8009b3a:	e008      	b.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	75bb      	strb	r3, [r7, #22]
      break;
 8009b40:	e005      	b.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 8009b42:	2302      	movs	r3, #2
 8009b44:	75bb      	strb	r3, [r7, #22]
      break;
 8009b46:	e002      	b.n	8009b4e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8009b48:	2303      	movs	r3, #3
 8009b4a:	75bb      	strb	r3, [r7, #22]
      break;
 8009b4c:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 8009b4e:	f107 030c 	add.w	r3, r7, #12
 8009b52:	4619      	mov	r1, r3
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f7ff ff6b 	bl	8009a30 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8009b5a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	7d7b      	ldrb	r3, [r7, #21]
 8009b62:	fa42 f303 	asr.w	r3, r2, r3
 8009b66:	4618      	mov	r0, r3
 8009b68:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009b6c:	7dfa      	ldrb	r2, [r7, #23]
 8009b6e:	7dbb      	ldrb	r3, [r7, #22]
 8009b70:	4e41      	ldr	r6, [pc, #260]	; (8009c78 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8009b72:	0092      	lsls	r2, r2, #2
 8009b74:	4413      	add	r3, r2
 8009b76:	00db      	lsls	r3, r3, #3
 8009b78:	4433      	add	r3, r6
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	fb02 fc01 	mul.w	ip, r2, r1
 8009b82:	fb00 f603 	mul.w	r6, r0, r3
 8009b86:	4466      	add	r6, ip
 8009b88:	fba0 2302 	umull	r2, r3, r0, r2
 8009b8c:	18f1      	adds	r1, r6, r3
 8009b8e:	460b      	mov	r3, r1
 8009b90:	f512 7afa 	adds.w	sl, r2, #500	; 0x1f4
 8009b94:	f143 0b00 	adc.w	fp, r3, #0
 8009b98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009b9c:	f04f 0300 	mov.w	r3, #0
 8009ba0:	4650      	mov	r0, sl
 8009ba2:	4659      	mov	r1, fp
 8009ba4:	f7f7 f828 	bl	8000bf8 <__aeabi_ldivmod>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	460b      	mov	r3, r1
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8009bb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	7d7b      	ldrb	r3, [r7, #21]
 8009bb8:	fa42 f303 	asr.w	r3, r2, r3
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009bc2:	7dfa      	ldrb	r2, [r7, #23]
 8009bc4:	7dbb      	ldrb	r3, [r7, #22]
 8009bc6:	4e2c      	ldr	r6, [pc, #176]	; (8009c78 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8009bc8:	0092      	lsls	r2, r2, #2
 8009bca:	4413      	add	r3, r2
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	4433      	add	r3, r6
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	fb02 fc01 	mul.w	ip, r2, r1
 8009bd8:	fb00 f603 	mul.w	r6, r0, r3
 8009bdc:	4466      	add	r6, ip
 8009bde:	fba0 2302 	umull	r2, r3, r0, r2
 8009be2:	18f1      	adds	r1, r6, r3
 8009be4:	460b      	mov	r3, r1
 8009be6:	f512 78fa 	adds.w	r8, r2, #500	; 0x1f4
 8009bea:	f143 0900 	adc.w	r9, r3, #0
 8009bee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bf2:	f04f 0300 	mov.w	r3, #0
 8009bf6:	4640      	mov	r0, r8
 8009bf8:	4649      	mov	r1, r9
 8009bfa:	f7f6 fffd 	bl	8000bf8 <__aeabi_ldivmod>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	460b      	mov	r3, r1
 8009c02:	4610      	mov	r0, r2
 8009c04:	4619      	mov	r1, r3
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	3304      	adds	r3, #4
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8009c0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009c12:	461a      	mov	r2, r3
 8009c14:	7d7b      	ldrb	r3, [r7, #21]
 8009c16:	fa42 f303 	asr.w	r3, r2, r3
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009c20:	7dfa      	ldrb	r2, [r7, #23]
 8009c22:	7dbb      	ldrb	r3, [r7, #22]
 8009c24:	4e14      	ldr	r6, [pc, #80]	; (8009c78 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8009c26:	0092      	lsls	r2, r2, #2
 8009c28:	4413      	add	r3, r2
 8009c2a:	00db      	lsls	r3, r3, #3
 8009c2c:	4433      	add	r3, r6
 8009c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c32:	fb02 fc01 	mul.w	ip, r2, r1
 8009c36:	fb00 f603 	mul.w	r6, r0, r3
 8009c3a:	4466      	add	r6, ip
 8009c3c:	fba0 2302 	umull	r2, r3, r0, r2
 8009c40:	18f1      	adds	r1, r6, r3
 8009c42:	460b      	mov	r3, r1
 8009c44:	f512 74fa 	adds.w	r4, r2, #500	; 0x1f4
 8009c48:	f143 0500 	adc.w	r5, r3, #0
 8009c4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	4620      	mov	r0, r4
 8009c56:	4629      	mov	r1, r5
 8009c58:	f7f6 ffce 	bl	8000bf8 <__aeabi_ldivmod>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4610      	mov	r0, r2
 8009c62:	4619      	mov	r1, r3
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	3308      	adds	r3, #8
 8009c68:	4602      	mov	r2, r0
 8009c6a:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009c6c:	2301      	movs	r3, #1
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	371c      	adds	r7, #28
 8009c72:	46bd      	mov	sp, r7
 8009c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c78:	0801f9d0 	.word	0x0801f9d0

08009c7c <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	460b      	mov	r3, r1
 8009c86:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009c88:	f107 020f 	add.w	r2, r7, #15
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	2120      	movs	r1, #32
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f7ff fe19 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d101      	bne.n	8009ca0 <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	e016      	b.n	8009cce <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 8009ca0:	7bfb      	ldrb	r3, [r7, #15]
 8009ca2:	f003 030f 	and.w	r3, r3, #15
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009caa:	7bfa      	ldrb	r2, [r7, #15]
 8009cac:	78fb      	ldrb	r3, [r7, #3]
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009cb4:	f107 020f 	add.w	r2, r7, #15
 8009cb8:	2301      	movs	r3, #1
 8009cba:	2120      	movs	r1, #32
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7ff fde2 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	e000      	b.n	8009cce <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8009ccc:	2301      	movs	r3, #1
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b082      	sub	sp, #8
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	683a      	ldr	r2, [r7, #0]
 8009ce4:	2120      	movs	r1, #32
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff fdee 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d101      	bne.n	8009cf6 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	e007      	b.n	8009d06 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	f023 030f 	bic.w	r3, r3, #15
 8009cfe:	b2da      	uxtb	r2, r3
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009d04:	2301      	movs	r3, #1
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3708      	adds	r7, #8
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b084      	sub	sp, #16
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	460b      	mov	r3, r1
 8009d18:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009d1a:	f107 020f 	add.w	r2, r7, #15
 8009d1e:	2301      	movs	r3, #1
 8009d20:	2120      	movs	r1, #32
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f7ff fdd0 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d101      	bne.n	8009d32 <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	e016      	b.n	8009d60 <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 8009d32:	7bfb      	ldrb	r3, [r7, #15]
 8009d34:	f023 0301 	bic.w	r3, r3, #1
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009d3c:	7bfa      	ldrb	r2, [r7, #15]
 8009d3e:	78fb      	ldrb	r3, [r7, #3]
 8009d40:	4313      	orrs	r3, r2
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009d46:	f107 020f 	add.w	r2, r7, #15
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	2120      	movs	r1, #32
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f7ff fd99 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d101      	bne.n	8009d5e <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	e000      	b.n	8009d60 <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 8009d5e:	2301      	movs	r3, #1
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8009d72:	2301      	movs	r3, #1
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	2120      	movs	r1, #32
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f7ff fda5 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d101      	bne.n	8009d88 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8009d84:	2300      	movs	r3, #0
 8009d86:	e007      	b.n	8009d98 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	f003 0301 	and.w	r3, r3, #1
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009d96:	2301      	movs	r3, #1
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3708      	adds	r7, #8
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	460b      	mov	r3, r1
 8009daa:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009dac:	f107 020f 	add.w	r2, r7, #15
 8009db0:	2301      	movs	r3, #1
 8009db2:	2120      	movs	r1, #32
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff fd87 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d101      	bne.n	8009dc4 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	e016      	b.n	8009df2 <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8009dc4:	7bfb      	ldrb	r3, [r7, #15]
 8009dc6:	f023 0302 	bic.w	r3, r3, #2
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009dce:	7bfa      	ldrb	r2, [r7, #15]
 8009dd0:	78fb      	ldrb	r3, [r7, #3]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009dd8:	f107 020f 	add.w	r2, r7, #15
 8009ddc:	2301      	movs	r3, #1
 8009dde:	2120      	movs	r1, #32
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f7ff fd50 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d101      	bne.n	8009df0 <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 8009dec:	2300      	movs	r3, #0
 8009dee:	e000      	b.n	8009df2 <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 8009df0:	2301      	movs	r3, #1
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b082      	sub	sp, #8
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8009e04:	2301      	movs	r3, #1
 8009e06:	683a      	ldr	r2, [r7, #0]
 8009e08:	2120      	movs	r1, #32
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f7ff fd5c 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d101      	bne.n	8009e1a <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e007      	b.n	8009e2a <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	f003 0302 	and.w	r3, r3, #2
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009e28:	2301      	movs	r3, #1
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3708      	adds	r7, #8
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}

08009e32 <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b084      	sub	sp, #16
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009e3e:	f107 020f 	add.w	r2, r7, #15
 8009e42:	2301      	movs	r3, #1
 8009e44:	2120      	movs	r1, #32
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f7ff fd3e 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d101      	bne.n	8009e56 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8009e52:	2300      	movs	r3, #0
 8009e54:	e016      	b.n	8009e84 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8009e56:	7bfb      	ldrb	r3, [r7, #15]
 8009e58:	f023 0304 	bic.w	r3, r3, #4
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009e60:	7bfa      	ldrb	r2, [r7, #15]
 8009e62:	78fb      	ldrb	r3, [r7, #3]
 8009e64:	4313      	orrs	r3, r2
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8009e6a:	f107 020f 	add.w	r2, r7, #15
 8009e6e:	2301      	movs	r3, #1
 8009e70:	2120      	movs	r1, #32
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f7ff fd07 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	e000      	b.n	8009e84 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 8009e82:	2301      	movs	r3, #1
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8009e96:	2301      	movs	r3, #1
 8009e98:	683a      	ldr	r2, [r7, #0]
 8009e9a:	2120      	movs	r1, #32
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f7ff fd13 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d101      	bne.n	8009eac <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	e007      	b.n	8009ebc <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	f003 0304 	and.w	r3, r3, #4
 8009eb4:	b2da      	uxtb	r2, r3
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009eba:	2301      	movs	r3, #1
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3708      	adds	r7, #8
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8009ece:	2301      	movs	r3, #1
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	2120      	movs	r1, #32
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f7ff fcf7 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d101      	bne.n	8009ee4 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	e007      	b.n	8009ef4 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	f003 0308 	and.w	r3, r3, #8
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009ef2:	2301      	movs	r3, #1
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3708      	adds	r7, #8
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8009f06:	2301      	movs	r3, #1
 8009f08:	683a      	ldr	r2, [r7, #0]
 8009f0a:	2123      	movs	r1, #35	; 0x23
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff fcdb 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d101      	bne.n	8009f1c <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	e007      	b.n	8009f2c <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	f003 0308 	and.w	r3, r3, #8
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009f2a:	2301      	movs	r3, #1
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3708      	adds	r7, #8
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 8009f3e:	2301      	movs	r3, #1
 8009f40:	683a      	ldr	r2, [r7, #0]
 8009f42:	2127      	movs	r1, #39	; 0x27
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f7ff fcbf 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8009f50:	2300      	movs	r3, #0
 8009f52:	e007      	b.n	8009f64 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	f003 0301 	and.w	r3, r3, #1
 8009f5c:	b2da      	uxtb	r2, r3
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009f62:	2301      	movs	r3, #1
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3708      	adds	r7, #8
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	460b      	mov	r3, r1
 8009f76:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8009f78:	f107 020f 	add.w	r2, r7, #15
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	212e      	movs	r1, #46	; 0x2e
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f7ff fca1 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d101      	bne.n	8009f90 <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	e016      	b.n	8009fbe <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 8009f90:	7bfb      	ldrb	r3, [r7, #15]
 8009f92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009f9a:	7bfa      	ldrb	r2, [r7, #15]
 8009f9c:	78fb      	ldrb	r3, [r7, #3]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8009fa4:	f107 020f 	add.w	r2, r7, #15
 8009fa8:	2301      	movs	r3, #1
 8009faa:	212e      	movs	r1, #46	; 0x2e
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff fc6a 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d101      	bne.n	8009fbc <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	e000      	b.n	8009fbe <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8009fbc:	2301      	movs	r3, #1
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
	...

08009fc8 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b086      	sub	sp, #24
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8009fd0:	4a28      	ldr	r2, [pc, #160]	; (800a074 <LSM303AGR_X_Init+0xac>)
 8009fd2:	f107 030c 	add.w	r3, r7, #12
 8009fd6:	6812      	ldr	r2, [r2, #0]
 8009fd8:	4611      	mov	r1, r2
 8009fda:	8019      	strh	r1, [r3, #0]
 8009fdc:	3302      	adds	r3, #2
 8009fde:	0c12      	lsrs	r2, r2, #16
 8009fe0:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 f8cd 	bl	800a18e <LSM303AGR_X_Check_WhoAmI>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d101      	bne.n	8009ffe <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e035      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 8009ffe:	2180      	movs	r1, #128	; 0x80
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f7ff fc9f 	bl	8009944 <LSM303AGR_ACC_W_BlockDataUpdate>
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d101      	bne.n	800a010 <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e02c      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 800a010:	2100      	movs	r1, #0
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f7ff ffaa 	bl	8009f6c <LSM303AGR_ACC_W_FifoMode>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d101      	bne.n	800a022 <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e023      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	4a14      	ldr	r2, [pc, #80]	; (800a078 <LSM303AGR_X_Init+0xb0>)
 800a026:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 800a028:	2100      	movs	r1, #0
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7ff fe26 	bl	8009c7c <LSM303AGR_ACC_W_ODR>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	d101      	bne.n	800a03a <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 800a036:	2301      	movs	r3, #1
 800a038:	e017      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800a03a:	2100      	movs	r1, #0
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fa33 	bl	800a4a8 <LSM303AGR_X_Set_FS>
 800a042:	4603      	mov	r3, r0
 800a044:	2b01      	cmp	r3, #1
 800a046:	d101      	bne.n	800a04c <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	e00e      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 800a04c:	f107 030c 	add.w	r3, r7, #12
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 fad0 	bl	800a5f8 <LSM303AGR_X_Set_Axes_Status>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d101      	bne.n	800a062 <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	e003      	b.n	800a06a <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2201      	movs	r2, #1
 800a066:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	0801f9a4 	.word	0x0801f9a4
 800a078:	42c80000 	.word	0x42c80000

0800a07c <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f87c 	bl	800a18e <LSM303AGR_X_Check_WhoAmI>
 800a096:	4603      	mov	r3, r0
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d101      	bne.n	800a0a0 <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 800a09c:	2301      	movs	r3, #1
 800a09e:	e00f      	b.n	800a0c0 <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f000 f836 	bl	800a112 <LSM303AGR_X_Sensor_Disable>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d101      	bne.n	800a0b0 <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	e007      	b.n	800a0c0 <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	f04f 0200 	mov.w	r2, #0
 800a0b6:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	799b      	ldrb	r3, [r3, #6]
 800a0e0:	2b01      	cmp	r3, #1
 800a0e2:	d101      	bne.n	800a0e8 <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	e010      	b.n	800a10a <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	edd3 7a00 	vldr	s15, [r3]
 800a0ee:	eeb0 0a67 	vmov.f32	s0, s15
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 fbec 	bl	800a8d0 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d101      	bne.n	800a102 <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e003      	b.n	800a10a <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2201      	movs	r2, #1
 800a106:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b084      	sub	sp, #16
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	799b      	ldrb	r3, [r3, #6]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d101      	bne.n	800a132 <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	e016      	b.n	800a160 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	4619      	mov	r1, r3
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 f8ca 	bl	800a2d0 <LSM303AGR_X_Get_ODR>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d101      	bne.n	800a146 <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e00c      	b.n	800a160 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 800a146:	2100      	movs	r1, #0
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7ff fd97 	bl	8009c7c <LSM303AGR_ACC_W_ODR>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e003      	b.n	800a160 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f7ff fbc8 	bl	800990a <LSM303AGR_ACC_R_WHO_AM_I>
 800a17a:	4603      	mov	r3, r0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d101      	bne.n	800a184 <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e000      	b.n	800a186 <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 800a184:	2300      	movs	r3, #0
}
 800a186:	4618      	mov	r0, r3
 800a188:	3708      	adds	r7, #8
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b084      	sub	sp, #16
 800a192:	af00      	add	r7, sp, #0
 800a194:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800a196:	2300      	movs	r3, #0
 800a198:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800a19a:	f107 030f 	add.w	r3, r7, #15
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7ff ffe1 	bl	800a168 <LSM303AGR_X_Get_WhoAmI>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d101      	bne.n	800a1b0 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e007      	b.n	800a1c0 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	781a      	ldrb	r2, [r3, #0]
 800a1b4:	7bfb      	ldrb	r3, [r7, #15]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d001      	beq.n	800a1be <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e000      	b.n	800a1c0 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800a1be:	2300      	movs	r3, #0
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b086      	sub	sp, #24
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 800a1d2:	f107 030c 	add.w	r3, r7, #12
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f7ff fc5d 	bl	8009a98 <LSM303AGR_ACC_Get_Acceleration>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e009      	b.n	800a1fc <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 800a1e8:	68fa      	ldr	r2, [r7, #12]
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 800a1ee:	693a      	ldr	r2, [r7, #16]
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 800a1f4:	697a      	ldr	r2, [r7, #20]
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800a1fa:	2300      	movs	r3, #0
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800a20e:	f107 0308 	add.w	r3, r7, #8
 800a212:	4619      	mov	r1, r3
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fa7e 	bl	800a716 <LSM303AGR_X_Get_Axes_Raw>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d101      	bne.n	800a224 <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	e00c      	b.n	800a23e <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800a224:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800a22c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800a234:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800a23c:	2300      	movs	r3, #0
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b084      	sub	sp, #16
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
 800a24e:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 800a250:	f107 030f 	add.w	r3, r7, #15
 800a254:	4619      	mov	r1, r3
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f7ff fe34 	bl	8009ec4 <LSM303AGR_ACC_R_LOWPWR_EN>
 800a25c:	4603      	mov	r3, r0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d101      	bne.n	800a266 <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	e02f      	b.n	800a2c6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 800a266:	f107 030e 	add.w	r3, r7, #14
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff fe45 	bl	8009efc <LSM303AGR_ACC_R_HiRes>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d101      	bne.n	800a27c <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	e024      	b.n	800a2c6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 800a27c:	7bfb      	ldrb	r3, [r7, #15]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d108      	bne.n	800a294 <LSM303AGR_X_Get_Sensitivity+0x4e>
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d105      	bne.n	800a294 <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 800a288:	6839      	ldr	r1, [r7, #0]
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 fbec 	bl	800aa68 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 800a290:	4603      	mov	r3, r0
 800a292:	e018      	b.n	800a2c6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 800a294:	7bfb      	ldrb	r3, [r7, #15]
 800a296:	2b08      	cmp	r3, #8
 800a298:	d108      	bne.n	800a2ac <LSM303AGR_X_Get_Sensitivity+0x66>
 800a29a:	7bbb      	ldrb	r3, [r7, #14]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d105      	bne.n	800a2ac <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 800a2a0:	6839      	ldr	r1, [r7, #0]
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 fc22 	bl	800aaec <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	e00c      	b.n	800a2c6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 800a2ac:	7bfb      	ldrb	r3, [r7, #15]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d108      	bne.n	800a2c4 <LSM303AGR_X_Get_Sensitivity+0x7e>
 800a2b2:	7bbb      	ldrb	r3, [r7, #14]
 800a2b4:	2b08      	cmp	r3, #8
 800a2b6:	d105      	bne.n	800a2c4 <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 800a2b8:	6839      	ldr	r1, [r7, #0]
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 fc58 	bl	800ab70 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	e000      	b.n	800a2c6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 800a2c4:	2301      	movs	r3, #1
  }
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
	...

0800a2d0 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b084      	sub	sp, #16
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800a2da:	f107 030f 	add.w	r3, r7, #15
 800a2de:	4619      	mov	r1, r3
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff fcf8 	bl	8009cd6 <LSM303AGR_ACC_R_ODR>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e045      	b.n	800a37c <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 800a2f0:	7bfb      	ldrb	r3, [r7, #15]
 800a2f2:	2b70      	cmp	r3, #112	; 0x70
 800a2f4:	d038      	beq.n	800a368 <LSM303AGR_X_Get_ODR+0x98>
 800a2f6:	2b70      	cmp	r3, #112	; 0x70
 800a2f8:	dc3a      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a2fa:	2b60      	cmp	r3, #96	; 0x60
 800a2fc:	d030      	beq.n	800a360 <LSM303AGR_X_Get_ODR+0x90>
 800a2fe:	2b60      	cmp	r3, #96	; 0x60
 800a300:	dc36      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a302:	2b50      	cmp	r3, #80	; 0x50
 800a304:	d028      	beq.n	800a358 <LSM303AGR_X_Get_ODR+0x88>
 800a306:	2b50      	cmp	r3, #80	; 0x50
 800a308:	dc32      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a30a:	2b40      	cmp	r3, #64	; 0x40
 800a30c:	d020      	beq.n	800a350 <LSM303AGR_X_Get_ODR+0x80>
 800a30e:	2b40      	cmp	r3, #64	; 0x40
 800a310:	dc2e      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a312:	2b30      	cmp	r3, #48	; 0x30
 800a314:	d018      	beq.n	800a348 <LSM303AGR_X_Get_ODR+0x78>
 800a316:	2b30      	cmp	r3, #48	; 0x30
 800a318:	dc2a      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a31a:	2b20      	cmp	r3, #32
 800a31c:	d010      	beq.n	800a340 <LSM303AGR_X_Get_ODR+0x70>
 800a31e:	2b20      	cmp	r3, #32
 800a320:	dc26      	bgt.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
 800a322:	2b00      	cmp	r3, #0
 800a324:	d002      	beq.n	800a32c <LSM303AGR_X_Get_ODR+0x5c>
 800a326:	2b10      	cmp	r3, #16
 800a328:	d005      	beq.n	800a336 <LSM303AGR_X_Get_ODR+0x66>
 800a32a:	e021      	b.n	800a370 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	f04f 0200 	mov.w	r2, #0
 800a332:	601a      	str	r2, [r3, #0]
      break;
 800a334:	e021      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800a33c:	601a      	str	r2, [r3, #0]
      break;
 800a33e:	e01c      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	4a10      	ldr	r2, [pc, #64]	; (800a384 <LSM303AGR_X_Get_ODR+0xb4>)
 800a344:	601a      	str	r2, [r3, #0]
      break;
 800a346:	e018      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	4a0f      	ldr	r2, [pc, #60]	; (800a388 <LSM303AGR_X_Get_ODR+0xb8>)
 800a34c:	601a      	str	r2, [r3, #0]
      break;
 800a34e:	e014      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	4a0e      	ldr	r2, [pc, #56]	; (800a38c <LSM303AGR_X_Get_ODR+0xbc>)
 800a354:	601a      	str	r2, [r3, #0]
      break;
 800a356:	e010      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	4a0d      	ldr	r2, [pc, #52]	; (800a390 <LSM303AGR_X_Get_ODR+0xc0>)
 800a35c:	601a      	str	r2, [r3, #0]
      break;
 800a35e:	e00c      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	4a0c      	ldr	r2, [pc, #48]	; (800a394 <LSM303AGR_X_Get_ODR+0xc4>)
 800a364:	601a      	str	r2, [r3, #0]
      break;
 800a366:	e008      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	4a0b      	ldr	r2, [pc, #44]	; (800a398 <LSM303AGR_X_Get_ODR+0xc8>)
 800a36c:	601a      	str	r2, [r3, #0]
      break;
 800a36e:	e004      	b.n	800a37a <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	4a0a      	ldr	r2, [pc, #40]	; (800a39c <LSM303AGR_X_Get_ODR+0xcc>)
 800a374:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e000      	b.n	800a37c <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3710      	adds	r7, #16
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	41200000 	.word	0x41200000
 800a388:	41c80000 	.word	0x41c80000
 800a38c:	42480000 	.word	0x42480000
 800a390:	42c80000 	.word	0x42c80000
 800a394:	43480000 	.word	0x43480000
 800a398:	43c80000 	.word	0x43c80000
 800a39c:	bf800000 	.word	0xbf800000

0800a3a0 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	799b      	ldrb	r3, [r3, #6]
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	d109      	bne.n	800a3c8 <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800a3b4:	78fb      	ldrb	r3, [r7, #3]
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 fa11 	bl	800a7e0 <LSM303AGR_X_Set_ODR_When_Enabled>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d10b      	bne.n	800a3dc <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e00a      	b.n	800a3de <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800a3c8:	78fb      	ldrb	r3, [r7, #3]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 fa3d 	bl	800a84c <LSM303AGR_X_Set_ODR_When_Disabled>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	d101      	bne.n	800a3dc <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e000      	b.n	800a3de <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800a3dc:	2300      	movs	r3, #0
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3708      	adds	r7, #8
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}

0800a3e6 <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b082      	sub	sp, #8
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
 800a3ee:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	799b      	ldrb	r3, [r3, #6]
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d109      	bne.n	800a40e <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800a3fa:	ed97 0a00 	vldr	s0, [r7]
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fa66 	bl	800a8d0 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 800a404:	4603      	mov	r3, r0
 800a406:	2b01      	cmp	r3, #1
 800a408:	d10b      	bne.n	800a422 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800a40a:	2301      	movs	r3, #1
 800a40c:	e00a      	b.n	800a424 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800a40e:	ed97 0a00 	vldr	s0, [r7]
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fabc 	bl	800a990 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d101      	bne.n	800a422 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	e000      	b.n	800a424 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800a422:	2300      	movs	r3, #0
}
 800a424:	4618      	mov	r0, r3
 800a426:	3708      	adds	r7, #8
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b084      	sub	sp, #16
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800a436:	f107 030f 	add.w	r3, r7, #15
 800a43a:	4619      	mov	r1, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f7ff fadb 	bl	80099f8 <LSM303AGR_ACC_R_FullScale>
 800a442:	4603      	mov	r3, r0
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e027      	b.n	800a49c <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 800a44c:	7bfb      	ldrb	r3, [r7, #15]
 800a44e:	2b30      	cmp	r3, #48	; 0x30
 800a450:	d019      	beq.n	800a486 <LSM303AGR_X_Get_FS+0x5a>
 800a452:	2b30      	cmp	r3, #48	; 0x30
 800a454:	dc1c      	bgt.n	800a490 <LSM303AGR_X_Get_FS+0x64>
 800a456:	2b20      	cmp	r3, #32
 800a458:	d010      	beq.n	800a47c <LSM303AGR_X_Get_FS+0x50>
 800a45a:	2b20      	cmp	r3, #32
 800a45c:	dc18      	bgt.n	800a490 <LSM303AGR_X_Get_FS+0x64>
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d002      	beq.n	800a468 <LSM303AGR_X_Get_FS+0x3c>
 800a462:	2b10      	cmp	r3, #16
 800a464:	d005      	beq.n	800a472 <LSM303AGR_X_Get_FS+0x46>
 800a466:	e013      	b.n	800a490 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a46e:	601a      	str	r2, [r3, #0]
      break;
 800a470:	e013      	b.n	800a49a <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800a478:	601a      	str	r2, [r3, #0]
      break;
 800a47a:	e00e      	b.n	800a49a <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800a482:	601a      	str	r2, [r3, #0]
      break;
 800a484:	e009      	b.n	800a49a <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800a48c:	601a      	str	r2, [r3, #0]
      break;
 800a48e:	e004      	b.n	800a49a <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	4a04      	ldr	r2, [pc, #16]	; (800a4a4 <LSM303AGR_X_Get_FS+0x78>)
 800a494:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e000      	b.n	800a49c <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	bf800000 	.word	0xbf800000

0800a4a8 <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 800a4b4:	78fb      	ldrb	r3, [r7, #3]
 800a4b6:	2b04      	cmp	r3, #4
 800a4b8:	d00c      	beq.n	800a4d4 <LSM303AGR_X_Set_FS+0x2c>
 800a4ba:	2b04      	cmp	r3, #4
 800a4bc:	dc0d      	bgt.n	800a4da <LSM303AGR_X_Set_FS+0x32>
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d002      	beq.n	800a4c8 <LSM303AGR_X_Set_FS+0x20>
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d003      	beq.n	800a4ce <LSM303AGR_X_Set_FS+0x26>
 800a4c6:	e008      	b.n	800a4da <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
      break;
 800a4cc:	e007      	b.n	800a4de <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 800a4ce:	2310      	movs	r3, #16
 800a4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d2:	e004      	b.n	800a4de <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 800a4d4:	2320      	movs	r3, #32
 800a4d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d8:	e001      	b.n	800a4de <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	e00a      	b.n	800a4f4 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 800a4de:	7bfb      	ldrb	r3, [r7, #15]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7ff fa5b 	bl	800999e <LSM303AGR_ACC_W_FullScale>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d101      	bne.n	800a4f2 <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	e000      	b.n	800a4f4 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b084      	sub	sp, #16
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 800a508:	edd7 7a00 	vldr	s15, [r7]
 800a50c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a510:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a518:	d801      	bhi.n	800a51e <LSM303AGR_X_Set_FS_Value+0x22>
 800a51a:	2300      	movs	r3, #0
 800a51c:	e016      	b.n	800a54c <LSM303AGR_X_Set_FS_Value+0x50>
 800a51e:	edd7 7a00 	vldr	s15, [r7]
 800a522:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800a526:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a52a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a52e:	d801      	bhi.n	800a534 <LSM303AGR_X_Set_FS_Value+0x38>
 800a530:	2310      	movs	r3, #16
 800a532:	e00b      	b.n	800a54c <LSM303AGR_X_Set_FS_Value+0x50>
 800a534:	edd7 7a00 	vldr	s15, [r7]
 800a538:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800a53c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a544:	d801      	bhi.n	800a54a <LSM303AGR_X_Set_FS_Value+0x4e>
 800a546:	2320      	movs	r3, #32
 800a548:	e000      	b.n	800a54c <LSM303AGR_X_Set_FS_Value+0x50>
 800a54a:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 800a54c:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 800a54e:	7bfb      	ldrb	r3, [r7, #15]
 800a550:	4619      	mov	r1, r3
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7ff fa23 	bl	800999e <LSM303AGR_ACC_W_FullScale>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d101      	bne.n	800a562 <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	e000      	b.n	800a564 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 800a576:	f107 030f 	add.w	r3, r7, #15
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7ff fbf3 	bl	8009d68 <LSM303AGR_ACC_R_XEN>
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d101      	bne.n	800a58c <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a588:	2301      	movs	r3, #1
 800a58a:	e031      	b.n	800a5f0 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 800a58c:	f107 030e 	add.w	r3, r7, #14
 800a590:	4619      	mov	r1, r3
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f7ff fc31 	bl	8009dfa <LSM303AGR_ACC_R_YEN>
 800a598:	4603      	mov	r3, r0
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d101      	bne.n	800a5a2 <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e026      	b.n	800a5f0 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 800a5a2:	f107 030d 	add.w	r3, r7, #13
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f7ff fc6f 	bl	8009e8c <LSM303AGR_ACC_R_ZEN>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e01b      	b.n	800a5f0 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 800a5b8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	bf0c      	ite	eq
 800a5be:	2301      	moveq	r3, #1
 800a5c0:	2300      	movne	r3, #0
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 800a5ca:	7bbb      	ldrb	r3, [r7, #14]
 800a5cc:	2b02      	cmp	r3, #2
 800a5ce:	bf0c      	ite	eq
 800a5d0:	2301      	moveq	r3, #1
 800a5d2:	2300      	movne	r3, #0
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 800a5dc:	7b7b      	ldrb	r3, [r7, #13]
 800a5de:	2b04      	cmp	r3, #4
 800a5e0:	bf0c      	ite	eq
 800a5e2:	2301      	moveq	r3, #1
 800a5e4:	2300      	movne	r3, #0
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	3302      	adds	r3, #2
 800a5ec:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b082      	sub	sp, #8
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 800a606:	2b01      	cmp	r3, #1
 800a608:	bf0c      	ite	eq
 800a60a:	2301      	moveq	r3, #1
 800a60c:	2300      	movne	r3, #0
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	4619      	mov	r1, r3
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7ff fb7b 	bl	8009d0e <LSM303AGR_ACC_W_XEN>
 800a618:	4603      	mov	r3, r0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d101      	bne.n	800a622 <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 800a61e:	2301      	movs	r3, #1
 800a620:	e022      	b.n	800a668 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	3301      	adds	r3, #1
 800a626:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d101      	bne.n	800a630 <LSM303AGR_X_Set_Axes_Status+0x38>
 800a62c:	2302      	movs	r3, #2
 800a62e:	e000      	b.n	800a632 <LSM303AGR_X_Set_Axes_Status+0x3a>
 800a630:	2300      	movs	r3, #0
 800a632:	4619      	mov	r1, r3
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f7ff fbb3 	bl	8009da0 <LSM303AGR_ACC_W_YEN>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d101      	bne.n	800a644 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 800a640:	2301      	movs	r3, #1
 800a642:	e011      	b.n	800a668 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	3302      	adds	r3, #2
 800a648:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	d101      	bne.n	800a652 <LSM303AGR_X_Set_Axes_Status+0x5a>
 800a64e:	2304      	movs	r3, #4
 800a650:	e000      	b.n	800a654 <LSM303AGR_X_Set_Axes_Status+0x5c>
 800a652:	2300      	movs	r3, #0
 800a654:	4619      	mov	r1, r3
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f7ff fbeb 	bl	8009e32 <LSM303AGR_ACC_W_ZEN>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d101      	bne.n	800a666 <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 800a662:	2301      	movs	r3, #1
 800a664:	e000      	b.n	800a668 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	460b      	mov	r3, r1
 800a67a:	607a      	str	r2, [r7, #4]
 800a67c:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800a67e:	7af9      	ldrb	r1, [r7, #11]
 800a680:	2301      	movs	r3, #1
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	68f8      	ldr	r0, [r7, #12]
 800a686:	f7ff f91f 	bl	80098c8 <LSM303AGR_ACC_ReadReg>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d101      	bne.n	800a694 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e000      	b.n	800a696 <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b082      	sub	sp, #8
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	70fb      	strb	r3, [r7, #3]
 800a6aa:	4613      	mov	r3, r2
 800a6ac:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800a6ae:	1cba      	adds	r2, r7, #2
 800a6b0:	78f9      	ldrb	r1, [r7, #3]
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f7ff f8e6 	bl	8009886 <LSM303AGR_ACC_WriteReg>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d101      	bne.n	800a6c4 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	e000      	b.n	800a6c6 <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800a6c4:	2300      	movs	r3, #0
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3708      	adds	r7, #8
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}

0800a6ce <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b084      	sub	sp, #16
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
 800a6d6:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 800a6d8:	f107 030f 	add.w	r3, r7, #15
 800a6dc:	4619      	mov	r1, r3
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f7ff fc28 	bl	8009f34 <LSM303AGR_ACC_R_XDataAvail>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d101      	bne.n	800a6ee <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e00f      	b.n	800a70e <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800a6ee:	7bfb      	ldrb	r3, [r7, #15]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d005      	beq.n	800a700 <LSM303AGR_X_Get_DRDY_Status+0x32>
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d107      	bne.n	800a708 <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	701a      	strb	r2, [r3, #0]
      break;
 800a6fe:	e005      	b.n	800a70c <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	2200      	movs	r2, #0
 800a704:	701a      	strb	r2, [r3, #0]
      break;
 800a706:	e001      	b.n	800a70c <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a708:	2301      	movs	r3, #1
 800a70a:	e000      	b.n	800a70e <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800a70c:	2300      	movs	r3, #0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b086      	sub	sp, #24
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 800a720:	2300      	movs	r3, #0
 800a722:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 800a724:	f107 030e 	add.w	r3, r7, #14
 800a728:	4619      	mov	r1, r3
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7ff fbe6 	bl	8009efc <LSM303AGR_ACC_R_HiRes>
 800a730:	4603      	mov	r3, r0
 800a732:	2b00      	cmp	r3, #0
 800a734:	d101      	bne.n	800a73a <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 800a736:	2301      	movs	r3, #1
 800a738:	e04e      	b.n	800a7d8 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 800a73a:	f107 030f 	add.w	r3, r7, #15
 800a73e:	4619      	mov	r1, r3
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f7ff fbbf 	bl	8009ec4 <LSM303AGR_ACC_R_LOWPWR_EN>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d101      	bne.n	800a750 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 800a74c:	2301      	movs	r3, #1
 800a74e:	e043      	b.n	800a7d8 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800a750:	7bfb      	ldrb	r3, [r7, #15]
 800a752:	2b08      	cmp	r3, #8
 800a754:	d105      	bne.n	800a762 <LSM303AGR_X_Get_Axes_Raw+0x4c>
 800a756:	7bbb      	ldrb	r3, [r7, #14]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d102      	bne.n	800a762 <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 800a75c:	2308      	movs	r3, #8
 800a75e:	75fb      	strb	r3, [r7, #23]
 800a760:	e013      	b.n	800a78a <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800a762:	7bfb      	ldrb	r3, [r7, #15]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d105      	bne.n	800a774 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 800a768:	7bbb      	ldrb	r3, [r7, #14]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d102      	bne.n	800a774 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 800a76e:	2306      	movs	r3, #6
 800a770:	75fb      	strb	r3, [r7, #23]
 800a772:	e00a      	b.n	800a78a <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 800a774:	7bfb      	ldrb	r3, [r7, #15]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d105      	bne.n	800a786 <LSM303AGR_X_Get_Axes_Raw+0x70>
 800a77a:	7bbb      	ldrb	r3, [r7, #14]
 800a77c:	2b08      	cmp	r3, #8
 800a77e:	d102      	bne.n	800a786 <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 800a780:	2304      	movs	r3, #4
 800a782:	75fb      	strb	r3, [r7, #23]
 800a784:	e001      	b.n	800a78a <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 800a786:	2301      	movs	r3, #1
 800a788:	e026      	b.n	800a7d8 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 800a78a:	f107 0310 	add.w	r3, r7, #16
 800a78e:	4619      	mov	r1, r3
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f7ff f94d 	bl	8009a30 <LSM303AGR_ACC_Get_Raw_Acceleration>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 800a79c:	2301      	movs	r3, #1
 800a79e:	e01b      	b.n	800a7d8 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 800a7a0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	7dfb      	ldrb	r3, [r7, #23]
 800a7a8:	fa42 f303 	asr.w	r3, r2, r3
 800a7ac:	b21a      	sxth	r2, r3
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 800a7b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	7dfb      	ldrb	r3, [r7, #23]
 800a7ba:	411a      	asrs	r2, r3
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	3302      	adds	r3, #2
 800a7c0:	b212      	sxth	r2, r2
 800a7c2:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 800a7c4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	7dfb      	ldrb	r3, [r7, #23]
 800a7cc:	411a      	asrs	r2, r3
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	b212      	sxth	r2, r2
 800a7d4:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800a7d6:	2300      	movs	r3, #0
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3718      	adds	r7, #24
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 800a7ec:	78fb      	ldrb	r3, [r7, #3]
 800a7ee:	2b04      	cmp	r3, #4
 800a7f0:	d81b      	bhi.n	800a82a <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 800a7f2:	a201      	add	r2, pc, #4	; (adr r2, 800a7f8 <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 800a7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f8:	0800a80d 	.word	0x0800a80d
 800a7fc:	0800a813 	.word	0x0800a813
 800a800:	0800a819 	.word	0x0800a819
 800a804:	0800a81f 	.word	0x0800a81f
 800a808:	0800a825 	.word	0x0800a825
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 800a80c:	2310      	movs	r3, #16
 800a80e:	73fb      	strb	r3, [r7, #15]
      break;
 800a810:	e00d      	b.n	800a82e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 800a812:	2320      	movs	r3, #32
 800a814:	73fb      	strb	r3, [r7, #15]
      break;
 800a816:	e00a      	b.n	800a82e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 800a818:	2330      	movs	r3, #48	; 0x30
 800a81a:	73fb      	strb	r3, [r7, #15]
      break;
 800a81c:	e007      	b.n	800a82e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 800a81e:	2340      	movs	r3, #64	; 0x40
 800a820:	73fb      	strb	r3, [r7, #15]
      break;
 800a822:	e004      	b.n	800a82e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 800a824:	2350      	movs	r3, #80	; 0x50
 800a826:	73fb      	strb	r3, [r7, #15]
      break;
 800a828:	e001      	b.n	800a82e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e00a      	b.n	800a844 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
 800a830:	4619      	mov	r1, r3
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f7ff fa22 	bl	8009c7c <LSM303AGR_ACC_W_ODR>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d101      	bne.n	800a842 <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	e000      	b.n	800a844 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800a842:	2300      	movs	r3, #0
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	460b      	mov	r3, r1
 800a856:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800a864:	78fb      	ldrb	r3, [r7, #3]
 800a866:	2b04      	cmp	r3, #4
 800a868:	d821      	bhi.n	800a8ae <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 800a86a:	a201      	add	r2, pc, #4	; (adr r2, 800a870 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 800a86c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a870:	0800a885 	.word	0x0800a885
 800a874:	0800a88f 	.word	0x0800a88f
 800a878:	0800a897 	.word	0x0800a897
 800a87c:	0800a89f 	.word	0x0800a89f
 800a880:	0800a8a7 	.word	0x0800a8a7
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800a88a:	601a      	str	r2, [r3, #0]
      break;
 800a88c:	e011      	b.n	800a8b2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	4a0b      	ldr	r2, [pc, #44]	; (800a8c0 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 800a892:	601a      	str	r2, [r3, #0]
      break;
 800a894:	e00d      	b.n	800a8b2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	4a0a      	ldr	r2, [pc, #40]	; (800a8c4 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 800a89a:	601a      	str	r2, [r3, #0]
      break;
 800a89c:	e009      	b.n	800a8b2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	4a09      	ldr	r2, [pc, #36]	; (800a8c8 <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 800a8a2:	601a      	str	r2, [r3, #0]
      break;
 800a8a4:	e005      	b.n	800a8b2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	4a08      	ldr	r2, [pc, #32]	; (800a8cc <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 800a8aa:	601a      	str	r2, [r3, #0]
      break;
 800a8ac:	e001      	b.n	800a8b2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e000      	b.n	800a8b4 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr
 800a8c0:	41200000 	.word	0x41200000
 800a8c4:	41c80000 	.word	0x41c80000
 800a8c8:	42480000 	.word	0x42480000
 800a8cc:	42c80000 	.word	0x42c80000

0800a8d0 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 800a8dc:	edd7 7a00 	vldr	s15, [r7]
 800a8e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ec:	d801      	bhi.n	800a8f2 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 800a8ee:	2310      	movs	r3, #16
 800a8f0:	e037      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a8f2:	edd7 7a00 	vldr	s15, [r7]
 800a8f6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a8fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a902:	d801      	bhi.n	800a908 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 800a904:	2320      	movs	r3, #32
 800a906:	e02c      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a908:	edd7 7a00 	vldr	s15, [r7]
 800a90c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800a910:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a918:	d801      	bhi.n	800a91e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 800a91a:	2330      	movs	r3, #48	; 0x30
 800a91c:	e021      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a91e:	edd7 7a00 	vldr	s15, [r7]
 800a922:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800a984 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 800a926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a92e:	d801      	bhi.n	800a934 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 800a930:	2340      	movs	r3, #64	; 0x40
 800a932:	e016      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a934:	edd7 7a00 	vldr	s15, [r7]
 800a938:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800a988 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 800a93c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a944:	d801      	bhi.n	800a94a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 800a946:	2350      	movs	r3, #80	; 0x50
 800a948:	e00b      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a94a:	edd7 7a00 	vldr	s15, [r7]
 800a94e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800a98c <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 800a952:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a95a:	d801      	bhi.n	800a960 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 800a95c:	2360      	movs	r3, #96	; 0x60
 800a95e:	e000      	b.n	800a962 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 800a960:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 800a962:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 800a964:	7bfb      	ldrb	r3, [r7, #15]
 800a966:	4619      	mov	r1, r3
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f7ff f987 	bl	8009c7c <LSM303AGR_ACC_W_ODR>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d101      	bne.n	800a978 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	e000      	b.n	800a97a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 800a978:	2300      	movs	r3, #0
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	42480000 	.word	0x42480000
 800a988:	42c80000 	.word	0x42c80000
 800a98c:	43480000 	.word	0x43480000

0800a990 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	689b      	ldr	r3, [r3, #8]
 800a9a0:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 800a9a8:	edd7 7a00 	vldr	s15, [r7]
 800a9ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a9b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9b8:	d802      	bhi.n	800a9c0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 800a9ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800a9be:	e037      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 800a9c0:	edd7 7a00 	vldr	s15, [r7]
 800a9c4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800a9c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9d0:	d801      	bhi.n	800a9d6 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 800a9d2:	4b1c      	ldr	r3, [pc, #112]	; (800aa44 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 800a9d4:	e02c      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 800a9d6:	edd7 7a00 	vldr	s15, [r7]
 800a9da:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800a9de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e6:	d801      	bhi.n	800a9ec <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 800a9e8:	4b17      	ldr	r3, [pc, #92]	; (800aa48 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 800a9ea:	e021      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 800a9ec:	edd7 7a00 	vldr	s15, [r7]
 800a9f0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800aa4c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 800a9f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a9f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9fc:	d801      	bhi.n	800aa02 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 800a9fe:	4b14      	ldr	r3, [pc, #80]	; (800aa50 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 800aa00:	e016      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 800aa02:	edd7 7a00 	vldr	s15, [r7]
 800aa06:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800aa54 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 800aa0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aa0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa12:	d801      	bhi.n	800aa18 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 800aa14:	4b10      	ldr	r3, [pc, #64]	; (800aa58 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 800aa16:	e00b      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 800aa18:	edd7 7a00 	vldr	s15, [r7]
 800aa1c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800aa5c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 800aa20:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aa24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa28:	d801      	bhi.n	800aa2e <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 800aa2a:	4b0d      	ldr	r3, [pc, #52]	; (800aa60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 800aa2c:	e000      	b.n	800aa30 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 800aa2e:	4b0d      	ldr	r3, [pc, #52]	; (800aa64 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 800aa34:	2300      	movs	r3, #0
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3714      	adds	r7, #20
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	41200000 	.word	0x41200000
 800aa48:	41c80000 	.word	0x41c80000
 800aa4c:	42480000 	.word	0x42480000
 800aa50:	42480000 	.word	0x42480000
 800aa54:	42c80000 	.word	0x42c80000
 800aa58:	42c80000 	.word	0x42c80000
 800aa5c:	43480000 	.word	0x43480000
 800aa60:	43480000 	.word	0x43480000
 800aa64:	43c80000 	.word	0x43c80000

0800aa68 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800aa72:	f107 030f 	add.w	r3, r7, #15
 800aa76:	4619      	mov	r1, r3
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7fe ffbd 	bl	80099f8 <LSM303AGR_ACC_R_FullScale>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d101      	bne.n	800aa88 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 800aa84:	2301      	movs	r3, #1
 800aa86:	e023      	b.n	800aad0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800aa88:	7bfb      	ldrb	r3, [r7, #15]
 800aa8a:	2b30      	cmp	r3, #48	; 0x30
 800aa8c:	d016      	beq.n	800aabc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 800aa8e:	2b30      	cmp	r3, #48	; 0x30
 800aa90:	dc18      	bgt.n	800aac4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 800aa92:	2b20      	cmp	r3, #32
 800aa94:	d00e      	beq.n	800aab4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 800aa96:	2b20      	cmp	r3, #32
 800aa98:	dc14      	bgt.n	800aac4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d002      	beq.n	800aaa4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 800aa9e:	2b10      	cmp	r3, #16
 800aaa0:	d004      	beq.n	800aaac <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 800aaa2:	e00f      	b.n	800aac4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	4a0c      	ldr	r2, [pc, #48]	; (800aad8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 800aaa8:	601a      	str	r2, [r3, #0]
      break;
 800aaaa:	e010      	b.n	800aace <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	4a0b      	ldr	r2, [pc, #44]	; (800aadc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 800aab0:	601a      	str	r2, [r3, #0]
      break;
 800aab2:	e00c      	b.n	800aace <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	4a0a      	ldr	r2, [pc, #40]	; (800aae0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 800aab8:	601a      	str	r2, [r3, #0]
      break;
 800aaba:	e008      	b.n	800aace <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	4a09      	ldr	r2, [pc, #36]	; (800aae4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 800aac0:	601a      	str	r2, [r3, #0]
      break;
 800aac2:	e004      	b.n	800aace <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	4a08      	ldr	r2, [pc, #32]	; (800aae8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 800aac8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e000      	b.n	800aad0 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	4079999a 	.word	0x4079999a
 800aadc:	40fa3d71 	.word	0x40fa3d71
 800aae0:	417a147b 	.word	0x417a147b
 800aae4:	423b999a 	.word	0x423b999a
 800aae8:	bf800000 	.word	0xbf800000

0800aaec <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800aaf6:	f107 030f 	add.w	r3, r7, #15
 800aafa:	4619      	mov	r1, r3
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f7fe ff7b 	bl	80099f8 <LSM303AGR_ACC_R_FullScale>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d101      	bne.n	800ab0c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	e023      	b.n	800ab54 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
 800ab0e:	2b30      	cmp	r3, #48	; 0x30
 800ab10:	d016      	beq.n	800ab40 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 800ab12:	2b30      	cmp	r3, #48	; 0x30
 800ab14:	dc18      	bgt.n	800ab48 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800ab16:	2b20      	cmp	r3, #32
 800ab18:	d00e      	beq.n	800ab38 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 800ab1a:	2b20      	cmp	r3, #32
 800ab1c:	dc14      	bgt.n	800ab48 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d002      	beq.n	800ab28 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 800ab22:	2b10      	cmp	r3, #16
 800ab24:	d004      	beq.n	800ab30 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 800ab26:	e00f      	b.n	800ab48 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	4a0c      	ldr	r2, [pc, #48]	; (800ab5c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 800ab2c:	601a      	str	r2, [r3, #0]
      break;
 800ab2e:	e010      	b.n	800ab52 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	4a0b      	ldr	r2, [pc, #44]	; (800ab60 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 800ab34:	601a      	str	r2, [r3, #0]
      break;
 800ab36:	e00c      	b.n	800ab52 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	4a0a      	ldr	r2, [pc, #40]	; (800ab64 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 800ab3c:	601a      	str	r2, [r3, #0]
      break;
 800ab3e:	e008      	b.n	800ab52 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	4a09      	ldr	r2, [pc, #36]	; (800ab68 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 800ab44:	601a      	str	r2, [r3, #0]
      break;
 800ab46:	e004      	b.n	800ab52 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	4a08      	ldr	r2, [pc, #32]	; (800ab6c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 800ab4c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e000      	b.n	800ab54 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 800ab52:	2300      	movs	r3, #0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3710      	adds	r7, #16
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}
 800ab5c:	417a147b 	.word	0x417a147b
 800ab60:	41fa147b 	.word	0x41fa147b
 800ab64:	427a147b 	.word	0x427a147b
 800ab68:	433b947b 	.word	0x433b947b
 800ab6c:	bf800000 	.word	0xbf800000

0800ab70 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 800ab7a:	f107 030f 	add.w	r3, r7, #15
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f7fe ff39 	bl	80099f8 <LSM303AGR_ACC_R_FullScale>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e023      	b.n	800abd8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800ab90:	7bfb      	ldrb	r3, [r7, #15]
 800ab92:	2b30      	cmp	r3, #48	; 0x30
 800ab94:	d016      	beq.n	800abc4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 800ab96:	2b30      	cmp	r3, #48	; 0x30
 800ab98:	dc18      	bgt.n	800abcc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 800ab9a:	2b20      	cmp	r3, #32
 800ab9c:	d00e      	beq.n	800abbc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 800ab9e:	2b20      	cmp	r3, #32
 800aba0:	dc14      	bgt.n	800abcc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d002      	beq.n	800abac <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 800aba6:	2b10      	cmp	r3, #16
 800aba8:	d004      	beq.n	800abb4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 800abaa:	e00f      	b.n	800abcc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	4a0c      	ldr	r2, [pc, #48]	; (800abe0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 800abb0:	601a      	str	r2, [r3, #0]
      break;
 800abb2:	e010      	b.n	800abd6 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	4a0b      	ldr	r2, [pc, #44]	; (800abe4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 800abb8:	601a      	str	r2, [r3, #0]
      break;
 800abba:	e00c      	b.n	800abd6 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	4a0a      	ldr	r2, [pc, #40]	; (800abe8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 800abc0:	601a      	str	r2, [r3, #0]
      break;
 800abc2:	e008      	b.n	800abd6 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	4a09      	ldr	r2, [pc, #36]	; (800abec <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 800abc8:	601a      	str	r2, [r3, #0]
      break;
 800abca:	e004      	b.n	800abd6 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	4a08      	ldr	r2, [pc, #32]	; (800abf0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 800abd0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	e000      	b.n	800abd8 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3710      	adds	r7, #16
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	3f7ae148 	.word	0x3f7ae148
 800abe4:	3ff9999a 	.word	0x3ff9999a
 800abe8:	4079999a 	.word	0x4079999a
 800abec:	413b851f 	.word	0x413b851f
 800abf0:	bf800000 	.word	0xbf800000

0800abf4 <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b084      	sub	sp, #16
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	60f8      	str	r0, [r7, #12]
 800abfc:	607a      	str	r2, [r7, #4]
 800abfe:	461a      	mov	r2, r3
 800ac00:	460b      	mov	r3, r1
 800ac02:	72fb      	strb	r3, [r7, #11]
 800ac04:	4613      	mov	r3, r2
 800ac06:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 800ac08:	893b      	ldrh	r3, [r7, #8]
 800ac0a:	7af9      	ldrb	r1, [r7, #11]
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f7fb fe53 	bl	80068ba <Sensor_IO_Read>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d001      	beq.n	800ac1e <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	e000      	b.n	800ac20 <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800ac1e:	2301      	movs	r3, #1
  }
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3710      	adds	r7, #16
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	607a      	str	r2, [r7, #4]
 800ac32:	461a      	mov	r2, r3
 800ac34:	460b      	mov	r3, r1
 800ac36:	72fb      	strb	r3, [r7, #11]
 800ac38:	4613      	mov	r3, r2
 800ac3a:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 800ac3c:	893b      	ldrh	r3, [r7, #8]
 800ac3e:	7af9      	ldrb	r1, [r7, #11]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f7fb fe24 	bl	8006890 <Sensor_IO_Write>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d001      	beq.n	800ac52 <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	e000      	b.n	800ac54 <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800ac52:	2301      	movs	r3, #1
  }
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3710      	adds	r7, #16
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}

0800ac5c <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b082      	sub	sp, #8
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
 800ac64:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 800ac66:	2301      	movs	r3, #1
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	210f      	movs	r1, #15
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f7ff ffc1 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d101      	bne.n	800ac7c <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	e008      	b.n	800ac8e <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	781a      	ldrb	r2, [r3, #0]
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	781a      	ldrb	r2, [r3, #0]
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ac8c:	2301      	movs	r3, #1
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3708      	adds	r7, #8
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b084      	sub	sp, #16
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
 800ac9e:	460b      	mov	r3, r1
 800aca0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 800aca2:	f107 020f 	add.w	r2, r7, #15
 800aca6:	2301      	movs	r3, #1
 800aca8:	2112      	movs	r1, #18
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f7ff ffa2 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d101      	bne.n	800acba <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 800acb6:	2300      	movs	r3, #0
 800acb8:	e016      	b.n	800ace8 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 800acba:	7bfb      	ldrb	r3, [r7, #15]
 800acbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800acc4:	7bfa      	ldrb	r2, [r7, #15]
 800acc6:	78fb      	ldrb	r3, [r7, #3]
 800acc8:	4313      	orrs	r3, r2
 800acca:	b2db      	uxtb	r3, r3
 800accc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 800acce:	f107 020f 	add.w	r2, r7, #15
 800acd2:	2301      	movs	r3, #1
 800acd4:	2112      	movs	r1, #18
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f7ff ffa6 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800acdc:	4603      	mov	r3, r0
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 800ace2:	2300      	movs	r3, #0
 800ace4:	e000      	b.n	800ace8 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 800ace6:	2301      	movs	r3, #1
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3710      	adds	r7, #16
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	460b      	mov	r3, r1
 800acfa:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 800acfc:	f107 020f 	add.w	r2, r7, #15
 800ad00:	2301      	movs	r3, #1
 800ad02:	2110      	movs	r1, #16
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f7ff ff75 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d101      	bne.n	800ad14 <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 800ad10:	2300      	movs	r3, #0
 800ad12:	e016      	b.n	800ad42 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	f023 030c 	bic.w	r3, r3, #12
 800ad1a:	b2db      	uxtb	r3, r3
 800ad1c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ad1e:	7bfa      	ldrb	r2, [r7, #15]
 800ad20:	78fb      	ldrb	r3, [r7, #3]
 800ad22:	4313      	orrs	r3, r2
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 800ad28:	f107 020f 	add.w	r2, r7, #15
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	2110      	movs	r1, #16
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f7ff ff79 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d101      	bne.n	800ad40 <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	e000      	b.n	800ad42 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 800ad40:	2301      	movs	r3, #1
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b082      	sub	sp, #8
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
 800ad52:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 800ad54:	2301      	movs	r3, #1
 800ad56:	683a      	ldr	r2, [r7, #0]
 800ad58:	2110      	movs	r1, #16
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f7ff ff4a 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d101      	bne.n	800ad6a <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 800ad66:	2300      	movs	r3, #0
 800ad68:	e007      	b.n	800ad7a <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	781b      	ldrb	r3, [r3, #0]
 800ad6e:	f003 030c 	and.w	r3, r3, #12
 800ad72:	b2da      	uxtb	r2, r3
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ad78:	2301      	movs	r3, #1
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3708      	adds	r7, #8
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}

0800ad82 <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 800ad82:	b580      	push	{r7, lr}
 800ad84:	b084      	sub	sp, #16
 800ad86:	af00      	add	r7, sp, #0
 800ad88:	6078      	str	r0, [r7, #4]
 800ad8a:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 800ad8c:	2302      	movs	r3, #2
 800ad8e:	733b      	strb	r3, [r7, #12]

  k = 0;
 800ad90:	2300      	movs	r3, #0
 800ad92:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800ad94:	2300      	movs	r3, #0
 800ad96:	73fb      	strb	r3, [r7, #15]
 800ad98:	e01e      	b.n	800add8 <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	73bb      	strb	r3, [r7, #14]
 800ad9e:	e014      	b.n	800adca <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 800ada0:	7b7b      	ldrb	r3, [r7, #13]
 800ada2:	3328      	adds	r3, #40	; 0x28
 800ada4:	b2d9      	uxtb	r1, r3
 800ada6:	7b7b      	ldrb	r3, [r7, #13]
 800ada8:	683a      	ldr	r2, [r7, #0]
 800adaa:	441a      	add	r2, r3
 800adac:	2301      	movs	r3, #1
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f7ff ff20 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d101      	bne.n	800adbe <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 800adba:	2300      	movs	r3, #0
 800adbc:	e010      	b.n	800ade0 <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 800adbe:	7b7b      	ldrb	r3, [r7, #13]
 800adc0:	3301      	adds	r3, #1
 800adc2:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800adc4:	7bbb      	ldrb	r3, [r7, #14]
 800adc6:	3301      	adds	r3, #1
 800adc8:	73bb      	strb	r3, [r7, #14]
 800adca:	7bba      	ldrb	r2, [r7, #14]
 800adcc:	7b3b      	ldrb	r3, [r7, #12]
 800adce:	429a      	cmp	r2, r3
 800add0:	d3e6      	bcc.n	800ada0 <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 800add2:	7bfb      	ldrb	r3, [r7, #15]
 800add4:	3301      	adds	r3, #1
 800add6:	73fb      	strb	r3, [r7, #15]
 800add8:	7bfb      	ldrb	r3, [r7, #15]
 800adda:	2b02      	cmp	r3, #2
 800addc:	d9dd      	bls.n	800ad9a <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800adde:	2301      	movs	r3, #1
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	460b      	mov	r3, r1
 800adf2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 800adf4:	f107 020f 	add.w	r2, r7, #15
 800adf8:	2301      	movs	r3, #1
 800adfa:	2110      	movs	r1, #16
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f7ff fef9 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d101      	bne.n	800ae0c <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	e016      	b.n	800ae3a <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 800ae0c:	7bfb      	ldrb	r3, [r7, #15]
 800ae0e:	f003 030f 	and.w	r3, r3, #15
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ae16:	7bfa      	ldrb	r2, [r7, #15]
 800ae18:	78fb      	ldrb	r3, [r7, #3]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 800ae20:	f107 020f 	add.w	r2, r7, #15
 800ae24:	2301      	movs	r3, #1
 800ae26:	2110      	movs	r1, #16
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f7ff fefd 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d101      	bne.n	800ae38 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 800ae34:	2300      	movs	r3, #0
 800ae36:	e000      	b.n	800ae3a <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 800ae38:	2301      	movs	r3, #1
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3710      	adds	r7, #16
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}

0800ae42 <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b082      	sub	sp, #8
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
 800ae4a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	2110      	movs	r1, #16
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f7ff fece 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d101      	bne.n	800ae62 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	e007      	b.n	800ae72 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	f023 030f 	bic.w	r3, r3, #15
 800ae6a:	b2da      	uxtb	r2, r3
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ae70:	2301      	movs	r3, #1
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3708      	adds	r7, #8
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}

0800ae7a <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 800ae7a:	b580      	push	{r7, lr}
 800ae7c:	b084      	sub	sp, #16
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
 800ae82:	460b      	mov	r3, r1
 800ae84:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800ae86:	f107 020f 	add.w	r2, r7, #15
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	2111      	movs	r1, #17
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f7ff feb0 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ae94:	4603      	mov	r3, r0
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d101      	bne.n	800ae9e <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	e016      	b.n	800aecc <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 800ae9e:	7bfb      	ldrb	r3, [r7, #15]
 800aea0:	f023 030c 	bic.w	r3, r3, #12
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aea8:	7bfa      	ldrb	r2, [r7, #15]
 800aeaa:	78fb      	ldrb	r3, [r7, #3]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800aeb2:	f107 020f 	add.w	r2, r7, #15
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	2111      	movs	r1, #17
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f7ff feb4 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d101      	bne.n	800aeca <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 800aec6:	2300      	movs	r3, #0
 800aec8:	e000      	b.n	800aecc <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 800aeca:	2301      	movs	r3, #1
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800aede:	2301      	movs	r3, #1
 800aee0:	683a      	ldr	r2, [r7, #0]
 800aee2:	2111      	movs	r1, #17
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7ff fe85 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 800aef0:	2300      	movs	r3, #0
 800aef2:	e007      	b.n	800af04 <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	f003 030c 	and.w	r3, r3, #12
 800aefc:	b2da      	uxtb	r2, r3
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800af02:	2301      	movs	r3, #1
}
 800af04:	4618      	mov	r0, r3
 800af06:	3708      	adds	r7, #8
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 800af16:	2302      	movs	r3, #2
 800af18:	733b      	strb	r3, [r7, #12]

  k = 0;
 800af1a:	2300      	movs	r3, #0
 800af1c:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800af1e:	2300      	movs	r3, #0
 800af20:	73fb      	strb	r3, [r7, #15]
 800af22:	e01e      	b.n	800af62 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800af24:	2300      	movs	r3, #0
 800af26:	73bb      	strb	r3, [r7, #14]
 800af28:	e014      	b.n	800af54 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 800af2a:	7b7b      	ldrb	r3, [r7, #13]
 800af2c:	3322      	adds	r3, #34	; 0x22
 800af2e:	b2d9      	uxtb	r1, r3
 800af30:	7b7b      	ldrb	r3, [r7, #13]
 800af32:	683a      	ldr	r2, [r7, #0]
 800af34:	441a      	add	r2, r3
 800af36:	2301      	movs	r3, #1
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f7ff fe5b 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d101      	bne.n	800af48 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 800af44:	2300      	movs	r3, #0
 800af46:	e010      	b.n	800af6a <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 800af48:	7b7b      	ldrb	r3, [r7, #13]
 800af4a:	3301      	adds	r3, #1
 800af4c:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800af4e:	7bbb      	ldrb	r3, [r7, #14]
 800af50:	3301      	adds	r3, #1
 800af52:	73bb      	strb	r3, [r7, #14]
 800af54:	7bba      	ldrb	r2, [r7, #14]
 800af56:	7b3b      	ldrb	r3, [r7, #12]
 800af58:	429a      	cmp	r2, r3
 800af5a:	d3e6      	bcc.n	800af2a <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 800af5c:	7bfb      	ldrb	r3, [r7, #15]
 800af5e:	3301      	adds	r3, #1
 800af60:	73fb      	strb	r3, [r7, #15]
 800af62:	7bfb      	ldrb	r3, [r7, #15]
 800af64:	2b02      	cmp	r3, #2
 800af66:	d9dd      	bls.n	800af24 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800af68:	2301      	movs	r3, #1
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}

0800af72 <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 800af72:	b580      	push	{r7, lr}
 800af74:	b084      	sub	sp, #16
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	460b      	mov	r3, r1
 800af7c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800af7e:	f107 020f 	add.w	r2, r7, #15
 800af82:	2301      	movs	r3, #1
 800af84:	2111      	movs	r1, #17
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f7ff fe34 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d101      	bne.n	800af96 <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 800af92:	2300      	movs	r3, #0
 800af94:	e016      	b.n	800afc4 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	f003 030f 	and.w	r3, r3, #15
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800afa0:	7bfa      	ldrb	r2, [r7, #15]
 800afa2:	78fb      	ldrb	r3, [r7, #3]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	b2db      	uxtb	r3, r3
 800afa8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800afaa:	f107 020f 	add.w	r2, r7, #15
 800afae:	2301      	movs	r3, #1
 800afb0:	2111      	movs	r1, #17
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f7ff fe38 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800afb8:	4603      	mov	r3, r0
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d101      	bne.n	800afc2 <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 800afbe:	2300      	movs	r3, #0
 800afc0:	e000      	b.n	800afc4 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 800afc2:	2301      	movs	r3, #1
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3710      	adds	r7, #16
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}

0800afcc <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b082      	sub	sp, #8
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800afd6:	2301      	movs	r3, #1
 800afd8:	683a      	ldr	r2, [r7, #0]
 800afda:	2111      	movs	r1, #17
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f7ff fe09 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800afe2:	4603      	mov	r3, r0
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d101      	bne.n	800afec <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 800afe8:	2300      	movs	r3, #0
 800afea:	e007      	b.n	800affc <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	f023 030f 	bic.w	r3, r3, #15
 800aff4:	b2da      	uxtb	r2, r3
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800affa:	2301      	movs	r3, #1
}
 800affc:	4618      	mov	r0, r3
 800affe:	3708      	adds	r7, #8
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	460b      	mov	r3, r1
 800b00e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800b010:	f107 020f 	add.w	r2, r7, #15
 800b014:	2301      	movs	r3, #1
 800b016:	2111      	movs	r1, #17
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7ff fdeb 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 800b024:	2300      	movs	r3, #0
 800b026:	e016      	b.n	800b056 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 800b028:	7bfb      	ldrb	r3, [r7, #15]
 800b02a:	f023 0302 	bic.w	r3, r3, #2
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b032:	7bfa      	ldrb	r2, [r7, #15]
 800b034:	78fb      	ldrb	r3, [r7, #3]
 800b036:	4313      	orrs	r3, r2
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800b03c:	f107 020f 	add.w	r2, r7, #15
 800b040:	2301      	movs	r3, #1
 800b042:	2111      	movs	r1, #17
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f7ff fdef 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d101      	bne.n	800b054 <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 800b050:	2300      	movs	r3, #0
 800b052:	e000      	b.n	800b056 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 800b054:	2301      	movs	r3, #1
}
 800b056:	4618      	mov	r0, r3
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800b068:	2301      	movs	r3, #1
 800b06a:	683a      	ldr	r2, [r7, #0]
 800b06c:	2111      	movs	r1, #17
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7ff fdc0 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d101      	bne.n	800b07e <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 800b07a:	2300      	movs	r3, #0
 800b07c:	e007      	b.n	800b08e <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	b2da      	uxtb	r2, r3
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b08c:	2301      	movs	r3, #1
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3708      	adds	r7, #8
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}

0800b096 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 800b096:	b580      	push	{r7, lr}
 800b098:	b084      	sub	sp, #16
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	6078      	str	r0, [r7, #4]
 800b09e:	460b      	mov	r3, r1
 800b0a0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 800b0a2:	f107 020f 	add.w	r2, r7, #15
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	2101      	movs	r1, #1
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f7ff fda2 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d101      	bne.n	800b0ba <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	e016      	b.n	800b0e8 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 800b0ba:	7bfb      	ldrb	r3, [r7, #15]
 800b0bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0c0:	b2db      	uxtb	r3, r3
 800b0c2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b0c4:	7bfa      	ldrb	r2, [r7, #15]
 800b0c6:	78fb      	ldrb	r3, [r7, #3]
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 800b0ce:	f107 020f 	add.w	r2, r7, #15
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	2101      	movs	r1, #1
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f7ff fda6 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d101      	bne.n	800b0e6 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	e000      	b.n	800b0e8 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 800b0e6:	2301      	movs	r3, #1
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3710      	adds	r7, #16
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 800b0fc:	887b      	ldrh	r3, [r7, #2]
 800b0fe:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 800b100:	887b      	ldrh	r3, [r7, #2]
 800b102:	0a1b      	lsrs	r3, r3, #8
 800b104:	b29b      	uxth	r3, r3
 800b106:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 800b108:	f107 020d 	add.w	r2, r7, #13
 800b10c:	2301      	movs	r3, #1
 800b10e:	2106      	movs	r1, #6
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f7ff fd6f 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d101      	bne.n	800b120 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 800b11c:	2300      	movs	r3, #0
 800b11e:	e039      	b.n	800b194 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 800b120:	2300      	movs	r3, #0
 800b122:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800b124:	7b7a      	ldrb	r2, [r7, #13]
 800b126:	7bfb      	ldrb	r3, [r7, #15]
 800b128:	4313      	orrs	r3, r2
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 800b12e:	f107 020d 	add.w	r2, r7, #13
 800b132:	2301      	movs	r3, #1
 800b134:	2106      	movs	r1, #6
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7ff fd76 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d101      	bne.n	800b146 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 800b142:	2300      	movs	r3, #0
 800b144:	e026      	b.n	800b194 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 800b146:	7bbb      	ldrb	r3, [r7, #14]
 800b148:	f003 0307 	and.w	r3, r3, #7
 800b14c:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 800b14e:	f107 020d 	add.w	r2, r7, #13
 800b152:	2301      	movs	r3, #1
 800b154:	2107      	movs	r1, #7
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f7ff fd4c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d101      	bne.n	800b166 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 800b162:	2300      	movs	r3, #0
 800b164:	e016      	b.n	800b194 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 800b166:	7b7b      	ldrb	r3, [r7, #13]
 800b168:	f023 0307 	bic.w	r3, r3, #7
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800b170:	7b7a      	ldrb	r2, [r7, #13]
 800b172:	7bbb      	ldrb	r3, [r7, #14]
 800b174:	4313      	orrs	r3, r2
 800b176:	b2db      	uxtb	r3, r3
 800b178:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 800b17a:	f107 020d 	add.w	r2, r7, #13
 800b17e:	2301      	movs	r3, #1
 800b180:	2107      	movs	r1, #7
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f7ff fd50 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d101      	bne.n	800b192 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 800b18e:	2300      	movs	r3, #0
 800b190:	e000      	b.n	800b194 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 800b192:	2301      	movs	r3, #1
}
 800b194:	4618      	mov	r0, r3
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}

0800b19c <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
 800b1a4:	460b      	mov	r3, r1
 800b1a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 800b1a8:	f107 020f 	add.w	r2, r7, #15
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	2108      	movs	r1, #8
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f7ff fd1f 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d101      	bne.n	800b1c0 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	e016      	b.n	800b1ee <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 800b1c0:	7bfb      	ldrb	r3, [r7, #15]
 800b1c2:	f023 0307 	bic.w	r3, r3, #7
 800b1c6:	b2db      	uxtb	r3, r3
 800b1c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b1ca:	7bfa      	ldrb	r2, [r7, #15]
 800b1cc:	78fb      	ldrb	r3, [r7, #3]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	b2db      	uxtb	r3, r3
 800b1d2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 800b1d4:	f107 020f 	add.w	r2, r7, #15
 800b1d8:	2301      	movs	r3, #1
 800b1da:	2108      	movs	r1, #8
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f7ff fd23 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d101      	bne.n	800b1ec <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	e000      	b.n	800b1ee <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 800b1ec:	2301      	movs	r3, #1
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3710      	adds	r7, #16
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}

0800b1f6 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b084      	sub	sp, #16
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
 800b1fe:	460b      	mov	r3, r1
 800b200:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 800b202:	f107 020f 	add.w	r2, r7, #15
 800b206:	2301      	movs	r3, #1
 800b208:	2109      	movs	r1, #9
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f7ff fcf2 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b210:	4603      	mov	r3, r0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d101      	bne.n	800b21a <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 800b216:	2300      	movs	r3, #0
 800b218:	e016      	b.n	800b248 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 800b21a:	7bfb      	ldrb	r3, [r7, #15]
 800b21c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b220:	b2db      	uxtb	r3, r3
 800b222:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b224:	7bfa      	ldrb	r2, [r7, #15]
 800b226:	78fb      	ldrb	r3, [r7, #3]
 800b228:	4313      	orrs	r3, r2
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 800b22e:	f107 020f 	add.w	r2, r7, #15
 800b232:	2301      	movs	r3, #1
 800b234:	2109      	movs	r1, #9
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f7ff fcf6 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d101      	bne.n	800b246 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 800b242:	2300      	movs	r3, #0
 800b244:	e000      	b.n	800b248 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 800b246:	2301      	movs	r3, #1
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3710      	adds	r7, #16
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	460b      	mov	r3, r1
 800b25a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 800b25c:	f107 020f 	add.w	r2, r7, #15
 800b260:	2301      	movs	r3, #1
 800b262:	210a      	movs	r1, #10
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7ff fcc5 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d101      	bne.n	800b274 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 800b270:	2300      	movs	r3, #0
 800b272:	e016      	b.n	800b2a2 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 800b274:	7bfb      	ldrb	r3, [r7, #15]
 800b276:	f023 0307 	bic.w	r3, r3, #7
 800b27a:	b2db      	uxtb	r3, r3
 800b27c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b27e:	7bfa      	ldrb	r2, [r7, #15]
 800b280:	78fb      	ldrb	r3, [r7, #3]
 800b282:	4313      	orrs	r3, r2
 800b284:	b2db      	uxtb	r3, r3
 800b286:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 800b288:	f107 020f 	add.w	r2, r7, #15
 800b28c:	2301      	movs	r3, #1
 800b28e:	210a      	movs	r1, #10
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7ff fcc9 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b296:	4603      	mov	r3, r0
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d101      	bne.n	800b2a0 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 800b29c:	2300      	movs	r3, #0
 800b29e:	e000      	b.n	800b2a2 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 800b2a0:	2301      	movs	r3, #1
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3710      	adds	r7, #16
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 800b2aa:	b580      	push	{r7, lr}
 800b2ac:	b084      	sub	sp, #16
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 800b2b6:	f107 020f 	add.w	r2, r7, #15
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	210a      	movs	r1, #10
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f7ff fc98 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d101      	bne.n	800b2ce <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	e016      	b.n	800b2fc <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
 800b2d0:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b2d8:	7bfa      	ldrb	r2, [r7, #15]
 800b2da:	78fb      	ldrb	r3, [r7, #3]
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	b2db      	uxtb	r3, r3
 800b2e0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 800b2e2:	f107 020f 	add.w	r2, r7, #15
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	210a      	movs	r1, #10
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f7ff fc9c 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d101      	bne.n	800b2fa <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	e000      	b.n	800b2fc <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 800b2fa:	2301      	movs	r3, #1
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3710      	adds	r7, #16
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	460b      	mov	r3, r1
 800b30e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 800b310:	f107 020f 	add.w	r2, r7, #15
 800b314:	2301      	movs	r3, #1
 800b316:	210d      	movs	r1, #13
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f7ff fc6b 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d101      	bne.n	800b328 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 800b324:	2300      	movs	r3, #0
 800b326:	e016      	b.n	800b356 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 800b328:	7bfb      	ldrb	r3, [r7, #15]
 800b32a:	f023 0320 	bic.w	r3, r3, #32
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b332:	7bfa      	ldrb	r2, [r7, #15]
 800b334:	78fb      	ldrb	r3, [r7, #3]
 800b336:	4313      	orrs	r3, r2
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 800b33c:	f107 020f 	add.w	r2, r7, #15
 800b340:	2301      	movs	r3, #1
 800b342:	210d      	movs	r1, #13
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f7ff fc6f 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d101      	bne.n	800b354 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 800b350:	2300      	movs	r3, #0
 800b352:	e000      	b.n	800b356 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 800b354:	2301      	movs	r3, #1
}
 800b356:	4618      	mov	r0, r3
 800b358:	3710      	adds	r7, #16
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}

0800b35e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 800b35e:	b580      	push	{r7, lr}
 800b360:	b084      	sub	sp, #16
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	460b      	mov	r3, r1
 800b368:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 800b36a:	f107 020f 	add.w	r2, r7, #15
 800b36e:	2301      	movs	r3, #1
 800b370:	210d      	movs	r1, #13
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f7ff fc3e 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d101      	bne.n	800b382 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 800b37e:	2300      	movs	r3, #0
 800b380:	e016      	b.n	800b3b0 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 800b382:	7bfb      	ldrb	r3, [r7, #15]
 800b384:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b38c:	7bfa      	ldrb	r2, [r7, #15]
 800b38e:	78fb      	ldrb	r3, [r7, #3]
 800b390:	4313      	orrs	r3, r2
 800b392:	b2db      	uxtb	r3, r3
 800b394:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 800b396:	f107 020f 	add.w	r2, r7, #15
 800b39a:	2301      	movs	r3, #1
 800b39c:	210d      	movs	r1, #13
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f7ff fc42 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d101      	bne.n	800b3ae <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	e000      	b.n	800b3b0 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 800b3ae:	2301      	movs	r3, #1
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3710      	adds	r7, #16
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 800b3c4:	f107 020f 	add.w	r2, r7, #15
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	2112      	movs	r1, #18
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f7ff fc11 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d101      	bne.n	800b3dc <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	e016      	b.n	800b40a <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 800b3dc:	7bfb      	ldrb	r3, [r7, #15]
 800b3de:	f023 0304 	bic.w	r3, r3, #4
 800b3e2:	b2db      	uxtb	r3, r3
 800b3e4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b3e6:	7bfa      	ldrb	r2, [r7, #15]
 800b3e8:	78fb      	ldrb	r3, [r7, #3]
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 800b3f0:	f107 020f 	add.w	r2, r7, #15
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	2112      	movs	r1, #18
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7ff fc15 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b3fe:	4603      	mov	r3, r0
 800b400:	2b00      	cmp	r3, #0
 800b402:	d101      	bne.n	800b408 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 800b404:	2300      	movs	r3, #0
 800b406:	e000      	b.n	800b40a <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 800b408:	2301      	movs	r3, #1
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3710      	adds	r7, #16
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}

0800b412 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 800b412:	b580      	push	{r7, lr}
 800b414:	b084      	sub	sp, #16
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
 800b41a:	460b      	mov	r3, r1
 800b41c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 800b41e:	f107 020f 	add.w	r2, r7, #15
 800b422:	2301      	movs	r3, #1
 800b424:	2113      	movs	r1, #19
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f7ff fbe4 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d101      	bne.n	800b436 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 800b432:	2300      	movs	r3, #0
 800b434:	e016      	b.n	800b464 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	f023 0304 	bic.w	r3, r3, #4
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b440:	7bfa      	ldrb	r2, [r7, #15]
 800b442:	78fb      	ldrb	r3, [r7, #3]
 800b444:	4313      	orrs	r3, r2
 800b446:	b2db      	uxtb	r3, r3
 800b448:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 800b44a:	f107 020f 	add.w	r2, r7, #15
 800b44e:	2301      	movs	r3, #1
 800b450:	2113      	movs	r1, #19
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f7ff fbe8 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b458:	4603      	mov	r3, r0
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d101      	bne.n	800b462 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 800b45e:	2300      	movs	r3, #0
 800b460:	e000      	b.n	800b464 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 800b462:	2301      	movs	r3, #1
}
 800b464:	4618      	mov	r0, r3
 800b466:	3710      	adds	r7, #16
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b084      	sub	sp, #16
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
 800b474:	460b      	mov	r3, r1
 800b476:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 800b478:	f107 020f 	add.w	r2, r7, #15
 800b47c:	2301      	movs	r3, #1
 800b47e:	2114      	movs	r1, #20
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	f7ff fbb7 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b486:	4603      	mov	r3, r0
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d101      	bne.n	800b490 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 800b48c:	2300      	movs	r3, #0
 800b48e:	e016      	b.n	800b4be <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 800b490:	7bfb      	ldrb	r3, [r7, #15]
 800b492:	f023 0303 	bic.w	r3, r3, #3
 800b496:	b2db      	uxtb	r3, r3
 800b498:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b49a:	7bfa      	ldrb	r2, [r7, #15]
 800b49c:	78fb      	ldrb	r3, [r7, #3]
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 800b4a4:	f107 020f 	add.w	r2, r7, #15
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	2114      	movs	r1, #20
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f7ff fbbb 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d101      	bne.n	800b4bc <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	e000      	b.n	800b4be <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 800b4bc:	2301      	movs	r3, #1
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3710      	adds	r7, #16
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}

0800b4c6 <LSM6DSL_ACC_GYRO_W_LP_BW_G>:
* Input          : LSM6DSL_ACC_GYRO_FTYPE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LP_BW_G(void *handle, LSM6DSL_ACC_GYRO_FTYPE_t newValue)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b084      	sub	sp, #16
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1))
 800b4d2:	f107 020f 	add.w	r2, r7, #15
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	2115      	movs	r1, #21
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7ff fb8a 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d101      	bne.n	800b4ea <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x24>
    return MEMS_ERROR;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	e016      	b.n	800b518 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FTYPE_MASK;
 800b4ea:	7bfb      	ldrb	r3, [r7, #15]
 800b4ec:	f023 0303 	bic.w	r3, r3, #3
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b4f4:	7bfa      	ldrb	r2, [r7, #15]
 800b4f6:	78fb      	ldrb	r3, [r7, #3]
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1) )
 800b4fe:	f107 020f 	add.w	r2, r7, #15
 800b502:	2301      	movs	r3, #1
 800b504:	2115      	movs	r1, #21
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f7ff fb8e 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d101      	bne.n	800b516 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x50>
    return MEMS_ERROR;
 800b512:	2300      	movs	r3, #0
 800b514:	e000      	b.n	800b518 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  return MEMS_SUCCESS;
 800b516:	2301      	movs	r3, #1
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3710      	adds	r7, #16
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <LSM6DSL_ACC_GYRO_W_InComposit>:
* Input          : LSM6DSL_ACC_GYRO_IN_COMP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_InComposit(void *handle, LSM6DSL_ACC_GYRO_IN_COMP_t newValue)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	460b      	mov	r3, r1
 800b52a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b52c:	f107 020f 	add.w	r2, r7, #15
 800b530:	2301      	movs	r3, #1
 800b532:	2117      	movs	r1, #23
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f7ff fb5d 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d101      	bne.n	800b544 <LSM6DSL_ACC_GYRO_W_InComposit+0x24>
    return MEMS_ERROR;
 800b540:	2300      	movs	r3, #0
 800b542:	e016      	b.n	800b572 <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IN_COMP_MASK;
 800b544:	7bfb      	ldrb	r3, [r7, #15]
 800b546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b54a:	b2db      	uxtb	r3, r3
 800b54c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b54e:	7bfa      	ldrb	r2, [r7, #15]
 800b550:	78fb      	ldrb	r3, [r7, #3]
 800b552:	4313      	orrs	r3, r2
 800b554:	b2db      	uxtb	r3, r3
 800b556:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b558:	f107 020f 	add.w	r2, r7, #15
 800b55c:	2301      	movs	r3, #1
 800b55e:	2117      	movs	r1, #23
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f7ff fb61 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b566:	4603      	mov	r3, r0
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d101      	bne.n	800b570 <LSM6DSL_ACC_GYRO_W_InComposit+0x50>
    return MEMS_ERROR;
 800b56c:	2300      	movs	r3, #0
 800b56e:	e000      	b.n	800b572 <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  return MEMS_SUCCESS;
 800b570:	2301      	movs	r3, #1
}
 800b572:	4618      	mov	r0, r3
 800b574:	3710      	adds	r7, #16
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}

0800b57a <LSM6DSL_ACC_GYRO_W_HPCF_XL>:
* Input          : LSM6DSL_ACC_GYRO_HPCF_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_HPCF_XL(void *handle, LSM6DSL_ACC_GYRO_HPCF_XL_t newValue)
{
 800b57a:	b580      	push	{r7, lr}
 800b57c:	b084      	sub	sp, #16
 800b57e:	af00      	add	r7, sp, #0
 800b580:	6078      	str	r0, [r7, #4]
 800b582:	460b      	mov	r3, r1
 800b584:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b586:	f107 020f 	add.w	r2, r7, #15
 800b58a:	2301      	movs	r3, #1
 800b58c:	2117      	movs	r1, #23
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f7ff fb30 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b594:	4603      	mov	r3, r0
 800b596:	2b00      	cmp	r3, #0
 800b598:	d101      	bne.n	800b59e <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x24>
    return MEMS_ERROR;
 800b59a:	2300      	movs	r3, #0
 800b59c:	e016      	b.n	800b5cc <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_HPCF_XL_MASK;
 800b59e:	7bfb      	ldrb	r3, [r7, #15]
 800b5a0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b5a8:	7bfa      	ldrb	r2, [r7, #15]
 800b5aa:	78fb      	ldrb	r3, [r7, #3]
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b5b2:	f107 020f 	add.w	r2, r7, #15
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	2117      	movs	r1, #23
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f7ff fb34 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d101      	bne.n	800b5ca <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x50>
    return MEMS_ERROR;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	e000      	b.n	800b5cc <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  return MEMS_SUCCESS;
 800b5ca:	2301      	movs	r3, #1
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3710      	adds	r7, #16
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>:
* Input          : LSM6DSL_ACC_GYRO_LPF2_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(void *handle, LSM6DSL_ACC_GYRO_LPF2_XL_t newValue)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	460b      	mov	r3, r1
 800b5de:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b5e0:	f107 020f 	add.w	r2, r7, #15
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	2117      	movs	r1, #23
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f7ff fb03 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d101      	bne.n	800b5f8 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x24>
    return MEMS_ERROR;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	e016      	b.n	800b626 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LPF2_XL_MASK;
 800b5f8:	7bfb      	ldrb	r3, [r7, #15]
 800b5fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b602:	7bfa      	ldrb	r2, [r7, #15]
 800b604:	78fb      	ldrb	r3, [r7, #3]
 800b606:	4313      	orrs	r3, r2
 800b608:	b2db      	uxtb	r3, r3
 800b60a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 800b60c:	f107 020f 	add.w	r2, r7, #15
 800b610:	2301      	movs	r3, #1
 800b612:	2117      	movs	r1, #23
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f7ff fb07 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b61a:	4603      	mov	r3, r0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d101      	bne.n	800b624 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x50>
    return MEMS_ERROR;
 800b620:	2300      	movs	r3, #0
 800b622:	e000      	b.n	800b626 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  return MEMS_SUCCESS;
 800b624:	2301      	movs	r3, #1
}
 800b626:	4618      	mov	r0, r3
 800b628:	3710      	adds	r7, #16
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b084      	sub	sp, #16
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
 800b636:	460b      	mov	r3, r1
 800b638:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b63a:	f107 020f 	add.w	r2, r7, #15
 800b63e:	2301      	movs	r3, #1
 800b640:	2119      	movs	r1, #25
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7ff fad6 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b648:	4603      	mov	r3, r0
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d101      	bne.n	800b652 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 800b64e:	2300      	movs	r3, #0
 800b650:	e016      	b.n	800b680 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 800b652:	7bfb      	ldrb	r3, [r7, #15]
 800b654:	f023 0302 	bic.w	r3, r3, #2
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b65c:	7bfa      	ldrb	r2, [r7, #15]
 800b65e:	78fb      	ldrb	r3, [r7, #3]
 800b660:	4313      	orrs	r3, r2
 800b662:	b2db      	uxtb	r3, r3
 800b664:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b666:	f107 020f 	add.w	r2, r7, #15
 800b66a:	2301      	movs	r3, #1
 800b66c:	2119      	movs	r1, #25
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f7ff fada 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b674:	4603      	mov	r3, r0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d101      	bne.n	800b67e <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 800b67a:	2300      	movs	r3, #0
 800b67c:	e000      	b.n	800b680 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 800b67e:	2301      	movs	r3, #1
}
 800b680:	4618      	mov	r0, r3
 800b682:	3710      	adds	r7, #16
 800b684:	46bd      	mov	sp, r7
 800b686:	bd80      	pop	{r7, pc}

0800b688 <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	460b      	mov	r3, r1
 800b692:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b694:	f107 020f 	add.w	r2, r7, #15
 800b698:	2301      	movs	r3, #1
 800b69a:	2119      	movs	r1, #25
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f7ff faa9 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d101      	bne.n	800b6ac <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	e016      	b.n	800b6da <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
 800b6ae:	f023 0308 	bic.w	r3, r3, #8
 800b6b2:	b2db      	uxtb	r3, r3
 800b6b4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b6b6:	7bfa      	ldrb	r2, [r7, #15]
 800b6b8:	78fb      	ldrb	r3, [r7, #3]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b6c0:	f107 020f 	add.w	r2, r7, #15
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	2119      	movs	r1, #25
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f7ff faad 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	e000      	b.n	800b6da <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 800b6d8:	2301      	movs	r3, #1
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3710      	adds	r7, #16
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b084      	sub	sp, #16
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b6ee:	f107 020f 	add.w	r2, r7, #15
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	2119      	movs	r1, #25
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f7ff fa7c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d101      	bne.n	800b706 <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 800b702:	2300      	movs	r3, #0
 800b704:	e016      	b.n	800b734 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 800b706:	7bfb      	ldrb	r3, [r7, #15]
 800b708:	f023 0310 	bic.w	r3, r3, #16
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b710:	7bfa      	ldrb	r2, [r7, #15]
 800b712:	78fb      	ldrb	r3, [r7, #3]
 800b714:	4313      	orrs	r3, r2
 800b716:	b2db      	uxtb	r3, r3
 800b718:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b71a:	f107 020f 	add.w	r2, r7, #15
 800b71e:	2301      	movs	r3, #1
 800b720:	2119      	movs	r1, #25
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f7ff fa80 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d101      	bne.n	800b732 <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 800b72e:	2300      	movs	r3, #0
 800b730:	e000      	b.n	800b734 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 800b732:	2301      	movs	r3, #1
}
 800b734:	4618      	mov	r0, r3
 800b736:	3710      	adds	r7, #16
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}

0800b73c <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b084      	sub	sp, #16
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
 800b744:	460b      	mov	r3, r1
 800b746:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b748:	f107 020f 	add.w	r2, r7, #15
 800b74c:	2301      	movs	r3, #1
 800b74e:	2119      	movs	r1, #25
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7ff fa4f 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b756:	4603      	mov	r3, r0
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d101      	bne.n	800b760 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 800b75c:	2300      	movs	r3, #0
 800b75e:	e016      	b.n	800b78e <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 800b760:	7bfb      	ldrb	r3, [r7, #15]
 800b762:	f023 0304 	bic.w	r3, r3, #4
 800b766:	b2db      	uxtb	r3, r3
 800b768:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800b76a:	7bfa      	ldrb	r2, [r7, #15]
 800b76c:	78fb      	ldrb	r3, [r7, #3]
 800b76e:	4313      	orrs	r3, r2
 800b770:	b2db      	uxtb	r3, r3
 800b772:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 800b774:	f107 020f 	add.w	r2, r7, #15
 800b778:	2301      	movs	r3, #1
 800b77a:	2119      	movs	r1, #25
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f7ff fa53 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800b782:	4603      	mov	r3, r0
 800b784:	2b00      	cmp	r3, #0
 800b786:	d101      	bne.n	800b78c <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 800b788:	2300      	movs	r3, #0
 800b78a:	e000      	b.n	800b78e <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 800b78c:	2301      	movs	r3, #1
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}

0800b796 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 800b796:	b580      	push	{r7, lr}
 800b798:	b082      	sub	sp, #8
 800b79a:	af00      	add	r7, sp, #0
 800b79c:	6078      	str	r0, [r7, #4]
 800b79e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	211b      	movs	r1, #27
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f7ff fa24 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d101      	bne.n	800b7b6 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	e007      	b.n	800b7c6 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	781b      	ldrb	r3, [r3, #0]
 800b7ba:	f003 0308 	and.w	r3, r3, #8
 800b7be:	b2da      	uxtb	r2, r3
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b7c4:	2301      	movs	r3, #1
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}

0800b7ce <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 800b7ce:	b580      	push	{r7, lr}
 800b7d0:	b082      	sub	sp, #8
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	6078      	str	r0, [r7, #4]
 800b7d6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 800b7d8:	2301      	movs	r3, #1
 800b7da:	683a      	ldr	r2, [r7, #0]
 800b7dc:	211b      	movs	r1, #27
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f7ff fa08 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d101      	bne.n	800b7ee <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	e007      	b.n	800b7fe <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	f003 0320 	and.w	r3, r3, #32
 800b7f6:	b2da      	uxtb	r2, r3
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b7fc:	2301      	movs	r3, #1
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	3708      	adds	r7, #8
 800b802:	46bd      	mov	sp, r7
 800b804:	bd80      	pop	{r7, pc}

0800b806 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 800b806:	b580      	push	{r7, lr}
 800b808:	b082      	sub	sp, #8
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	6078      	str	r0, [r7, #4]
 800b80e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 800b810:	2301      	movs	r3, #1
 800b812:	683a      	ldr	r2, [r7, #0]
 800b814:	211c      	movs	r1, #28
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f7ff f9ec 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d101      	bne.n	800b826 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 800b822:	2300      	movs	r3, #0
 800b824:	e007      	b.n	800b836 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	781b      	ldrb	r3, [r3, #0]
 800b82a:	f003 0310 	and.w	r3, r3, #16
 800b82e:	b2da      	uxtb	r2, r3
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b834:	2301      	movs	r3, #1
}
 800b836:	4618      	mov	r0, r3
 800b838:	3708      	adds	r7, #8
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}

0800b83e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 800b83e:	b580      	push	{r7, lr}
 800b840:	b082      	sub	sp, #8
 800b842:	af00      	add	r7, sp, #0
 800b844:	6078      	str	r0, [r7, #4]
 800b846:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 800b848:	2301      	movs	r3, #1
 800b84a:	683a      	ldr	r2, [r7, #0]
 800b84c:	211c      	movs	r1, #28
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f7ff f9d0 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b854:	4603      	mov	r3, r0
 800b856:	2b00      	cmp	r3, #0
 800b858:	d101      	bne.n	800b85e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 800b85a:	2300      	movs	r3, #0
 800b85c:	e007      	b.n	800b86e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	f003 0320 	and.w	r3, r3, #32
 800b866:	b2da      	uxtb	r2, r3
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b86c:	2301      	movs	r3, #1
}
 800b86e:	4618      	mov	r0, r3
 800b870:	3708      	adds	r7, #8
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}

0800b876 <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 800b876:	b580      	push	{r7, lr}
 800b878:	b082      	sub	sp, #8
 800b87a:	af00      	add	r7, sp, #0
 800b87c:	6078      	str	r0, [r7, #4]
 800b87e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b880:	2301      	movs	r3, #1
 800b882:	683a      	ldr	r2, [r7, #0]
 800b884:	211d      	movs	r1, #29
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7ff f9b4 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d101      	bne.n	800b896 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 800b892:	2300      	movs	r3, #0
 800b894:	e007      	b.n	800b8a6 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	f003 0301 	and.w	r3, r3, #1
 800b89e:	b2da      	uxtb	r2, r3
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b8a4:	2301      	movs	r3, #1
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	b082      	sub	sp, #8
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
 800b8b6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	211d      	movs	r1, #29
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f7ff f998 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d101      	bne.n	800b8ce <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	e007      	b.n	800b8de <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	f003 0302 	and.w	r3, r3, #2
 800b8d6:	b2da      	uxtb	r2, r3
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b8dc:	2301      	movs	r3, #1
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3708      	adds	r7, #8
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}

0800b8e6 <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b082      	sub	sp, #8
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	6078      	str	r0, [r7, #4]
 800b8ee:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	683a      	ldr	r2, [r7, #0]
 800b8f4:	211d      	movs	r1, #29
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f7ff f97c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d101      	bne.n	800b906 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 800b902:	2300      	movs	r3, #0
 800b904:	e007      	b.n	800b916 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	f003 0304 	and.w	r3, r3, #4
 800b90e:	b2da      	uxtb	r2, r3
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b914:	2301      	movs	r3, #1
}
 800b916:	4618      	mov	r0, r3
 800b918:	3708      	adds	r7, #8
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b082      	sub	sp, #8
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
 800b926:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b928:	2301      	movs	r3, #1
 800b92a:	683a      	ldr	r2, [r7, #0]
 800b92c:	211d      	movs	r1, #29
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f7ff f960 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b934:	4603      	mov	r3, r0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d101      	bne.n	800b93e <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 800b93a:	2300      	movs	r3, #0
 800b93c:	e007      	b.n	800b94e <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	f003 0308 	and.w	r3, r3, #8
 800b946:	b2da      	uxtb	r2, r3
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b94c:	2301      	movs	r3, #1
}
 800b94e:	4618      	mov	r0, r3
 800b950:	3708      	adds	r7, #8
 800b952:	46bd      	mov	sp, r7
 800b954:	bd80      	pop	{r7, pc}

0800b956 <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 800b956:	b580      	push	{r7, lr}
 800b958:	b082      	sub	sp, #8
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	6078      	str	r0, [r7, #4]
 800b95e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b960:	2301      	movs	r3, #1
 800b962:	683a      	ldr	r2, [r7, #0]
 800b964:	211d      	movs	r1, #29
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f7ff f944 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d101      	bne.n	800b976 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 800b972:	2300      	movs	r3, #0
 800b974:	e007      	b.n	800b986 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	f003 0310 	and.w	r3, r3, #16
 800b97e:	b2da      	uxtb	r2, r3
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b984:	2301      	movs	r3, #1
}
 800b986:	4618      	mov	r0, r3
 800b988:	3708      	adds	r7, #8
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b082      	sub	sp, #8
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
 800b996:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b998:	2301      	movs	r3, #1
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	211d      	movs	r1, #29
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f7ff f928 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d101      	bne.n	800b9ae <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	e007      	b.n	800b9be <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	f003 0320 	and.w	r3, r3, #32
 800b9b6:	b2da      	uxtb	r2, r3
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b9bc:	2301      	movs	r3, #1
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3708      	adds	r7, #8
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}

0800b9c6 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 800b9c6:	b580      	push	{r7, lr}
 800b9c8:	b082      	sub	sp, #8
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	6078      	str	r0, [r7, #4]
 800b9ce:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	683a      	ldr	r2, [r7, #0]
 800b9d4:	211d      	movs	r1, #29
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f7ff f90c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d101      	bne.n	800b9e6 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	e007      	b.n	800b9f6 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	781b      	ldrb	r3, [r3, #0]
 800b9ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9ee:	b2da      	uxtb	r2, r3
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800b9f4:	2301      	movs	r3, #1
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3708      	adds	r7, #8
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}

0800b9fe <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 800b9fe:	b580      	push	{r7, lr}
 800ba00:	b082      	sub	sp, #8
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	6078      	str	r0, [r7, #4]
 800ba06:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 800ba08:	2301      	movs	r3, #1
 800ba0a:	683a      	ldr	r2, [r7, #0]
 800ba0c:	211e      	movs	r1, #30
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f7ff f8f0 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ba14:	4603      	mov	r3, r0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d101      	bne.n	800ba1e <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	e007      	b.n	800ba2e <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	f003 0301 	and.w	r3, r3, #1
 800ba26:	b2da      	uxtb	r2, r3
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ba2c:	2301      	movs	r3, #1
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3708      	adds	r7, #8
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b082      	sub	sp, #8
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 800ba40:	2301      	movs	r3, #1
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	211e      	movs	r1, #30
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f7ff f8d4 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d101      	bne.n	800ba56 <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 800ba52:	2300      	movs	r3, #0
 800ba54:	e007      	b.n	800ba66 <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	781b      	ldrb	r3, [r3, #0]
 800ba5a:	f003 0302 	and.w	r3, r3, #2
 800ba5e:	b2da      	uxtb	r2, r3
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800ba64:	2301      	movs	r3, #1
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}

0800ba6e <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 800ba6e:	b580      	push	{r7, lr}
 800ba70:	b084      	sub	sp, #16
 800ba72:	af00      	add	r7, sp, #0
 800ba74:	6078      	str	r0, [r7, #4]
 800ba76:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 800ba78:	f107 020e 	add.w	r2, r7, #14
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	213a      	movs	r1, #58	; 0x3a
 800ba80:	6878      	ldr	r0, [r7, #4]
 800ba82:	f7ff f8b7 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800ba86:	4603      	mov	r3, r0
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d101      	bne.n	800ba90 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	e021      	b.n	800bad4 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 800ba90:	7bbb      	ldrb	r3, [r7, #14]
 800ba92:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 800ba94:	7bbb      	ldrb	r3, [r7, #14]
 800ba96:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 800ba98:	f107 020f 	add.w	r2, r7, #15
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	213b      	movs	r1, #59	; 0x3b
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f7ff f8a7 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800baa6:	4603      	mov	r3, r0
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d101      	bne.n	800bab0 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 800baac:	2300      	movs	r3, #0
 800baae:	e011      	b.n	800bad4 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
 800bab2:	f003 030f 	and.w	r3, r3, #15
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 800baba:	7bfb      	ldrb	r3, [r7, #15]
 800babc:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 800babe:	7bfb      	ldrb	r3, [r7, #15]
 800bac0:	021b      	lsls	r3, r3, #8
 800bac2:	b21a      	sxth	r2, r3
 800bac4:	7bbb      	ldrb	r3, [r7, #14]
 800bac6:	b21b      	sxth	r3, r3
 800bac8:	4313      	orrs	r3, r2
 800baca:	b21b      	sxth	r3, r3
 800bacc:	b29a      	uxth	r2, r3
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bad2:	2301      	movs	r3, #1
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b082      	sub	sp, #8
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
 800bae4:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800bae6:	2301      	movs	r3, #1
 800bae8:	683a      	ldr	r2, [r7, #0]
 800baea:	213b      	movs	r1, #59	; 0x3b
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f7ff f881 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 800baf8:	2300      	movs	r3, #0
 800bafa:	e007      	b.n	800bb0c <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	781b      	ldrb	r3, [r3, #0]
 800bb00:	f003 0310 	and.w	r3, r3, #16
 800bb04:	b2da      	uxtb	r2, r3
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bb0a:	2301      	movs	r3, #1
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3708      	adds	r7, #8
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800bb1e:	2301      	movs	r3, #1
 800bb20:	683a      	ldr	r2, [r7, #0]
 800bb22:	213b      	movs	r1, #59	; 0x3b
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	f7ff f865 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d101      	bne.n	800bb34 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 800bb30:	2300      	movs	r3, #0
 800bb32:	e007      	b.n	800bb44 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	781b      	ldrb	r3, [r3, #0]
 800bb38:	f003 0320 	and.w	r3, r3, #32
 800bb3c:	b2da      	uxtb	r2, r3
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bb42:	2301      	movs	r3, #1
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b082      	sub	sp, #8
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
 800bb54:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800bb56:	2301      	movs	r3, #1
 800bb58:	683a      	ldr	r2, [r7, #0]
 800bb5a:	213b      	movs	r1, #59	; 0x3b
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f7ff f849 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bb62:	4603      	mov	r3, r0
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d101      	bne.n	800bb6c <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	e007      	b.n	800bb7c <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb74:	b2da      	uxtb	r2, r3
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bb7a:	2301      	movs	r3, #1
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3708      	adds	r7, #8
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 800bb8e:	f107 020e 	add.w	r2, r7, #14
 800bb92:	2301      	movs	r3, #1
 800bb94:	213c      	movs	r1, #60	; 0x3c
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f7ff f82c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d101      	bne.n	800bba6 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 800bba2:	2300      	movs	r3, #0
 800bba4:	e021      	b.n	800bbea <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 800bba6:	7bbb      	ldrb	r3, [r7, #14]
 800bba8:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 800bbaa:	7bbb      	ldrb	r3, [r7, #14]
 800bbac:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 800bbae:	f107 020f 	add.w	r2, r7, #15
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	213d      	movs	r1, #61	; 0x3d
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f7ff f81c 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d101      	bne.n	800bbc6 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	e011      	b.n	800bbea <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 800bbc6:	7bfb      	ldrb	r3, [r7, #15]
 800bbc8:	f003 0303 	and.w	r3, r3, #3
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 800bbd0:	7bfb      	ldrb	r3, [r7, #15]
 800bbd2:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 800bbd4:	7bfb      	ldrb	r3, [r7, #15]
 800bbd6:	021b      	lsls	r3, r3, #8
 800bbd8:	b21a      	sxth	r2, r3
 800bbda:	7bbb      	ldrb	r3, [r7, #14]
 800bbdc:	b21b      	sxth	r3, r3
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	b21b      	sxth	r3, r3
 800bbe2:	b29a      	uxth	r2, r3
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bbe8:	2301      	movs	r3, #1
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}

0800bbf2 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 800bbf2:	b580      	push	{r7, lr}
 800bbf4:	b082      	sub	sp, #8
 800bbf6:	af00      	add	r7, sp, #0
 800bbf8:	6078      	str	r0, [r7, #4]
 800bbfa:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	683a      	ldr	r2, [r7, #0]
 800bc00:	2153      	movs	r1, #83	; 0x53
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f7fe fff6 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d101      	bne.n	800bc12 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	e007      	b.n	800bc22 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	f003 0310 	and.w	r3, r3, #16
 800bc1a:	b2da      	uxtb	r2, r3
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bc20:	2301      	movs	r3, #1
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b082      	sub	sp, #8
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
 800bc32:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 800bc34:	2301      	movs	r3, #1
 800bc36:	683a      	ldr	r2, [r7, #0]
 800bc38:	2153      	movs	r1, #83	; 0x53
 800bc3a:	6878      	ldr	r0, [r7, #4]
 800bc3c:	f7fe ffda 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bc40:	4603      	mov	r3, r0
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 800bc46:	2300      	movs	r3, #0
 800bc48:	e007      	b.n	800bc5a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	f003 0320 	and.w	r3, r3, #32
 800bc52:	b2da      	uxtb	r2, r3
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800bc58:	2301      	movs	r3, #1
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3708      	adds	r7, #8
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}

0800bc62 <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 800bc62:	b580      	push	{r7, lr}
 800bc64:	b084      	sub	sp, #16
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bc6e:	f107 020f 	add.w	r2, r7, #15
 800bc72:	2301      	movs	r3, #1
 800bc74:	2158      	movs	r1, #88	; 0x58
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f7fe ffbc 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d101      	bne.n	800bc86 <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 800bc82:	2300      	movs	r3, #0
 800bc84:	e016      	b.n	800bcb4 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 800bc86:	7bfb      	ldrb	r3, [r7, #15]
 800bc88:	f023 0301 	bic.w	r3, r3, #1
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bc90:	7bfa      	ldrb	r2, [r7, #15]
 800bc92:	78fb      	ldrb	r3, [r7, #3]
 800bc94:	4313      	orrs	r3, r2
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bc9a:	f107 020f 	add.w	r2, r7, #15
 800bc9e:	2301      	movs	r3, #1
 800bca0:	2158      	movs	r1, #88	; 0x58
 800bca2:	6878      	ldr	r0, [r7, #4]
 800bca4:	f7fe ffc0 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	e000      	b.n	800bcb4 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 800bcb2:	2301      	movs	r3, #1
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3710      	adds	r7, #16
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}

0800bcbc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bcc8:	f107 020f 	add.w	r2, r7, #15
 800bccc:	2301      	movs	r3, #1
 800bcce:	2158      	movs	r1, #88	; 0x58
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f7fe ff8f 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d101      	bne.n	800bce0 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	e016      	b.n	800bd0e <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
 800bce2:	f023 0302 	bic.w	r3, r3, #2
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bcea:	7bfa      	ldrb	r2, [r7, #15]
 800bcec:	78fb      	ldrb	r3, [r7, #3]
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bcf4:	f107 020f 	add.w	r2, r7, #15
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	2158      	movs	r1, #88	; 0x58
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f7fe ff93 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bd02:	4603      	mov	r3, r0
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d101      	bne.n	800bd0c <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	e000      	b.n	800bd0e <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 800bd0c:	2301      	movs	r3, #1
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}

0800bd16 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 800bd16:	b580      	push	{r7, lr}
 800bd18:	b084      	sub	sp, #16
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	6078      	str	r0, [r7, #4]
 800bd1e:	460b      	mov	r3, r1
 800bd20:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bd22:	f107 020f 	add.w	r2, r7, #15
 800bd26:	2301      	movs	r3, #1
 800bd28:	2158      	movs	r1, #88	; 0x58
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f7fe ff62 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d101      	bne.n	800bd3a <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 800bd36:	2300      	movs	r3, #0
 800bd38:	e016      	b.n	800bd68 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 800bd3a:	7bfb      	ldrb	r3, [r7, #15]
 800bd3c:	f023 0304 	bic.w	r3, r3, #4
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bd44:	7bfa      	ldrb	r2, [r7, #15]
 800bd46:	78fb      	ldrb	r3, [r7, #3]
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bd4e:	f107 020f 	add.w	r2, r7, #15
 800bd52:	2301      	movs	r3, #1
 800bd54:	2158      	movs	r1, #88	; 0x58
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7fe ff66 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d101      	bne.n	800bd66 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 800bd62:	2300      	movs	r3, #0
 800bd64:	e000      	b.n	800bd68 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 800bd66:	2301      	movs	r3, #1
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3710      	adds	r7, #16
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}

0800bd70 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	460b      	mov	r3, r1
 800bd7a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bd7c:	f107 020f 	add.w	r2, r7, #15
 800bd80:	2301      	movs	r3, #1
 800bd82:	2158      	movs	r1, #88	; 0x58
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7fe ff35 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d101      	bne.n	800bd94 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 800bd90:	2300      	movs	r3, #0
 800bd92:	e016      	b.n	800bdc2 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 800bd94:	7bfb      	ldrb	r3, [r7, #15]
 800bd96:	f023 0308 	bic.w	r3, r3, #8
 800bd9a:	b2db      	uxtb	r3, r3
 800bd9c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bd9e:	7bfa      	ldrb	r2, [r7, #15]
 800bda0:	78fb      	ldrb	r3, [r7, #3]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bda8:	f107 020f 	add.w	r2, r7, #15
 800bdac:	2301      	movs	r3, #1
 800bdae:	2158      	movs	r1, #88	; 0x58
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f7fe ff39 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d101      	bne.n	800bdc0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	e000      	b.n	800bdc2 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 800bdc0:	2301      	movs	r3, #1
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b084      	sub	sp, #16
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800bdd6:	f107 020f 	add.w	r2, r7, #15
 800bdda:	2301      	movs	r3, #1
 800bddc:	2158      	movs	r1, #88	; 0x58
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f7fe ff08 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bde4:	4603      	mov	r3, r0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d101      	bne.n	800bdee <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 800bdea:	2300      	movs	r3, #0
 800bdec:	e016      	b.n	800be1c <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 800bdee:	7bfb      	ldrb	r3, [r7, #15]
 800bdf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bdf8:	7bfa      	ldrb	r2, [r7, #15]
 800bdfa:	78fb      	ldrb	r3, [r7, #3]
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	b2db      	uxtb	r3, r3
 800be00:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800be02:	f107 020f 	add.w	r2, r7, #15
 800be06:	2301      	movs	r3, #1
 800be08:	2158      	movs	r1, #88	; 0x58
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f7fe ff0c 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	d101      	bne.n	800be1a <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 800be16:	2300      	movs	r3, #0
 800be18:	e000      	b.n	800be1c <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 800be1a:	2301      	movs	r3, #1
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3710      	adds	r7, #16
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b084      	sub	sp, #16
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	460b      	mov	r3, r1
 800be2e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 800be30:	78fb      	ldrb	r3, [r7, #3]
 800be32:	f003 031f 	and.w	r3, r3, #31
 800be36:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800be38:	f107 020f 	add.w	r2, r7, #15
 800be3c:	2301      	movs	r3, #1
 800be3e:	2159      	movs	r1, #89	; 0x59
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7fe fed7 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d101      	bne.n	800be50 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 800be4c:	2300      	movs	r3, #0
 800be4e:	e016      	b.n	800be7e <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 800be50:	7bfb      	ldrb	r3, [r7, #15]
 800be52:	f023 031f 	bic.w	r3, r3, #31
 800be56:	b2db      	uxtb	r3, r3
 800be58:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800be5a:	7bfa      	ldrb	r2, [r7, #15]
 800be5c:	78fb      	ldrb	r3, [r7, #3]
 800be5e:	4313      	orrs	r3, r2
 800be60:	b2db      	uxtb	r3, r3
 800be62:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800be64:	f107 020f 	add.w	r2, r7, #15
 800be68:	2301      	movs	r3, #1
 800be6a:	2159      	movs	r1, #89	; 0x59
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	f7fe fedb 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d101      	bne.n	800be7c <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 800be78:	2300      	movs	r3, #0
 800be7a:	e000      	b.n	800be7e <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 800be7c:	2301      	movs	r3, #1
}
 800be7e:	4618      	mov	r0, r3
 800be80:	3710      	adds	r7, #16
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}

0800be86 <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 800be86:	b580      	push	{r7, lr}
 800be88:	b084      	sub	sp, #16
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	6078      	str	r0, [r7, #4]
 800be8e:	460b      	mov	r3, r1
 800be90:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800be92:	f107 020f 	add.w	r2, r7, #15
 800be96:	2301      	movs	r3, #1
 800be98:	2159      	movs	r1, #89	; 0x59
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f7fe feaa 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d101      	bne.n	800beaa <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800bea6:	2300      	movs	r3, #0
 800bea8:	e016      	b.n	800bed8 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 800beaa:	7bfb      	ldrb	r3, [r7, #15]
 800beac:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800beb0:	b2db      	uxtb	r3, r3
 800beb2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800beb4:	7bfa      	ldrb	r2, [r7, #15]
 800beb6:	78fb      	ldrb	r3, [r7, #3]
 800beb8:	4313      	orrs	r3, r2
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800bebe:	f107 020f 	add.w	r2, r7, #15
 800bec2:	2301      	movs	r3, #1
 800bec4:	2159      	movs	r1, #89	; 0x59
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f7fe feae 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800becc:	4603      	mov	r3, r0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d101      	bne.n	800bed6 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 800bed2:	2300      	movs	r3, #0
 800bed4:	e000      	b.n	800bed8 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 800bed6:	2301      	movs	r3, #1
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	460b      	mov	r3, r1
 800beea:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 800beec:	78fb      	ldrb	r3, [r7, #3]
 800beee:	f003 0303 	and.w	r3, r3, #3
 800bef2:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bef4:	f107 020f 	add.w	r2, r7, #15
 800bef8:	2301      	movs	r3, #1
 800befa:	215a      	movs	r1, #90	; 0x5a
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f7fe fe79 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bf02:	4603      	mov	r3, r0
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 800bf08:	2300      	movs	r3, #0
 800bf0a:	e016      	b.n	800bf3a <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 800bf0c:	7bfb      	ldrb	r3, [r7, #15]
 800bf0e:	f023 0303 	bic.w	r3, r3, #3
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bf16:	7bfa      	ldrb	r2, [r7, #15]
 800bf18:	78fb      	ldrb	r3, [r7, #3]
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bf20:	f107 020f 	add.w	r2, r7, #15
 800bf24:	2301      	movs	r3, #1
 800bf26:	215a      	movs	r1, #90	; 0x5a
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f7fe fe7d 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d101      	bne.n	800bf38 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 800bf34:	2300      	movs	r3, #0
 800bf36:	e000      	b.n	800bf3a <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 800bf38:	2301      	movs	r3, #1
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}

0800bf42 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800bf42:	b580      	push	{r7, lr}
 800bf44:	b084      	sub	sp, #16
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	6078      	str	r0, [r7, #4]
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 800bf4e:	78fb      	ldrb	r3, [r7, #3]
 800bf50:	009b      	lsls	r3, r3, #2
 800bf52:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 800bf54:	78fb      	ldrb	r3, [r7, #3]
 800bf56:	f003 030c 	and.w	r3, r3, #12
 800bf5a:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bf5c:	f107 020f 	add.w	r2, r7, #15
 800bf60:	2301      	movs	r3, #1
 800bf62:	215a      	movs	r1, #90	; 0x5a
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f7fe fe45 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d101      	bne.n	800bf74 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 800bf70:	2300      	movs	r3, #0
 800bf72:	e016      	b.n	800bfa2 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 800bf74:	7bfb      	ldrb	r3, [r7, #15]
 800bf76:	f023 030c 	bic.w	r3, r3, #12
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bf7e:	7bfa      	ldrb	r2, [r7, #15]
 800bf80:	78fb      	ldrb	r3, [r7, #3]
 800bf82:	4313      	orrs	r3, r2
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bf88:	f107 020f 	add.w	r2, r7, #15
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	215a      	movs	r1, #90	; 0x5a
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f7fe fe49 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bf96:	4603      	mov	r3, r0
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d101      	bne.n	800bfa0 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	e000      	b.n	800bfa2 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 800bfa0:	2301      	movs	r3, #1
}
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	3710      	adds	r7, #16
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	bd80      	pop	{r7, pc}

0800bfaa <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 800bfaa:	b580      	push	{r7, lr}
 800bfac:	b084      	sub	sp, #16
 800bfae:	af00      	add	r7, sp, #0
 800bfb0:	6078      	str	r0, [r7, #4]
 800bfb2:	460b      	mov	r3, r1
 800bfb4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 800bfb6:	78fb      	ldrb	r3, [r7, #3]
 800bfb8:	011b      	lsls	r3, r3, #4
 800bfba:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 800bfbc:	78fb      	ldrb	r3, [r7, #3]
 800bfbe:	f023 030f 	bic.w	r3, r3, #15
 800bfc2:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bfc4:	f107 020f 	add.w	r2, r7, #15
 800bfc8:	2301      	movs	r3, #1
 800bfca:	215a      	movs	r1, #90	; 0x5a
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f7fe fe11 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d101      	bne.n	800bfdc <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	e016      	b.n	800c00a <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 800bfdc:	7bfb      	ldrb	r3, [r7, #15]
 800bfde:	f003 030f 	and.w	r3, r3, #15
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800bfe6:	7bfa      	ldrb	r2, [r7, #15]
 800bfe8:	78fb      	ldrb	r3, [r7, #3]
 800bfea:	4313      	orrs	r3, r2
 800bfec:	b2db      	uxtb	r3, r3
 800bfee:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800bff0:	f107 020f 	add.w	r2, r7, #15
 800bff4:	2301      	movs	r3, #1
 800bff6:	215a      	movs	r1, #90	; 0x5a
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f7fe fe15 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800bffe:	4603      	mov	r3, r0
 800c000:	2b00      	cmp	r3, #0
 800c002:	d101      	bne.n	800c008 <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 800c004:	2300      	movs	r3, #0
 800c006:	e000      	b.n	800c00a <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 800c008:	2301      	movs	r3, #1
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}

0800c012 <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 800c012:	b580      	push	{r7, lr}
 800c014:	b084      	sub	sp, #16
 800c016:	af00      	add	r7, sp, #0
 800c018:	6078      	str	r0, [r7, #4]
 800c01a:	460b      	mov	r3, r1
 800c01c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 800c01e:	78fb      	ldrb	r3, [r7, #3]
 800c020:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c024:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800c026:	f107 020f 	add.w	r2, r7, #15
 800c02a:	2301      	movs	r3, #1
 800c02c:	215b      	movs	r1, #91	; 0x5b
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7fe fde0 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c034:	4603      	mov	r3, r0
 800c036:	2b00      	cmp	r3, #0
 800c038:	d101      	bne.n	800c03e <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 800c03a:	2300      	movs	r3, #0
 800c03c:	e016      	b.n	800c06c <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 800c03e:	7bfb      	ldrb	r3, [r7, #15]
 800c040:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c044:	b2db      	uxtb	r3, r3
 800c046:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c048:	7bfa      	ldrb	r2, [r7, #15]
 800c04a:	78fb      	ldrb	r3, [r7, #3]
 800c04c:	4313      	orrs	r3, r2
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800c052:	f107 020f 	add.w	r2, r7, #15
 800c056:	2301      	movs	r3, #1
 800c058:	215b      	movs	r1, #91	; 0x5b
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f7fe fde4 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c060:	4603      	mov	r3, r0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d101      	bne.n	800c06a <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 800c066:	2300      	movs	r3, #0
 800c068:	e000      	b.n	800c06c <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 800c06a:	2301      	movs	r3, #1
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	460b      	mov	r3, r1
 800c07e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800c080:	f107 020f 	add.w	r2, r7, #15
 800c084:	2301      	movs	r3, #1
 800c086:	215b      	movs	r1, #91	; 0x5b
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f7fe fdb3 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	d101      	bne.n	800c098 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 800c094:	2300      	movs	r3, #0
 800c096:	e016      	b.n	800c0c6 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 800c098:	7bfb      	ldrb	r3, [r7, #15]
 800c09a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c0a2:	7bfa      	ldrb	r2, [r7, #15]
 800c0a4:	78fb      	ldrb	r3, [r7, #3]
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800c0ac:	f107 020f 	add.w	r2, r7, #15
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	215b      	movs	r1, #91	; 0x5b
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f7fe fdb7 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d101      	bne.n	800c0c4 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	e000      	b.n	800c0c6 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 800c0c4:	2301      	movs	r3, #1
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3710      	adds	r7, #16
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800c0ce:	b580      	push	{r7, lr}
 800c0d0:	b084      	sub	sp, #16
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800c0da:	78fb      	ldrb	r3, [r7, #3]
 800c0dc:	f003 030f 	and.w	r3, r3, #15
 800c0e0:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c0e2:	f107 020f 	add.w	r2, r7, #15
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	215c      	movs	r1, #92	; 0x5c
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f7fe fd82 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d101      	bne.n	800c0fa <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	e016      	b.n	800c128 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 800c0fa:	7bfb      	ldrb	r3, [r7, #15]
 800c0fc:	f023 030f 	bic.w	r3, r3, #15
 800c100:	b2db      	uxtb	r3, r3
 800c102:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c104:	7bfa      	ldrb	r2, [r7, #15]
 800c106:	78fb      	ldrb	r3, [r7, #3]
 800c108:	4313      	orrs	r3, r2
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c10e:	f107 020f 	add.w	r2, r7, #15
 800c112:	2301      	movs	r3, #1
 800c114:	215c      	movs	r1, #92	; 0x5c
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f7fe fd86 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d101      	bne.n	800c126 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 800c122:	2300      	movs	r3, #0
 800c124:	e000      	b.n	800c128 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 800c126:	2301      	movs	r3, #1
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3710      	adds	r7, #16
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b084      	sub	sp, #16
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	460b      	mov	r3, r1
 800c13a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c13c:	f107 020f 	add.w	r2, r7, #15
 800c140:	2301      	movs	r3, #1
 800c142:	215c      	movs	r1, #92	; 0x5c
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f7fe fd55 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c14a:	4603      	mov	r3, r0
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 800c150:	2300      	movs	r3, #0
 800c152:	e016      	b.n	800c182 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 800c154:	7bfb      	ldrb	r3, [r7, #15]
 800c156:	f023 0310 	bic.w	r3, r3, #16
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c15e:	7bfa      	ldrb	r2, [r7, #15]
 800c160:	78fb      	ldrb	r3, [r7, #3]
 800c162:	4313      	orrs	r3, r2
 800c164:	b2db      	uxtb	r3, r3
 800c166:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c168:	f107 020f 	add.w	r2, r7, #15
 800c16c:	2301      	movs	r3, #1
 800c16e:	215c      	movs	r1, #92	; 0x5c
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f7fe fd59 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c176:	4603      	mov	r3, r0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d101      	bne.n	800c180 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 800c17c:	2300      	movs	r3, #0
 800c17e:	e000      	b.n	800c182 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 800c180:	2301      	movs	r3, #1
}
 800c182:	4618      	mov	r0, r3
 800c184:	3710      	adds	r7, #16
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}

0800c18a <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 800c18a:	b580      	push	{r7, lr}
 800c18c:	b084      	sub	sp, #16
 800c18e:	af00      	add	r7, sp, #0
 800c190:	6078      	str	r0, [r7, #4]
 800c192:	460b      	mov	r3, r1
 800c194:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 800c196:	78fb      	ldrb	r3, [r7, #3]
 800c198:	015b      	lsls	r3, r3, #5
 800c19a:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 800c19c:	78fb      	ldrb	r3, [r7, #3]
 800c19e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c1a2:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c1a4:	f107 020f 	add.w	r2, r7, #15
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	215c      	movs	r1, #92	; 0x5c
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f7fe fd21 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d101      	bne.n	800c1bc <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	e016      	b.n	800c1ea <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 800c1bc:	7bfb      	ldrb	r3, [r7, #15]
 800c1be:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800c1c2:	b2db      	uxtb	r3, r3
 800c1c4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c1c6:	7bfa      	ldrb	r2, [r7, #15]
 800c1c8:	78fb      	ldrb	r3, [r7, #3]
 800c1ca:	4313      	orrs	r3, r2
 800c1cc:	b2db      	uxtb	r3, r3
 800c1ce:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c1d0:	f107 020f 	add.w	r2, r7, #15
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	215c      	movs	r1, #92	; 0x5c
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f7fe fd25 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d101      	bne.n	800c1e8 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	e000      	b.n	800c1ea <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 800c1e8:	2301      	movs	r3, #1
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3710      	adds	r7, #16
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}

0800c1f2 <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 800c1f2:	b580      	push	{r7, lr}
 800c1f4:	b084      	sub	sp, #16
 800c1f6:	af00      	add	r7, sp, #0
 800c1f8:	6078      	str	r0, [r7, #4]
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800c1fe:	f107 020f 	add.w	r2, r7, #15
 800c202:	2301      	movs	r3, #1
 800c204:	215d      	movs	r1, #93	; 0x5d
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f7fe fcf4 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c20c:	4603      	mov	r3, r0
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d101      	bne.n	800c216 <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800c212:	2300      	movs	r3, #0
 800c214:	e016      	b.n	800c244 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 800c216:	7bfb      	ldrb	r3, [r7, #15]
 800c218:	f023 0307 	bic.w	r3, r3, #7
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c220:	7bfa      	ldrb	r2, [r7, #15]
 800c222:	78fb      	ldrb	r3, [r7, #3]
 800c224:	4313      	orrs	r3, r2
 800c226:	b2db      	uxtb	r3, r3
 800c228:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800c22a:	f107 020f 	add.w	r2, r7, #15
 800c22e:	2301      	movs	r3, #1
 800c230:	215d      	movs	r1, #93	; 0x5d
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f7fe fcf8 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c238:	4603      	mov	r3, r0
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d101      	bne.n	800c242 <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 800c23e:	2300      	movs	r3, #0
 800c240:	e000      	b.n	800c244 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 800c242:	2301      	movs	r3, #1
}
 800c244:	4618      	mov	r0, r3
 800c246:	3710      	adds	r7, #16
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
 800c254:	460b      	mov	r3, r1
 800c256:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 800c258:	78fb      	ldrb	r3, [r7, #3]
 800c25a:	f003 031f 	and.w	r3, r3, #31
 800c25e:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 800c260:	78fb      	ldrb	r3, [r7, #3]
 800c262:	095b      	lsrs	r3, r3, #5
 800c264:	b2db      	uxtb	r3, r3
 800c266:	f003 0301 	and.w	r3, r3, #1
 800c26a:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
 800c26e:	00db      	lsls	r3, r3, #3
 800c270:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800c272:	7bfb      	ldrb	r3, [r7, #15]
 800c274:	f023 0307 	bic.w	r3, r3, #7
 800c278:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800c27a:	f107 020d 	add.w	r2, r7, #13
 800c27e:	2301      	movs	r3, #1
 800c280:	215d      	movs	r1, #93	; 0x5d
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f7fe fcb6 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d101      	bne.n	800c292 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 800c28e:	2300      	movs	r3, #0
 800c290:	e03f      	b.n	800c312 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 800c292:	7b7b      	ldrb	r3, [r7, #13]
 800c294:	f003 0307 	and.w	r3, r3, #7
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800c29c:	7b7a      	ldrb	r2, [r7, #13]
 800c29e:	7bfb      	ldrb	r3, [r7, #15]
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800c2a6:	f107 020d 	add.w	r2, r7, #13
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	215d      	movs	r1, #93	; 0x5d
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f7fe fcba 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d101      	bne.n	800c2be <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	e029      	b.n	800c312 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 800c2be:	7bbb      	ldrb	r3, [r7, #14]
 800c2c0:	01db      	lsls	r3, r3, #7
 800c2c2:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800c2c4:	7bbb      	ldrb	r3, [r7, #14]
 800c2c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c2ca:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c2cc:	f107 020d 	add.w	r2, r7, #13
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	215c      	movs	r1, #92	; 0x5c
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f7fe fc8d 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d101      	bne.n	800c2e4 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	e016      	b.n	800c312 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 800c2e4:	7b7b      	ldrb	r3, [r7, #13]
 800c2e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2ea:	b2db      	uxtb	r3, r3
 800c2ec:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800c2ee:	7b7a      	ldrb	r2, [r7, #13]
 800c2f0:	7bbb      	ldrb	r3, [r7, #14]
 800c2f2:	4313      	orrs	r3, r2
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800c2f8:	f107 020d 	add.w	r2, r7, #13
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	215c      	movs	r1, #92	; 0x5c
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f7fe fc91 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d101      	bne.n	800c310 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 800c30c:	2300      	movs	r3, #0
 800c30e:	e000      	b.n	800c312 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 800c310:	2301      	movs	r3, #1
}
 800c312:	4618      	mov	r0, r3
 800c314:	3710      	adds	r7, #16
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}

0800c31a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 800c31a:	b580      	push	{r7, lr}
 800c31c:	b084      	sub	sp, #16
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
 800c322:	460b      	mov	r3, r1
 800c324:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c326:	f107 020f 	add.w	r2, r7, #15
 800c32a:	2301      	movs	r3, #1
 800c32c:	215e      	movs	r1, #94	; 0x5e
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f7fe fc60 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c334:	4603      	mov	r3, r0
 800c336:	2b00      	cmp	r3, #0
 800c338:	d101      	bne.n	800c33e <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 800c33a:	2300      	movs	r3, #0
 800c33c:	e016      	b.n	800c36c <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 800c33e:	7bfb      	ldrb	r3, [r7, #15]
 800c340:	f023 0302 	bic.w	r3, r3, #2
 800c344:	b2db      	uxtb	r3, r3
 800c346:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c348:	7bfa      	ldrb	r2, [r7, #15]
 800c34a:	78fb      	ldrb	r3, [r7, #3]
 800c34c:	4313      	orrs	r3, r2
 800c34e:	b2db      	uxtb	r3, r3
 800c350:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c352:	f107 020f 	add.w	r2, r7, #15
 800c356:	2301      	movs	r3, #1
 800c358:	215e      	movs	r1, #94	; 0x5e
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	f7fe fc64 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c360:	4603      	mov	r3, r0
 800c362:	2b00      	cmp	r3, #0
 800c364:	d101      	bne.n	800c36a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 800c366:	2300      	movs	r3, #0
 800c368:	e000      	b.n	800c36c <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800c36a:	2301      	movs	r3, #1
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3710      	adds	r7, #16
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}

0800c374 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	460b      	mov	r3, r1
 800c37e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c380:	f107 020f 	add.w	r2, r7, #15
 800c384:	2301      	movs	r3, #1
 800c386:	215e      	movs	r1, #94	; 0x5e
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f7fe fc33 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c38e:	4603      	mov	r3, r0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d101      	bne.n	800c398 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 800c394:	2300      	movs	r3, #0
 800c396:	e016      	b.n	800c3c6 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 800c398:	7bfb      	ldrb	r3, [r7, #15]
 800c39a:	f023 0304 	bic.w	r3, r3, #4
 800c39e:	b2db      	uxtb	r3, r3
 800c3a0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c3a2:	7bfa      	ldrb	r2, [r7, #15]
 800c3a4:	78fb      	ldrb	r3, [r7, #3]
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c3ac:	f107 020f 	add.w	r2, r7, #15
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	215e      	movs	r1, #94	; 0x5e
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f7fe fc37 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d101      	bne.n	800c3c4 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	e000      	b.n	800c3c6 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800c3c4:	2301      	movs	r3, #1
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3710      	adds	r7, #16
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b084      	sub	sp, #16
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	6078      	str	r0, [r7, #4]
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c3da:	f107 020f 	add.w	r2, r7, #15
 800c3de:	2301      	movs	r3, #1
 800c3e0:	215e      	movs	r1, #94	; 0x5e
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f7fe fc06 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d101      	bne.n	800c3f2 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	e016      	b.n	800c420 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 800c3f2:	7bfb      	ldrb	r3, [r7, #15]
 800c3f4:	f023 0308 	bic.w	r3, r3, #8
 800c3f8:	b2db      	uxtb	r3, r3
 800c3fa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c3fc:	7bfa      	ldrb	r2, [r7, #15]
 800c3fe:	78fb      	ldrb	r3, [r7, #3]
 800c400:	4313      	orrs	r3, r2
 800c402:	b2db      	uxtb	r3, r3
 800c404:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c406:	f107 020f 	add.w	r2, r7, #15
 800c40a:	2301      	movs	r3, #1
 800c40c:	215e      	movs	r1, #94	; 0x5e
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f7fe fc0a 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d101      	bne.n	800c41e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 800c41a:	2300      	movs	r3, #0
 800c41c:	e000      	b.n	800c420 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800c41e:	2301      	movs	r3, #1
}
 800c420:	4618      	mov	r0, r3
 800c422:	3710      	adds	r7, #16
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}

0800c428 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b084      	sub	sp, #16
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
 800c430:	460b      	mov	r3, r1
 800c432:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c434:	f107 020f 	add.w	r2, r7, #15
 800c438:	2301      	movs	r3, #1
 800c43a:	215e      	movs	r1, #94	; 0x5e
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f7fe fbd9 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c442:	4603      	mov	r3, r0
 800c444:	2b00      	cmp	r3, #0
 800c446:	d101      	bne.n	800c44c <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 800c448:	2300      	movs	r3, #0
 800c44a:	e016      	b.n	800c47a <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
 800c44e:	f023 0310 	bic.w	r3, r3, #16
 800c452:	b2db      	uxtb	r3, r3
 800c454:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c456:	7bfa      	ldrb	r2, [r7, #15]
 800c458:	78fb      	ldrb	r3, [r7, #3]
 800c45a:	4313      	orrs	r3, r2
 800c45c:	b2db      	uxtb	r3, r3
 800c45e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c460:	f107 020f 	add.w	r2, r7, #15
 800c464:	2301      	movs	r3, #1
 800c466:	215e      	movs	r1, #94	; 0x5e
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7fe fbdd 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 800c474:	2300      	movs	r3, #0
 800c476:	e000      	b.n	800c47a <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800c478:	2301      	movs	r3, #1
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3710      	adds	r7, #16
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}

0800c482 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 800c482:	b580      	push	{r7, lr}
 800c484:	b084      	sub	sp, #16
 800c486:	af00      	add	r7, sp, #0
 800c488:	6078      	str	r0, [r7, #4]
 800c48a:	460b      	mov	r3, r1
 800c48c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c48e:	f107 020f 	add.w	r2, r7, #15
 800c492:	2301      	movs	r3, #1
 800c494:	215e      	movs	r1, #94	; 0x5e
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f7fe fbac 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c49c:	4603      	mov	r3, r0
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	e016      	b.n	800c4d4 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 800c4a6:	7bfb      	ldrb	r3, [r7, #15]
 800c4a8:	f023 0320 	bic.w	r3, r3, #32
 800c4ac:	b2db      	uxtb	r3, r3
 800c4ae:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c4b0:	7bfa      	ldrb	r2, [r7, #15]
 800c4b2:	78fb      	ldrb	r3, [r7, #3]
 800c4b4:	4313      	orrs	r3, r2
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c4ba:	f107 020f 	add.w	r2, r7, #15
 800c4be:	2301      	movs	r3, #1
 800c4c0:	215e      	movs	r1, #94	; 0x5e
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f7fe fbb0 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d101      	bne.n	800c4d2 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	e000      	b.n	800c4d4 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800c4d2:	2301      	movs	r3, #1
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3710      	adds	r7, #16
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c4e8:	f107 020f 	add.w	r2, r7, #15
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	215e      	movs	r1, #94	; 0x5e
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f7fe fb7f 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d101      	bne.n	800c500 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	e016      	b.n	800c52e <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 800c500:	7bfb      	ldrb	r3, [r7, #15]
 800c502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c506:	b2db      	uxtb	r3, r3
 800c508:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800c50a:	7bfa      	ldrb	r2, [r7, #15]
 800c50c:	78fb      	ldrb	r3, [r7, #3]
 800c50e:	4313      	orrs	r3, r2
 800c510:	b2db      	uxtb	r3, r3
 800c512:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800c514:	f107 020f 	add.w	r2, r7, #15
 800c518:	2301      	movs	r3, #1
 800c51a:	215e      	movs	r1, #94	; 0x5e
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f7fe fb83 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800c522:	4603      	mov	r3, r0
 800c524:	2b00      	cmp	r3, #0
 800c526:	d101      	bne.n	800c52c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 800c528:	2300      	movs	r3, #0
 800c52a:	e000      	b.n	800c52e <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 800c52c:	2301      	movs	r3, #1
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3710      	adds	r7, #16
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}

0800c536 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 800c536:	b580      	push	{r7, lr}
 800c538:	b084      	sub	sp, #16
 800c53a:	af00      	add	r7, sp, #0
 800c53c:	6078      	str	r0, [r7, #4]
 800c53e:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800c540:	2302      	movs	r3, #2
 800c542:	733b      	strb	r3, [r7, #12]

  k = 0;
 800c544:	2300      	movs	r3, #0
 800c546:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800c548:	2300      	movs	r3, #0
 800c54a:	73fb      	strb	r3, [r7, #15]
 800c54c:	e01e      	b.n	800c58c <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800c54e:	2300      	movs	r3, #0
 800c550:	73bb      	strb	r3, [r7, #14]
 800c552:	e014      	b.n	800c57e <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 800c554:	7b7b      	ldrb	r3, [r7, #13]
 800c556:	333e      	adds	r3, #62	; 0x3e
 800c558:	b2d9      	uxtb	r1, r3
 800c55a:	7b7b      	ldrb	r3, [r7, #13]
 800c55c:	683a      	ldr	r2, [r7, #0]
 800c55e:	441a      	add	r2, r3
 800c560:	2301      	movs	r3, #1
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f7fe fb46 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c568:	4603      	mov	r3, r0
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d101      	bne.n	800c572 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 800c56e:	2300      	movs	r3, #0
 800c570:	e010      	b.n	800c594 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 800c572:	7b7b      	ldrb	r3, [r7, #13]
 800c574:	3301      	adds	r3, #1
 800c576:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800c578:	7bbb      	ldrb	r3, [r7, #14]
 800c57a:	3301      	adds	r3, #1
 800c57c:	73bb      	strb	r3, [r7, #14]
 800c57e:	7bba      	ldrb	r2, [r7, #14]
 800c580:	7b3b      	ldrb	r3, [r7, #12]
 800c582:	429a      	cmp	r2, r3
 800c584:	d3e6      	bcc.n	800c554 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 800c586:	7bfb      	ldrb	r3, [r7, #15]
 800c588:	3301      	adds	r3, #1
 800c58a:	73fb      	strb	r3, [r7, #15]
 800c58c:	7bfb      	ldrb	r3, [r7, #15]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d0dd      	beq.n	800c54e <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800c592:	2301      	movs	r3, #1
}
 800c594:	4618      	mov	r0, r3
 800c596:	3710      	adds	r7, #16
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}

0800c59c <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800c5a6:	2302      	movs	r3, #2
 800c5a8:	733b      	strb	r3, [r7, #12]

  k = 0;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	73fb      	strb	r3, [r7, #15]
 800c5b2:	e01e      	b.n	800c5f2 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	73bb      	strb	r3, [r7, #14]
 800c5b8:	e014      	b.n	800c5e4 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 800c5ba:	7b7b      	ldrb	r3, [r7, #13]
 800c5bc:	334b      	adds	r3, #75	; 0x4b
 800c5be:	b2d9      	uxtb	r1, r3
 800c5c0:	7b7b      	ldrb	r3, [r7, #13]
 800c5c2:	683a      	ldr	r2, [r7, #0]
 800c5c4:	441a      	add	r2, r3
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f7fe fb13 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d101      	bne.n	800c5d8 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	e010      	b.n	800c5fa <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 800c5d8:	7b7b      	ldrb	r3, [r7, #13]
 800c5da:	3301      	adds	r3, #1
 800c5dc:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800c5de:	7bbb      	ldrb	r3, [r7, #14]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	73bb      	strb	r3, [r7, #14]
 800c5e4:	7bba      	ldrb	r2, [r7, #14]
 800c5e6:	7b3b      	ldrb	r3, [r7, #12]
 800c5e8:	429a      	cmp	r2, r3
 800c5ea:	d3e6      	bcc.n	800c5ba <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 800c5ec:	7bfb      	ldrb	r3, [r7, #15]
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	73fb      	strb	r3, [r7, #15]
 800c5f2:	7bfb      	ldrb	r3, [r7, #15]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d0dd      	beq.n	800c5b4 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 800c5f8:	2301      	movs	r3, #1
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3710      	adds	r7, #16
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}

0800c602 <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800c602:	b580      	push	{r7, lr}
 800c604:	b084      	sub	sp, #16
 800c606:	af00      	add	r7, sp, #0
 800c608:	6078      	str	r0, [r7, #4]
 800c60a:	460b      	mov	r3, r1
 800c60c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 800c60e:	2180      	movs	r1, #128	; 0x80
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f7fe fd40 	bl	800b096 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800c616:	f107 020f 	add.w	r2, r7, #15
 800c61a:	2301      	movs	r3, #1
 800c61c:	210f      	movs	r1, #15
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f7fe fae8 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 800c624:	7bfb      	ldrb	r3, [r7, #15]
 800c626:	f023 031f 	bic.w	r3, r3, #31
 800c62a:	b2db      	uxtb	r3, r3
 800c62c:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800c62e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c632:	f003 031f 	and.w	r3, r3, #31
 800c636:	b25a      	sxtb	r2, r3
 800c638:	7bfb      	ldrb	r3, [r7, #15]
 800c63a:	b25b      	sxtb	r3, r3
 800c63c:	4313      	orrs	r3, r2
 800c63e:	b25b      	sxtb	r3, r3
 800c640:	b2db      	uxtb	r3, r3
 800c642:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800c644:	f107 020f 	add.w	r2, r7, #15
 800c648:	2301      	movs	r3, #1
 800c64a:	210f      	movs	r1, #15
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f7fe faeb 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 800c652:	2100      	movs	r1, #0
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f7fe fd1e 	bl	800b096 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 800c65a:	2301      	movs	r3, #1
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3710      	adds	r7, #16
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b086      	sub	sp, #24
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	689b      	ldr	r3, [r3, #8]
 800c670:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 ff96 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800c684:	4603      	mov	r3, r0
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800c68a:	2301      	movs	r3, #1
 800c68c:	e036      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800c68e:	2104      	movs	r1, #4
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	f7fe fe91 	bl	800b3b8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800c696:	4603      	mov	r3, r0
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d101      	bne.n	800c6a0 <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800c69c:	2301      	movs	r3, #1
 800c69e:	e02d      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800c6a0:	2140      	movs	r1, #64	; 0x40
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7fe faf7 	bl	800ac96 <LSM6DSL_ACC_GYRO_W_BDU>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d101      	bne.n	800c6b2 <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	e024      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800c6b2:	2100      	movs	r1, #0
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f7fe fdcb 	bl	800b250 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d101      	bne.n	800c6c4 <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e01b      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	4a0f      	ldr	r2, [pc, #60]	; (800c704 <LSM6DSL_X_Init+0xa0>)
 800c6c8:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f7fe fb8b 	bl	800ade8 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d101      	bne.n	800c6dc <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 800c6d8:	2301      	movs	r3, #1
 800c6da:	e00f      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800c6dc:	2100      	movs	r1, #0
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 fac8 	bl	800cc74 <LSM6DSL_X_Set_FS>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	d101      	bne.n	800c6ee <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e006      	b.n	800c6fc <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800c6fa:	2300      	movs	r3, #0
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3718      	adds	r7, #24
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}
 800c704:	42d00000 	.word	0x42d00000

0800c708 <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b086      	sub	sp, #24
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800c716:	697b      	ldr	r3, [r7, #20]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 ff44 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800c728:	4603      	mov	r3, r0
 800c72a:	2b01      	cmp	r3, #1
 800c72c:	d101      	bne.n	800c732 <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800c72e:	2301      	movs	r3, #1
 800c730:	e04a      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f001 fbbe 	bl	800deb4 <LSM6DSL_X_Disable_Free_Fall_Detection>
 800c738:	4603      	mov	r3, r0
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d101      	bne.n	800c742 <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	e042      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f002 f88a 	bl	800e85c <LSM6DSL_X_Disable_6D_Orientation>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b01      	cmp	r3, #1
 800c74c:	d101      	bne.n	800c752 <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 800c74e:	2301      	movs	r3, #1
 800c750:	e03a      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f001 fc54 	bl	800e000 <LSM6DSL_X_Disable_Pedometer>
 800c758:	4603      	mov	r3, r0
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d101      	bne.n	800c762 <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 800c75e:	2301      	movs	r3, #1
 800c760:	e032      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f001 fe76 	bl	800e454 <LSM6DSL_X_Disable_Single_Tap_Detection>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d101      	bne.n	800c772 <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 800c76e:	2301      	movs	r3, #1
 800c770:	e02a      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f001 ff5c 	bl	800e630 <LSM6DSL_X_Disable_Double_Tap_Detection>
 800c778:	4603      	mov	r3, r0
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d101      	bne.n	800c782 <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 800c77e:	2301      	movs	r3, #1
 800c780:	e022      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f001 fd10 	bl	800e1a8 <LSM6DSL_X_Disable_Tilt_Detection>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b01      	cmp	r3, #1
 800c78c:	d101      	bne.n	800c792 <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 800c78e:	2301      	movs	r3, #1
 800c790:	e01a      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f001 fd92 	bl	800e2bc <LSM6DSL_X_Disable_Wake_Up_Detection>
 800c798:	4603      	mov	r3, r0
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	d101      	bne.n	800c7a2 <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 800c79e:	2301      	movs	r3, #1
 800c7a0:	e012      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 f839 	bl	800c81a <LSM6DSL_X_Sensor_Disable>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d101      	bne.n	800c7b2 <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	e00a      	b.n	800c7c8 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	f04f 0200 	mov.w	r2, #0
 800c7b8:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800c7c6:	2300      	movs	r3, #0
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3718      	adds	r7, #24
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}

0800c7d0 <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b084      	sub	sp, #16
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	689b      	ldr	r3, [r3, #8]
 800c7dc:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	799b      	ldrb	r3, [r3, #6]
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d101      	bne.n	800c7f0 <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	e010      	b.n	800c812 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	edd3 7a01 	vldr	s15, [r3, #4]
 800c7f6:	eeb0 0a67 	vmov.f32	s0, s15
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 fffa 	bl	800d7f4 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800c800:	4603      	mov	r3, r0
 800c802:	2b01      	cmp	r3, #1
 800c804:	d101      	bne.n	800c80a <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800c806:	2301      	movs	r3, #1
 800c808:	e003      	b.n	800c812 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2201      	movs	r2, #1
 800c80e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800c810:	2300      	movs	r3, #0
}
 800c812:	4618      	mov	r0, r3
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}

0800c81a <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b084      	sub	sp, #16
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	689b      	ldr	r3, [r3, #8]
 800c826:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	799b      	ldrb	r3, [r3, #6]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d101      	bne.n	800c83a <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800c836:	2300      	movs	r3, #0
 800c838:	e017      	b.n	800c86a <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	3304      	adds	r3, #4
 800c83e:	4619      	mov	r1, r3
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f000 f8f9 	bl	800ca38 <LSM6DSL_X_Get_ODR>
 800c846:	4603      	mov	r3, r0
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d101      	bne.n	800c850 <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800c84c:	2301      	movs	r3, #1
 800c84e:	e00c      	b.n	800c86a <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800c850:	2100      	movs	r1, #0
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f7fe fac8 	bl	800ade8 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800c858:	4603      	mov	r3, r0
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d101      	bne.n	800c862 <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e003      	b.n	800c86a <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2200      	movs	r2, #0
 800c866:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800c868:	2300      	movs	r3, #0
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3710      	adds	r7, #16
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}

0800c872 <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800c872:	b580      	push	{r7, lr}
 800c874:	b082      	sub	sp, #8
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
 800c87a:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800c87c:	6839      	ldr	r1, [r7, #0]
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f000 fe83 	bl	800d58a <LSM6DSL_Get_WhoAmI>
 800c884:	4603      	mov	r3, r0
}
 800c886:	4618      	mov	r0, r3
 800c888:	3708      	adds	r7, #8
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}

0800c88e <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800c88e:	b580      	push	{r7, lr}
 800c890:	b082      	sub	sp, #8
 800c892:	af00      	add	r7, sp, #0
 800c894:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f000 fe8a 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800c89c:	4603      	mov	r3, r0
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3708      	adds	r7, #8
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}

0800c8a6 <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800c8a6:	b580      	push	{r7, lr}
 800c8a8:	b086      	sub	sp, #24
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	6078      	str	r0, [r7, #4]
 800c8ae:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 800c8b0:	f04f 0300 	mov.w	r3, #0
 800c8b4:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800c8b6:	f107 0310 	add.w	r3, r7, #16
 800c8ba:	4619      	mov	r1, r3
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	f000 fedf 	bl	800d680 <LSM6DSL_X_Get_Axes_Raw>
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d101      	bne.n	800c8cc <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	e03b      	b.n	800c944 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800c8cc:	f107 030c 	add.w	r3, r7, #12
 800c8d0:	4619      	mov	r1, r3
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f000 f85c 	bl	800c990 <LSM6DSL_X_Get_Sensitivity>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	d101      	bne.n	800c8e2 <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e030      	b.n	800c944 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800c8e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c8e6:	ee07 3a90 	vmov	s15, r3
 800c8ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c8ee:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c8fa:	ee17 2a90 	vmov	r2, s15
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800c902:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c906:	ee07 3a90 	vmov	s15, r3
 800c90a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c90e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c912:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c916:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c91a:	ee17 2a90 	vmov	r2, s15
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800c922:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c926:	ee07 3a90 	vmov	s15, r3
 800c92a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c92e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c932:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c93a:	ee17 2a90 	vmov	r2, s15
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	4618      	mov	r0, r3
 800c946:	3718      	adds	r7, #24
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b084      	sub	sp, #16
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
 800c954:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800c956:	f107 0308 	add.w	r3, r7, #8
 800c95a:	4619      	mov	r1, r3
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fe8f 	bl	800d680 <LSM6DSL_X_Get_Axes_Raw>
 800c962:	4603      	mov	r3, r0
 800c964:	2b01      	cmp	r3, #1
 800c966:	d101      	bne.n	800c96c <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800c968:	2301      	movs	r3, #1
 800c96a:	e00c      	b.n	800c986 <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800c96c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800c974:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800c97c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800c984:	2300      	movs	r3, #0
}
 800c986:	4618      	mov	r0, r3
 800c988:	3710      	adds	r7, #16
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}
	...

0800c990 <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800c99a:	f107 030f 	add.w	r3, r7, #15
 800c99e:	4619      	mov	r1, r3
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f7fe f9d2 	bl	800ad4a <LSM6DSL_ACC_GYRO_R_FS_XL>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d101      	bne.n	800c9b0 <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800c9ac:	2301      	movs	r3, #1
 800c9ae:	e035      	b.n	800ca1c <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800c9b0:	7bfb      	ldrb	r3, [r7, #15]
 800c9b2:	2b0c      	cmp	r3, #12
 800c9b4:	d82c      	bhi.n	800ca10 <LSM6DSL_X_Get_Sensitivity+0x80>
 800c9b6:	a201      	add	r2, pc, #4	; (adr r2, 800c9bc <LSM6DSL_X_Get_Sensitivity+0x2c>)
 800c9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9bc:	0800c9f1 	.word	0x0800c9f1
 800c9c0:	0800ca11 	.word	0x0800ca11
 800c9c4:	0800ca11 	.word	0x0800ca11
 800c9c8:	0800ca11 	.word	0x0800ca11
 800c9cc:	0800ca09 	.word	0x0800ca09
 800c9d0:	0800ca11 	.word	0x0800ca11
 800c9d4:	0800ca11 	.word	0x0800ca11
 800c9d8:	0800ca11 	.word	0x0800ca11
 800c9dc:	0800c9f9 	.word	0x0800c9f9
 800c9e0:	0800ca11 	.word	0x0800ca11
 800c9e4:	0800ca11 	.word	0x0800ca11
 800c9e8:	0800ca11 	.word	0x0800ca11
 800c9ec:	0800ca01 	.word	0x0800ca01
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	4a0c      	ldr	r2, [pc, #48]	; (800ca24 <LSM6DSL_X_Get_Sensitivity+0x94>)
 800c9f4:	601a      	str	r2, [r3, #0]
      break;
 800c9f6:	e010      	b.n	800ca1a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	4a0b      	ldr	r2, [pc, #44]	; (800ca28 <LSM6DSL_X_Get_Sensitivity+0x98>)
 800c9fc:	601a      	str	r2, [r3, #0]
      break;
 800c9fe:	e00c      	b.n	800ca1a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	4a0a      	ldr	r2, [pc, #40]	; (800ca2c <LSM6DSL_X_Get_Sensitivity+0x9c>)
 800ca04:	601a      	str	r2, [r3, #0]
      break;
 800ca06:	e008      	b.n	800ca1a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	4a09      	ldr	r2, [pc, #36]	; (800ca30 <LSM6DSL_X_Get_Sensitivity+0xa0>)
 800ca0c:	601a      	str	r2, [r3, #0]
      break;
 800ca0e:	e004      	b.n	800ca1a <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	4a08      	ldr	r2, [pc, #32]	; (800ca34 <LSM6DSL_X_Get_Sensitivity+0xa4>)
 800ca14:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800ca16:	2301      	movs	r3, #1
 800ca18:	e000      	b.n	800ca1c <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3710      	adds	r7, #16
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	3d79db23 	.word	0x3d79db23
 800ca28:	3df9db23 	.word	0x3df9db23
 800ca2c:	3e79db23 	.word	0x3e79db23
 800ca30:	3ef9db23 	.word	0x3ef9db23
 800ca34:	bf800000 	.word	0xbf800000

0800ca38 <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800ca42:	f107 030f 	add.w	r3, r7, #15
 800ca46:	4619      	mov	r1, r3
 800ca48:	6878      	ldr	r0, [r7, #4]
 800ca4a:	f7fe f9fa 	bl	800ae42 <LSM6DSL_ACC_GYRO_R_ODR_XL>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d101      	bne.n	800ca58 <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800ca54:	2301      	movs	r3, #1
 800ca56:	e05c      	b.n	800cb12 <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800ca58:	7bfb      	ldrb	r3, [r7, #15]
 800ca5a:	2ba0      	cmp	r3, #160	; 0xa0
 800ca5c:	d04f      	beq.n	800cafe <LSM6DSL_X_Get_ODR+0xc6>
 800ca5e:	2ba0      	cmp	r3, #160	; 0xa0
 800ca60:	dc51      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca62:	2b90      	cmp	r3, #144	; 0x90
 800ca64:	d047      	beq.n	800caf6 <LSM6DSL_X_Get_ODR+0xbe>
 800ca66:	2b90      	cmp	r3, #144	; 0x90
 800ca68:	dc4d      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca6a:	2b80      	cmp	r3, #128	; 0x80
 800ca6c:	d03f      	beq.n	800caee <LSM6DSL_X_Get_ODR+0xb6>
 800ca6e:	2b80      	cmp	r3, #128	; 0x80
 800ca70:	dc49      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca72:	2b70      	cmp	r3, #112	; 0x70
 800ca74:	d037      	beq.n	800cae6 <LSM6DSL_X_Get_ODR+0xae>
 800ca76:	2b70      	cmp	r3, #112	; 0x70
 800ca78:	dc45      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca7a:	2b60      	cmp	r3, #96	; 0x60
 800ca7c:	d02f      	beq.n	800cade <LSM6DSL_X_Get_ODR+0xa6>
 800ca7e:	2b60      	cmp	r3, #96	; 0x60
 800ca80:	dc41      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca82:	2b50      	cmp	r3, #80	; 0x50
 800ca84:	d027      	beq.n	800cad6 <LSM6DSL_X_Get_ODR+0x9e>
 800ca86:	2b50      	cmp	r3, #80	; 0x50
 800ca88:	dc3d      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca8a:	2b40      	cmp	r3, #64	; 0x40
 800ca8c:	d01f      	beq.n	800cace <LSM6DSL_X_Get_ODR+0x96>
 800ca8e:	2b40      	cmp	r3, #64	; 0x40
 800ca90:	dc39      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca92:	2b30      	cmp	r3, #48	; 0x30
 800ca94:	d017      	beq.n	800cac6 <LSM6DSL_X_Get_ODR+0x8e>
 800ca96:	2b30      	cmp	r3, #48	; 0x30
 800ca98:	dc35      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800ca9a:	2b20      	cmp	r3, #32
 800ca9c:	d00f      	beq.n	800cabe <LSM6DSL_X_Get_ODR+0x86>
 800ca9e:	2b20      	cmp	r3, #32
 800caa0:	dc31      	bgt.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d002      	beq.n	800caac <LSM6DSL_X_Get_ODR+0x74>
 800caa6:	2b10      	cmp	r3, #16
 800caa8:	d005      	beq.n	800cab6 <LSM6DSL_X_Get_ODR+0x7e>
 800caaa:	e02c      	b.n	800cb06 <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	f04f 0200 	mov.w	r2, #0
 800cab2:	601a      	str	r2, [r3, #0]
      break;
 800cab4:	e02c      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	4a18      	ldr	r2, [pc, #96]	; (800cb1c <LSM6DSL_X_Get_ODR+0xe4>)
 800caba:	601a      	str	r2, [r3, #0]
      break;
 800cabc:	e028      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	4a17      	ldr	r2, [pc, #92]	; (800cb20 <LSM6DSL_X_Get_ODR+0xe8>)
 800cac2:	601a      	str	r2, [r3, #0]
      break;
 800cac4:	e024      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	4a16      	ldr	r2, [pc, #88]	; (800cb24 <LSM6DSL_X_Get_ODR+0xec>)
 800caca:	601a      	str	r2, [r3, #0]
      break;
 800cacc:	e020      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	4a15      	ldr	r2, [pc, #84]	; (800cb28 <LSM6DSL_X_Get_ODR+0xf0>)
 800cad2:	601a      	str	r2, [r3, #0]
      break;
 800cad4:	e01c      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	4a14      	ldr	r2, [pc, #80]	; (800cb2c <LSM6DSL_X_Get_ODR+0xf4>)
 800cada:	601a      	str	r2, [r3, #0]
      break;
 800cadc:	e018      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	4a13      	ldr	r2, [pc, #76]	; (800cb30 <LSM6DSL_X_Get_ODR+0xf8>)
 800cae2:	601a      	str	r2, [r3, #0]
      break;
 800cae4:	e014      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	4a12      	ldr	r2, [pc, #72]	; (800cb34 <LSM6DSL_X_Get_ODR+0xfc>)
 800caea:	601a      	str	r2, [r3, #0]
      break;
 800caec:	e010      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	4a11      	ldr	r2, [pc, #68]	; (800cb38 <LSM6DSL_X_Get_ODR+0x100>)
 800caf2:	601a      	str	r2, [r3, #0]
      break;
 800caf4:	e00c      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	4a10      	ldr	r2, [pc, #64]	; (800cb3c <LSM6DSL_X_Get_ODR+0x104>)
 800cafa:	601a      	str	r2, [r3, #0]
      break;
 800cafc:	e008      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	4a0f      	ldr	r2, [pc, #60]	; (800cb40 <LSM6DSL_X_Get_ODR+0x108>)
 800cb02:	601a      	str	r2, [r3, #0]
      break;
 800cb04:	e004      	b.n	800cb10 <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	4a0e      	ldr	r2, [pc, #56]	; (800cb44 <LSM6DSL_X_Get_ODR+0x10c>)
 800cb0a:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	e000      	b.n	800cb12 <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800cb10:	2300      	movs	r3, #0
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3710      	adds	r7, #16
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	41500000 	.word	0x41500000
 800cb20:	41d00000 	.word	0x41d00000
 800cb24:	42500000 	.word	0x42500000
 800cb28:	42d00000 	.word	0x42d00000
 800cb2c:	43500000 	.word	0x43500000
 800cb30:	43d00000 	.word	0x43d00000
 800cb34:	44504000 	.word	0x44504000
 800cb38:	44cf8000 	.word	0x44cf8000
 800cb3c:	45502000 	.word	0x45502000
 800cb40:	45d02000 	.word	0x45d02000
 800cb44:	bf800000 	.word	0xbf800000

0800cb48 <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b082      	sub	sp, #8
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	460b      	mov	r3, r1
 800cb52:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	799b      	ldrb	r3, [r3, #6]
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	d109      	bne.n	800cb70 <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800cb5c:	78fb      	ldrb	r3, [r7, #3]
 800cb5e:	4619      	mov	r1, r3
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f000 fdcf 	bl	800d704 <LSM6DSL_X_Set_ODR_When_Enabled>
 800cb66:	4603      	mov	r3, r0
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d10b      	bne.n	800cb84 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	e00a      	b.n	800cb86 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	4619      	mov	r1, r3
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f000 fdfb 	bl	800d770 <LSM6DSL_X_Set_ODR_When_Disabled>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	2b01      	cmp	r3, #1
 800cb7e:	d101      	bne.n	800cb84 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800cb80:	2301      	movs	r3, #1
 800cb82:	e000      	b.n	800cb86 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800cb84:	2300      	movs	r3, #0
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3708      	adds	r7, #8
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b082      	sub	sp, #8
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	6078      	str	r0, [r7, #4]
 800cb96:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	799b      	ldrb	r3, [r3, #6]
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d109      	bne.n	800cbb6 <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800cba2:	ed97 0a00 	vldr	s0, [r7]
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f000 fe24 	bl	800d7f4 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800cbac:	4603      	mov	r3, r0
 800cbae:	2b01      	cmp	r3, #1
 800cbb0:	d10b      	bne.n	800cbca <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	e00a      	b.n	800cbcc <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800cbb6:	ed97 0a00 	vldr	s0, [r7]
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f000 fea2 	bl	800d904 <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d101      	bne.n	800cbca <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	e000      	b.n	800cbcc <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800cbca:	2300      	movs	r3, #0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3708      	adds	r7, #8
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b084      	sub	sp, #16
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800cbde:	f107 030f 	add.w	r3, r7, #15
 800cbe2:	4619      	mov	r1, r3
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f7fe f8b0 	bl	800ad4a <LSM6DSL_ACC_GYRO_R_FS_XL>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d101      	bne.n	800cbf4 <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	e039      	b.n	800cc68 <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 800cbf4:	7bfb      	ldrb	r3, [r7, #15]
 800cbf6:	2b0c      	cmp	r3, #12
 800cbf8:	d830      	bhi.n	800cc5c <LSM6DSL_X_Get_FS+0x88>
 800cbfa:	a201      	add	r2, pc, #4	; (adr r2, 800cc00 <LSM6DSL_X_Get_FS+0x2c>)
 800cbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc00:	0800cc35 	.word	0x0800cc35
 800cc04:	0800cc5d 	.word	0x0800cc5d
 800cc08:	0800cc5d 	.word	0x0800cc5d
 800cc0c:	0800cc5d 	.word	0x0800cc5d
 800cc10:	0800cc53 	.word	0x0800cc53
 800cc14:	0800cc5d 	.word	0x0800cc5d
 800cc18:	0800cc5d 	.word	0x0800cc5d
 800cc1c:	0800cc5d 	.word	0x0800cc5d
 800cc20:	0800cc3f 	.word	0x0800cc3f
 800cc24:	0800cc5d 	.word	0x0800cc5d
 800cc28:	0800cc5d 	.word	0x0800cc5d
 800cc2c:	0800cc5d 	.word	0x0800cc5d
 800cc30:	0800cc49 	.word	0x0800cc49
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cc3a:	601a      	str	r2, [r3, #0]
      break;
 800cc3c:	e013      	b.n	800cc66 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800cc44:	601a      	str	r2, [r3, #0]
      break;
 800cc46:	e00e      	b.n	800cc66 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800cc4e:	601a      	str	r2, [r3, #0]
      break;
 800cc50:	e009      	b.n	800cc66 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800cc58:	601a      	str	r2, [r3, #0]
      break;
 800cc5a:	e004      	b.n	800cc66 <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	4a04      	ldr	r2, [pc, #16]	; (800cc70 <LSM6DSL_X_Get_FS+0x9c>)
 800cc60:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800cc62:	2301      	movs	r3, #1
 800cc64:	e000      	b.n	800cc68 <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 800cc66:	2300      	movs	r3, #0
}
 800cc68:	4618      	mov	r0, r3
 800cc6a:	3710      	adds	r7, #16
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	bd80      	pop	{r7, pc}
 800cc70:	bf800000 	.word	0xbf800000

0800cc74 <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b084      	sub	sp, #16
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 800cc80:	78fb      	ldrb	r3, [r7, #3]
 800cc82:	2b04      	cmp	r3, #4
 800cc84:	d00c      	beq.n	800cca0 <LSM6DSL_X_Set_FS+0x2c>
 800cc86:	2b04      	cmp	r3, #4
 800cc88:	dc0d      	bgt.n	800cca6 <LSM6DSL_X_Set_FS+0x32>
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d002      	beq.n	800cc94 <LSM6DSL_X_Set_FS+0x20>
 800cc8e:	2b02      	cmp	r3, #2
 800cc90:	d003      	beq.n	800cc9a <LSM6DSL_X_Set_FS+0x26>
 800cc92:	e008      	b.n	800cca6 <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 800cc94:	2300      	movs	r3, #0
 800cc96:	73fb      	strb	r3, [r7, #15]
      break;
 800cc98:	e007      	b.n	800ccaa <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 800cc9a:	2308      	movs	r3, #8
 800cc9c:	73fb      	strb	r3, [r7, #15]
      break;
 800cc9e:	e004      	b.n	800ccaa <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 800cca0:	230c      	movs	r3, #12
 800cca2:	73fb      	strb	r3, [r7, #15]
      break;
 800cca4:	e001      	b.n	800ccaa <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800cca6:	2301      	movs	r3, #1
 800cca8:	e00a      	b.n	800ccc0 <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800ccaa:	7bfb      	ldrb	r3, [r7, #15]
 800ccac:	4619      	mov	r1, r3
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f7fe f81e 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d101      	bne.n	800ccbe <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800ccba:	2301      	movs	r3, #1
 800ccbc:	e000      	b.n	800ccc0 <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800ccbe:	2300      	movs	r3, #0
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 800ccd4:	edd7 7a00 	vldr	s15, [r7]
 800ccd8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ccdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cce4:	d801      	bhi.n	800ccea <LSM6DSL_X_Set_FS_Value+0x22>
 800cce6:	2300      	movs	r3, #0
 800cce8:	e016      	b.n	800cd18 <LSM6DSL_X_Set_FS_Value+0x50>
 800ccea:	edd7 7a00 	vldr	s15, [r7]
 800ccee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800ccf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ccf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccfa:	d801      	bhi.n	800cd00 <LSM6DSL_X_Set_FS_Value+0x38>
 800ccfc:	2308      	movs	r3, #8
 800ccfe:	e00b      	b.n	800cd18 <LSM6DSL_X_Set_FS_Value+0x50>
 800cd00:	edd7 7a00 	vldr	s15, [r7]
 800cd04:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800cd08:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd10:	d801      	bhi.n	800cd16 <LSM6DSL_X_Set_FS_Value+0x4e>
 800cd12:	230c      	movs	r3, #12
 800cd14:	e000      	b.n	800cd18 <LSM6DSL_X_Set_FS_Value+0x50>
 800cd16:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 800cd18:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800cd1a:	7bfb      	ldrb	r3, [r7, #15]
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f7fd ffe6 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800cd24:	4603      	mov	r3, r0
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d101      	bne.n	800cd2e <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e000      	b.n	800cd30 <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 800cd2e:	2300      	movs	r3, #0
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	3710      	adds	r7, #16
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	460b      	mov	r3, r1
 800cd42:	607a      	str	r2, [r7, #4]
 800cd44:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800cd46:	7afb      	ldrb	r3, [r7, #11]
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	68f8      	ldr	r0, [r7, #12]
 800cd4e:	f000 fc4c 	bl	800d5ea <LSM6DSL_Read_Reg>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d101      	bne.n	800cd5c <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800cd58:	2301      	movs	r3, #1
 800cd5a:	e000      	b.n	800cd5e <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800cd5c:	2300      	movs	r3, #0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3710      	adds	r7, #16
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}

0800cd66 <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800cd66:	b580      	push	{r7, lr}
 800cd68:	b082      	sub	sp, #8
 800cd6a:	af00      	add	r7, sp, #0
 800cd6c:	6078      	str	r0, [r7, #4]
 800cd6e:	460b      	mov	r3, r1
 800cd70:	70fb      	strb	r3, [r7, #3]
 800cd72:	4613      	mov	r3, r2
 800cd74:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800cd76:	78ba      	ldrb	r2, [r7, #2]
 800cd78:	78fb      	ldrb	r3, [r7, #3]
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f000 fc4b 	bl	800d618 <LSM6DSL_Write_Reg>
 800cd82:	4603      	mov	r3, r0
 800cd84:	2b01      	cmp	r3, #1
 800cd86:	d101      	bne.n	800cd8c <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e000      	b.n	800cd8e <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800cd8c:	2300      	movs	r3, #0
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	3708      	adds	r7, #8
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}

0800cd96 <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cd96:	b580      	push	{r7, lr}
 800cd98:	b084      	sub	sp, #16
 800cd9a:	af00      	add	r7, sp, #0
 800cd9c:	6078      	str	r0, [r7, #4]
 800cd9e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800cda0:	f107 030f 	add.w	r3, r7, #15
 800cda4:	4619      	mov	r1, r3
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f7fe fe29 	bl	800b9fe <LSM6DSL_ACC_GYRO_R_XLDA>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d101      	bne.n	800cdb6 <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	e00f      	b.n	800cdd6 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800cdb6:	7bfb      	ldrb	r3, [r7, #15]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d005      	beq.n	800cdc8 <LSM6DSL_X_Get_DRDY_Status+0x32>
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d107      	bne.n	800cdd0 <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	2201      	movs	r2, #1
 800cdc4:	701a      	strb	r2, [r3, #0]
      break;
 800cdc6:	e005      	b.n	800cdd4 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	701a      	strb	r2, [r3, #0]
      break;
 800cdce:	e001      	b.n	800cdd4 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e000      	b.n	800cdd6 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3710      	adds	r7, #16
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
	...

0800cde0 <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b086      	sub	sp, #24
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800cdee:	697b      	ldr	r3, [r7, #20]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f000 fbd8 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d101      	bne.n	800ce0a <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800ce06:	2301      	movs	r3, #1
 800ce08:	e036      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800ce0a:	2104      	movs	r1, #4
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f7fe fad3 	bl	800b3b8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d101      	bne.n	800ce1c <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e02d      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800ce1c:	2140      	movs	r1, #64	; 0x40
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7fd ff39 	bl	800ac96 <LSM6DSL_ACC_GYRO_W_BDU>
 800ce24:	4603      	mov	r3, r0
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d101      	bne.n	800ce2e <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e024      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800ce2e:	2100      	movs	r1, #0
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f7fe fa0d 	bl	800b250 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800ce36:	4603      	mov	r3, r0
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d101      	bne.n	800ce40 <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	e01b      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	4a0f      	ldr	r2, [pc, #60]	; (800ce80 <LSM6DSL_G_Init+0xa0>)
 800ce44:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800ce46:	2100      	movs	r1, #0
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f7fe f892 	bl	800af72 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d101      	bne.n	800ce58 <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800ce54:	2301      	movs	r3, #1
 800ce56:	e00f      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 800ce58:	2104      	movs	r1, #4
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f000 fabc 	bl	800d3d8 <LSM6DSL_G_Set_FS>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d101      	bne.n	800ce6a <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800ce66:	2301      	movs	r3, #1
 800ce68:	e006      	b.n	800ce78 <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2201      	movs	r2, #1
 800ce74:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800ce76:	2300      	movs	r3, #0
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3718      	adds	r7, #24
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	42d00000 	.word	0x42d00000

0800ce84 <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b086      	sub	sp, #24
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	689b      	ldr	r3, [r3, #8]
 800ce90:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ce92:	697b      	ldr	r3, [r7, #20]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 fb86 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800cea4:	4603      	mov	r3, r0
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	d101      	bne.n	800ceae <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800ceaa:	2301      	movs	r3, #1
 800ceac:	e012      	b.n	800ced4 <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f000 f839 	bl	800cf26 <LSM6DSL_G_Sensor_Disable>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d101      	bne.n	800cebe <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800ceba:	2301      	movs	r3, #1
 800cebc:	e00a      	b.n	800ced4 <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f04f 0200 	mov.w	r2, #0
 800cec4:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	2200      	movs	r2, #0
 800ceca:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2200      	movs	r2, #0
 800ced0:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800ced2:	2300      	movs	r3, #0
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3718      	adds	r7, #24
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	689b      	ldr	r3, [r3, #8]
 800cee8:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	799b      	ldrb	r3, [r3, #6]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d101      	bne.n	800cefc <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800cef8:	2300      	movs	r3, #0
 800cefa:	e010      	b.n	800cf1e <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	edd3 7a01 	vldr	s15, [r3, #4]
 800cf02:	eeb0 0a67 	vmov.f32	s0, s15
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f000 fe52 	bl	800dbb0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d101      	bne.n	800cf16 <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800cf12:	2301      	movs	r3, #1
 800cf14:	e003      	b.n	800cf1e <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2201      	movs	r2, #1
 800cf1a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800cf1c:	2300      	movs	r3, #0
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3710      	adds	r7, #16
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}

0800cf26 <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 800cf26:	b580      	push	{r7, lr}
 800cf28:	b084      	sub	sp, #16
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	689b      	ldr	r3, [r3, #8]
 800cf32:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	799b      	ldrb	r3, [r3, #6]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d101      	bne.n	800cf46 <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800cf42:	2300      	movs	r3, #0
 800cf44:	e017      	b.n	800cf76 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	3304      	adds	r3, #4
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 f90d 	bl	800d16c <LSM6DSL_G_Get_ODR>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d101      	bne.n	800cf5c <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	e00c      	b.n	800cf76 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f7fe f807 	bl	800af72 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800cf64:	4603      	mov	r3, r0
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d101      	bne.n	800cf6e <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e003      	b.n	800cf76 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2200      	movs	r2, #0
 800cf72:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800cf74:	2300      	movs	r3, #0
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3710      	adds	r7, #16
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}

0800cf7e <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800cf7e:	b580      	push	{r7, lr}
 800cf80:	b082      	sub	sp, #8
 800cf82:	af00      	add	r7, sp, #0
 800cf84:	6078      	str	r0, [r7, #4]
 800cf86:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800cf88:	6839      	ldr	r1, [r7, #0]
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 fafd 	bl	800d58a <LSM6DSL_Get_WhoAmI>
 800cf90:	4603      	mov	r3, r0
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	3708      	adds	r7, #8
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bd80      	pop	{r7, pc}

0800cf9a <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800cf9a:	b580      	push	{r7, lr}
 800cf9c:	b082      	sub	sp, #8
 800cf9e:	af00      	add	r7, sp, #0
 800cfa0:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800cfa2:	6878      	ldr	r0, [r7, #4]
 800cfa4:	f000 fb04 	bl	800d5b0 <LSM6DSL_Check_WhoAmI>
 800cfa8:	4603      	mov	r3, r0
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3708      	adds	r7, #8
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b086      	sub	sp, #24
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
 800cfba:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 800cfbc:	f04f 0300 	mov.w	r3, #0
 800cfc0:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800cfc2:	f107 0310 	add.w	r3, r7, #16
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f000 fd37 	bl	800da3c <LSM6DSL_G_Get_Axes_Raw>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d101      	bne.n	800cfd8 <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	e03b      	b.n	800d050 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800cfd8:	f107 030c 	add.w	r3, r7, #12
 800cfdc:	4619      	mov	r1, r3
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f000 f85c 	bl	800d09c <LSM6DSL_G_Get_Sensitivity>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	2b01      	cmp	r3, #1
 800cfe8:	d101      	bne.n	800cfee <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800cfea:	2301      	movs	r3, #1
 800cfec:	e030      	b.n	800d050 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800cfee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cff2:	ee07 3a90 	vmov	s15, r3
 800cff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cffa:	edd7 7a03 	vldr	s15, [r7, #12]
 800cffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d002:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d006:	ee17 2a90 	vmov	r2, s15
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800d00e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d012:	ee07 3a90 	vmov	s15, r3
 800d016:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d01a:	edd7 7a03 	vldr	s15, [r7, #12]
 800d01e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d022:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d026:	ee17 2a90 	vmov	r2, s15
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800d02e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800d032:	ee07 3a90 	vmov	s15, r3
 800d036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d03a:	edd7 7a03 	vldr	s15, [r7, #12]
 800d03e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d046:	ee17 2a90 	vmov	r2, s15
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	3718      	adds	r7, #24
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800d062:	f107 0308 	add.w	r3, r7, #8
 800d066:	4619      	mov	r1, r3
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f000 fce7 	bl	800da3c <LSM6DSL_G_Get_Axes_Raw>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b01      	cmp	r3, #1
 800d072:	d101      	bne.n	800d078 <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800d074:	2301      	movs	r3, #1
 800d076:	e00c      	b.n	800d092 <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800d078:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800d080:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800d088:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
	...

0800d09c <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b084      	sub	sp, #16
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
 800d0a4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800d0a6:	f107 030f 	add.w	r3, r7, #15
 800d0aa:	4619      	mov	r1, r3
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f7fd ffd6 	bl	800b05e <LSM6DSL_ACC_GYRO_R_FS_125>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d101      	bne.n	800d0bc <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	e047      	b.n	800d14c <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800d0bc:	7bfb      	ldrb	r3, [r7, #15]
 800d0be:	2b02      	cmp	r3, #2
 800d0c0:	d103      	bne.n	800d0ca <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	4a23      	ldr	r2, [pc, #140]	; (800d154 <LSM6DSL_G_Get_Sensitivity+0xb8>)
 800d0c6:	601a      	str	r2, [r3, #0]
 800d0c8:	e03f      	b.n	800d14a <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800d0ca:	f107 030e 	add.w	r3, r7, #14
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f7fd feff 	bl	800aed4 <LSM6DSL_ACC_GYRO_R_FS_G>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d101      	bne.n	800d0e0 <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 800d0dc:	2301      	movs	r3, #1
 800d0de:	e035      	b.n	800d14c <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800d0e0:	7bbb      	ldrb	r3, [r7, #14]
 800d0e2:	2b0c      	cmp	r3, #12
 800d0e4:	d82c      	bhi.n	800d140 <LSM6DSL_G_Get_Sensitivity+0xa4>
 800d0e6:	a201      	add	r2, pc, #4	; (adr r2, 800d0ec <LSM6DSL_G_Get_Sensitivity+0x50>)
 800d0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ec:	0800d121 	.word	0x0800d121
 800d0f0:	0800d141 	.word	0x0800d141
 800d0f4:	0800d141 	.word	0x0800d141
 800d0f8:	0800d141 	.word	0x0800d141
 800d0fc:	0800d129 	.word	0x0800d129
 800d100:	0800d141 	.word	0x0800d141
 800d104:	0800d141 	.word	0x0800d141
 800d108:	0800d141 	.word	0x0800d141
 800d10c:	0800d131 	.word	0x0800d131
 800d110:	0800d141 	.word	0x0800d141
 800d114:	0800d141 	.word	0x0800d141
 800d118:	0800d141 	.word	0x0800d141
 800d11c:	0800d139 	.word	0x0800d139
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	4a0d      	ldr	r2, [pc, #52]	; (800d158 <LSM6DSL_G_Get_Sensitivity+0xbc>)
 800d124:	601a      	str	r2, [r3, #0]
        break;
 800d126:	e010      	b.n	800d14a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	4a0c      	ldr	r2, [pc, #48]	; (800d15c <LSM6DSL_G_Get_Sensitivity+0xc0>)
 800d12c:	601a      	str	r2, [r3, #0]
        break;
 800d12e:	e00c      	b.n	800d14a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	4a0b      	ldr	r2, [pc, #44]	; (800d160 <LSM6DSL_G_Get_Sensitivity+0xc4>)
 800d134:	601a      	str	r2, [r3, #0]
        break;
 800d136:	e008      	b.n	800d14a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	4a0a      	ldr	r2, [pc, #40]	; (800d164 <LSM6DSL_G_Get_Sensitivity+0xc8>)
 800d13c:	601a      	str	r2, [r3, #0]
        break;
 800d13e:	e004      	b.n	800d14a <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	4a09      	ldr	r2, [pc, #36]	; (800d168 <LSM6DSL_G_Get_Sensitivity+0xcc>)
 800d144:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800d146:	2301      	movs	r3, #1
 800d148:	e000      	b.n	800d14c <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 800d14a:	2300      	movs	r3, #0
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3710      	adds	r7, #16
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}
 800d154:	408c0000 	.word	0x408c0000
 800d158:	410c0000 	.word	0x410c0000
 800d15c:	418c0000 	.word	0x418c0000
 800d160:	420c0000 	.word	0x420c0000
 800d164:	428c0000 	.word	0x428c0000
 800d168:	bf800000 	.word	0xbf800000

0800d16c <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800d176:	f107 030f 	add.w	r3, r7, #15
 800d17a:	4619      	mov	r1, r3
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f7fd ff25 	bl	800afcc <LSM6DSL_ACC_GYRO_R_ODR_G>
 800d182:	4603      	mov	r3, r0
 800d184:	2b00      	cmp	r3, #0
 800d186:	d101      	bne.n	800d18c <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800d188:	2301      	movs	r3, #1
 800d18a:	e05c      	b.n	800d246 <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800d18c:	7bfb      	ldrb	r3, [r7, #15]
 800d18e:	2ba0      	cmp	r3, #160	; 0xa0
 800d190:	d04f      	beq.n	800d232 <LSM6DSL_G_Get_ODR+0xc6>
 800d192:	2ba0      	cmp	r3, #160	; 0xa0
 800d194:	dc51      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d196:	2b90      	cmp	r3, #144	; 0x90
 800d198:	d047      	beq.n	800d22a <LSM6DSL_G_Get_ODR+0xbe>
 800d19a:	2b90      	cmp	r3, #144	; 0x90
 800d19c:	dc4d      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d19e:	2b80      	cmp	r3, #128	; 0x80
 800d1a0:	d03f      	beq.n	800d222 <LSM6DSL_G_Get_ODR+0xb6>
 800d1a2:	2b80      	cmp	r3, #128	; 0x80
 800d1a4:	dc49      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1a6:	2b70      	cmp	r3, #112	; 0x70
 800d1a8:	d037      	beq.n	800d21a <LSM6DSL_G_Get_ODR+0xae>
 800d1aa:	2b70      	cmp	r3, #112	; 0x70
 800d1ac:	dc45      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1ae:	2b60      	cmp	r3, #96	; 0x60
 800d1b0:	d02f      	beq.n	800d212 <LSM6DSL_G_Get_ODR+0xa6>
 800d1b2:	2b60      	cmp	r3, #96	; 0x60
 800d1b4:	dc41      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1b6:	2b50      	cmp	r3, #80	; 0x50
 800d1b8:	d027      	beq.n	800d20a <LSM6DSL_G_Get_ODR+0x9e>
 800d1ba:	2b50      	cmp	r3, #80	; 0x50
 800d1bc:	dc3d      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1be:	2b40      	cmp	r3, #64	; 0x40
 800d1c0:	d01f      	beq.n	800d202 <LSM6DSL_G_Get_ODR+0x96>
 800d1c2:	2b40      	cmp	r3, #64	; 0x40
 800d1c4:	dc39      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1c6:	2b30      	cmp	r3, #48	; 0x30
 800d1c8:	d017      	beq.n	800d1fa <LSM6DSL_G_Get_ODR+0x8e>
 800d1ca:	2b30      	cmp	r3, #48	; 0x30
 800d1cc:	dc35      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1ce:	2b20      	cmp	r3, #32
 800d1d0:	d00f      	beq.n	800d1f2 <LSM6DSL_G_Get_ODR+0x86>
 800d1d2:	2b20      	cmp	r3, #32
 800d1d4:	dc31      	bgt.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d002      	beq.n	800d1e0 <LSM6DSL_G_Get_ODR+0x74>
 800d1da:	2b10      	cmp	r3, #16
 800d1dc:	d005      	beq.n	800d1ea <LSM6DSL_G_Get_ODR+0x7e>
 800d1de:	e02c      	b.n	800d23a <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	f04f 0200 	mov.w	r2, #0
 800d1e6:	601a      	str	r2, [r3, #0]
      break;
 800d1e8:	e02c      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	4a18      	ldr	r2, [pc, #96]	; (800d250 <LSM6DSL_G_Get_ODR+0xe4>)
 800d1ee:	601a      	str	r2, [r3, #0]
      break;
 800d1f0:	e028      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	4a17      	ldr	r2, [pc, #92]	; (800d254 <LSM6DSL_G_Get_ODR+0xe8>)
 800d1f6:	601a      	str	r2, [r3, #0]
      break;
 800d1f8:	e024      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	4a16      	ldr	r2, [pc, #88]	; (800d258 <LSM6DSL_G_Get_ODR+0xec>)
 800d1fe:	601a      	str	r2, [r3, #0]
      break;
 800d200:	e020      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800d202:	683b      	ldr	r3, [r7, #0]
 800d204:	4a15      	ldr	r2, [pc, #84]	; (800d25c <LSM6DSL_G_Get_ODR+0xf0>)
 800d206:	601a      	str	r2, [r3, #0]
      break;
 800d208:	e01c      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	4a14      	ldr	r2, [pc, #80]	; (800d260 <LSM6DSL_G_Get_ODR+0xf4>)
 800d20e:	601a      	str	r2, [r3, #0]
      break;
 800d210:	e018      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	4a13      	ldr	r2, [pc, #76]	; (800d264 <LSM6DSL_G_Get_ODR+0xf8>)
 800d216:	601a      	str	r2, [r3, #0]
      break;
 800d218:	e014      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	4a12      	ldr	r2, [pc, #72]	; (800d268 <LSM6DSL_G_Get_ODR+0xfc>)
 800d21e:	601a      	str	r2, [r3, #0]
      break;
 800d220:	e010      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	4a11      	ldr	r2, [pc, #68]	; (800d26c <LSM6DSL_G_Get_ODR+0x100>)
 800d226:	601a      	str	r2, [r3, #0]
      break;
 800d228:	e00c      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	4a10      	ldr	r2, [pc, #64]	; (800d270 <LSM6DSL_G_Get_ODR+0x104>)
 800d22e:	601a      	str	r2, [r3, #0]
      break;
 800d230:	e008      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	4a0f      	ldr	r2, [pc, #60]	; (800d274 <LSM6DSL_G_Get_ODR+0x108>)
 800d236:	601a      	str	r2, [r3, #0]
      break;
 800d238:	e004      	b.n	800d244 <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	4a0e      	ldr	r2, [pc, #56]	; (800d278 <LSM6DSL_G_Get_ODR+0x10c>)
 800d23e:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800d240:	2301      	movs	r3, #1
 800d242:	e000      	b.n	800d246 <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800d244:	2300      	movs	r3, #0
}
 800d246:	4618      	mov	r0, r3
 800d248:	3710      	adds	r7, #16
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	41500000 	.word	0x41500000
 800d254:	41d00000 	.word	0x41d00000
 800d258:	42500000 	.word	0x42500000
 800d25c:	42d00000 	.word	0x42d00000
 800d260:	43500000 	.word	0x43500000
 800d264:	43d00000 	.word	0x43d00000
 800d268:	44504000 	.word	0x44504000
 800d26c:	44cf8000 	.word	0x44cf8000
 800d270:	45502000 	.word	0x45502000
 800d274:	45d02000 	.word	0x45d02000
 800d278:	bf800000 	.word	0xbf800000

0800d27c <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	460b      	mov	r3, r1
 800d286:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	799b      	ldrb	r3, [r3, #6]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d109      	bne.n	800d2a4 <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800d290:	78fb      	ldrb	r3, [r7, #3]
 800d292:	4619      	mov	r1, r3
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f000 fc13 	bl	800dac0 <LSM6DSL_G_Set_ODR_When_Enabled>
 800d29a:	4603      	mov	r3, r0
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d10b      	bne.n	800d2b8 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	e00a      	b.n	800d2ba <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800d2a4:	78fb      	ldrb	r3, [r7, #3]
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f000 fc3f 	bl	800db2c <LSM6DSL_G_Set_ODR_When_Disabled>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d101      	bne.n	800d2b8 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	e000      	b.n	800d2ba <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3708      	adds	r7, #8
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b082      	sub	sp, #8
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
 800d2ca:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	799b      	ldrb	r3, [r3, #6]
 800d2d2:	2b01      	cmp	r3, #1
 800d2d4:	d109      	bne.n	800d2ea <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800d2d6:	ed97 0a00 	vldr	s0, [r7]
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 fc68 	bl	800dbb0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d10b      	bne.n	800d2fe <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	e00a      	b.n	800d300 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800d2ea:	ed97 0a00 	vldr	s0, [r7]
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	f000 fce6 	bl	800dcc0 <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d101      	bne.n	800d2fe <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	e000      	b.n	800d300 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800d2fe:	2300      	movs	r3, #0
}
 800d300:	4618      	mov	r0, r3
 800d302:	3708      	adds	r7, #8
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}

0800d308 <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b084      	sub	sp, #16
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
 800d310:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800d312:	f107 030e 	add.w	r3, r7, #14
 800d316:	4619      	mov	r1, r3
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f7fd fea0 	bl	800b05e <LSM6DSL_ACC_GYRO_R_FS_125>
 800d31e:	4603      	mov	r3, r0
 800d320:	2b00      	cmp	r3, #0
 800d322:	d101      	bne.n	800d328 <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800d324:	2301      	movs	r3, #1
 800d326:	e047      	b.n	800d3b8 <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800d328:	f107 030f 	add.w	r3, r7, #15
 800d32c:	4619      	mov	r1, r3
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f7fd fdd0 	bl	800aed4 <LSM6DSL_ACC_GYRO_R_FS_G>
 800d334:	4603      	mov	r3, r0
 800d336:	2b00      	cmp	r3, #0
 800d338:	d101      	bne.n	800d33e <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 800d33a:	2301      	movs	r3, #1
 800d33c:	e03c      	b.n	800d3b8 <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800d33e:	7bbb      	ldrb	r3, [r7, #14]
 800d340:	2b02      	cmp	r3, #2
 800d342:	d103      	bne.n	800d34c <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	4a1e      	ldr	r2, [pc, #120]	; (800d3c0 <LSM6DSL_G_Get_FS+0xb8>)
 800d348:	601a      	str	r2, [r3, #0]
 800d34a:	e034      	b.n	800d3b6 <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 800d34c:	7bfb      	ldrb	r3, [r7, #15]
 800d34e:	2b0c      	cmp	r3, #12
 800d350:	d82c      	bhi.n	800d3ac <LSM6DSL_G_Get_FS+0xa4>
 800d352:	a201      	add	r2, pc, #4	; (adr r2, 800d358 <LSM6DSL_G_Get_FS+0x50>)
 800d354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d358:	0800d38d 	.word	0x0800d38d
 800d35c:	0800d3ad 	.word	0x0800d3ad
 800d360:	0800d3ad 	.word	0x0800d3ad
 800d364:	0800d3ad 	.word	0x0800d3ad
 800d368:	0800d395 	.word	0x0800d395
 800d36c:	0800d3ad 	.word	0x0800d3ad
 800d370:	0800d3ad 	.word	0x0800d3ad
 800d374:	0800d3ad 	.word	0x0800d3ad
 800d378:	0800d39d 	.word	0x0800d39d
 800d37c:	0800d3ad 	.word	0x0800d3ad
 800d380:	0800d3ad 	.word	0x0800d3ad
 800d384:	0800d3ad 	.word	0x0800d3ad
 800d388:	0800d3a5 	.word	0x0800d3a5
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	4a0d      	ldr	r2, [pc, #52]	; (800d3c4 <LSM6DSL_G_Get_FS+0xbc>)
 800d390:	601a      	str	r2, [r3, #0]
        break;
 800d392:	e010      	b.n	800d3b6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	4a0c      	ldr	r2, [pc, #48]	; (800d3c8 <LSM6DSL_G_Get_FS+0xc0>)
 800d398:	601a      	str	r2, [r3, #0]
        break;
 800d39a:	e00c      	b.n	800d3b6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	4a0b      	ldr	r2, [pc, #44]	; (800d3cc <LSM6DSL_G_Get_FS+0xc4>)
 800d3a0:	601a      	str	r2, [r3, #0]
        break;
 800d3a2:	e008      	b.n	800d3b6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	4a0a      	ldr	r2, [pc, #40]	; (800d3d0 <LSM6DSL_G_Get_FS+0xc8>)
 800d3a8:	601a      	str	r2, [r3, #0]
        break;
 800d3aa:	e004      	b.n	800d3b6 <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	4a09      	ldr	r2, [pc, #36]	; (800d3d4 <LSM6DSL_G_Get_FS+0xcc>)
 800d3b0:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	e000      	b.n	800d3b8 <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 800d3b6:	2300      	movs	r3, #0
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	3710      	adds	r7, #16
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	bd80      	pop	{r7, pc}
 800d3c0:	42fa0000 	.word	0x42fa0000
 800d3c4:	43750000 	.word	0x43750000
 800d3c8:	43fa0000 	.word	0x43fa0000
 800d3cc:	447a0000 	.word	0x447a0000
 800d3d0:	44fa0000 	.word	0x44fa0000
 800d3d4:	bf800000 	.word	0xbf800000

0800d3d8 <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b084      	sub	sp, #16
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
 800d3e0:	460b      	mov	r3, r1
 800d3e2:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 800d3e4:	78fb      	ldrb	r3, [r7, #3]
 800d3e6:	2b04      	cmp	r3, #4
 800d3e8:	d00c      	beq.n	800d404 <LSM6DSL_G_Set_FS+0x2c>
 800d3ea:	2b04      	cmp	r3, #4
 800d3ec:	dc0d      	bgt.n	800d40a <LSM6DSL_G_Set_FS+0x32>
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d002      	beq.n	800d3f8 <LSM6DSL_G_Set_FS+0x20>
 800d3f2:	2b02      	cmp	r3, #2
 800d3f4:	d003      	beq.n	800d3fe <LSM6DSL_G_Set_FS+0x26>
 800d3f6:	e008      	b.n	800d40a <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	73fb      	strb	r3, [r7, #15]
      break;
 800d3fc:	e007      	b.n	800d40e <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 800d3fe:	2304      	movs	r3, #4
 800d400:	73fb      	strb	r3, [r7, #15]
      break;
 800d402:	e004      	b.n	800d40e <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 800d404:	230c      	movs	r3, #12
 800d406:	73fb      	strb	r3, [r7, #15]
      break;
 800d408:	e001      	b.n	800d40e <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800d40a:	2301      	movs	r3, #1
 800d40c:	e00a      	b.n	800d424 <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800d40e:	7bfb      	ldrb	r3, [r7, #15]
 800d410:	4619      	mov	r1, r3
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f7fd fd31 	bl	800ae7a <LSM6DSL_ACC_GYRO_W_FS_G>
 800d418:	4603      	mov	r3, r0
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d101      	bne.n	800d422 <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800d41e:	2301      	movs	r3, #1
 800d420:	e000      	b.n	800d424 <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800d422:	2300      	movs	r3, #0
}
 800d424:	4618      	mov	r0, r3
 800d426:	3710      	adds	r7, #16
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}

0800d42c <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b084      	sub	sp, #16
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
 800d434:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 800d438:	edd7 7a00 	vldr	s15, [r7]
 800d43c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800d4d4 <LSM6DSL_G_Set_FS_Value+0xa8>
 800d440:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d448:	d808      	bhi.n	800d45c <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 800d44a:	2102      	movs	r1, #2
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f7fd fdd9 	bl	800b004 <LSM6DSL_ACC_GYRO_W_FS_125>
 800d452:	4603      	mov	r3, r0
 800d454:	2b00      	cmp	r3, #0
 800d456:	d137      	bne.n	800d4c8 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800d458:	2301      	movs	r3, #1
 800d45a:	e036      	b.n	800d4ca <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 800d45c:	edd7 7a00 	vldr	s15, [r7]
 800d460:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800d4d8 <LSM6DSL_G_Set_FS_Value+0xac>
 800d464:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d46c:	d801      	bhi.n	800d472 <LSM6DSL_G_Set_FS_Value+0x46>
 800d46e:	2300      	movs	r3, #0
 800d470:	e016      	b.n	800d4a0 <LSM6DSL_G_Set_FS_Value+0x74>
 800d472:	edd7 7a00 	vldr	s15, [r7]
 800d476:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800d4dc <LSM6DSL_G_Set_FS_Value+0xb0>
 800d47a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d482:	d801      	bhi.n	800d488 <LSM6DSL_G_Set_FS_Value+0x5c>
 800d484:	2304      	movs	r3, #4
 800d486:	e00b      	b.n	800d4a0 <LSM6DSL_G_Set_FS_Value+0x74>
 800d488:	edd7 7a00 	vldr	s15, [r7]
 800d48c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800d4e0 <LSM6DSL_G_Set_FS_Value+0xb4>
 800d490:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d498:	d801      	bhi.n	800d49e <LSM6DSL_G_Set_FS_Value+0x72>
 800d49a:	2308      	movs	r3, #8
 800d49c:	e000      	b.n	800d4a0 <LSM6DSL_G_Set_FS_Value+0x74>
 800d49e:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 800d4a0:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800d4a2:	2100      	movs	r1, #0
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f7fd fdad 	bl	800b004 <LSM6DSL_ACC_GYRO_W_FS_125>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d101      	bne.n	800d4b4 <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	e00a      	b.n	800d4ca <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800d4b4:	7bfb      	ldrb	r3, [r7, #15]
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f7fd fcde 	bl	800ae7a <LSM6DSL_ACC_GYRO_W_FS_G>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d101      	bne.n	800d4c8 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	e000      	b.n	800d4ca <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3710      	adds	r7, #16
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	42fa0000 	.word	0x42fa0000
 800d4d8:	43750000 	.word	0x43750000
 800d4dc:	43fa0000 	.word	0x43fa0000
 800d4e0:	447a0000 	.word	0x447a0000

0800d4e4 <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b084      	sub	sp, #16
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	60f8      	str	r0, [r7, #12]
 800d4ec:	460b      	mov	r3, r1
 800d4ee:	607a      	str	r2, [r7, #4]
 800d4f0:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800d4f2:	7afb      	ldrb	r3, [r7, #11]
 800d4f4:	687a      	ldr	r2, [r7, #4]
 800d4f6:	4619      	mov	r1, r3
 800d4f8:	68f8      	ldr	r0, [r7, #12]
 800d4fa:	f000 f876 	bl	800d5ea <LSM6DSL_Read_Reg>
 800d4fe:	4603      	mov	r3, r0
 800d500:	2b01      	cmp	r3, #1
 800d502:	d101      	bne.n	800d508 <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d504:	2301      	movs	r3, #1
 800d506:	e000      	b.n	800d50a <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d508:	2300      	movs	r3, #0
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3710      	adds	r7, #16
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}

0800d512 <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d512:	b580      	push	{r7, lr}
 800d514:	b082      	sub	sp, #8
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	460b      	mov	r3, r1
 800d51c:	70fb      	strb	r3, [r7, #3]
 800d51e:	4613      	mov	r3, r2
 800d520:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800d522:	78ba      	ldrb	r2, [r7, #2]
 800d524:	78fb      	ldrb	r3, [r7, #3]
 800d526:	4619      	mov	r1, r3
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 f875 	bl	800d618 <LSM6DSL_Write_Reg>
 800d52e:	4603      	mov	r3, r0
 800d530:	2b01      	cmp	r3, #1
 800d532:	d101      	bne.n	800d538 <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800d534:	2301      	movs	r3, #1
 800d536:	e000      	b.n	800d53a <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800d538:	2300      	movs	r3, #0
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3708      	adds	r7, #8
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}

0800d542 <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d542:	b580      	push	{r7, lr}
 800d544:	b084      	sub	sp, #16
 800d546:	af00      	add	r7, sp, #0
 800d548:	6078      	str	r0, [r7, #4]
 800d54a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800d54c:	f107 030f 	add.w	r3, r7, #15
 800d550:	4619      	mov	r1, r3
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f7fe fa6f 	bl	800ba36 <LSM6DSL_ACC_GYRO_R_GDA>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d101      	bne.n	800d562 <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d55e:	2301      	movs	r3, #1
 800d560:	e00f      	b.n	800d582 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800d562:	7bfb      	ldrb	r3, [r7, #15]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d005      	beq.n	800d574 <LSM6DSL_G_Get_DRDY_Status+0x32>
 800d568:	2b02      	cmp	r3, #2
 800d56a:	d107      	bne.n	800d57c <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	2201      	movs	r2, #1
 800d570:	701a      	strb	r2, [r3, #0]
      break;
 800d572:	e005      	b.n	800d580 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	2200      	movs	r2, #0
 800d578:	701a      	strb	r2, [r3, #0]
      break;
 800d57a:	e001      	b.n	800d580 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800d57c:	2301      	movs	r3, #1
 800d57e:	e000      	b.n	800d582 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800d580:	2300      	movs	r3, #0
}
 800d582:	4618      	mov	r0, r3
 800d584:	3710      	adds	r7, #16
 800d586:	46bd      	mov	sp, r7
 800d588:	bd80      	pop	{r7, pc}

0800d58a <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800d58a:	b580      	push	{r7, lr}
 800d58c:	b082      	sub	sp, #8
 800d58e:	af00      	add	r7, sp, #0
 800d590:	6078      	str	r0, [r7, #4]
 800d592:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800d594:	6839      	ldr	r1, [r7, #0]
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f7fd fb60 	bl	800ac5c <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 800d59c:	4603      	mov	r3, r0
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d101      	bne.n	800d5a6 <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	e000      	b.n	800d5a8 <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 800d5a6:	2300      	movs	r3, #0
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}

0800d5b0 <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800d5bc:	f107 030f 	add.w	r3, r7, #15
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f7ff ffe1 	bl	800d58a <LSM6DSL_Get_WhoAmI>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d101      	bne.n	800d5d2 <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e007      	b.n	800d5e2 <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	781a      	ldrb	r2, [r3, #0]
 800d5d6:	7bfb      	ldrb	r3, [r7, #15]
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d001      	beq.n	800d5e0 <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800d5dc:	2301      	movs	r3, #1
 800d5de:	e000      	b.n	800d5e2 <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3710      	adds	r7, #16
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}

0800d5ea <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800d5ea:	b580      	push	{r7, lr}
 800d5ec:	b084      	sub	sp, #16
 800d5ee:	af00      	add	r7, sp, #0
 800d5f0:	60f8      	str	r0, [r7, #12]
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	607a      	str	r2, [r7, #4]
 800d5f6:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800d5f8:	7af9      	ldrb	r1, [r7, #11]
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	68f8      	ldr	r0, [r7, #12]
 800d600:	f7fd faf8 	bl	800abf4 <LSM6DSL_ACC_GYRO_ReadReg>
 800d604:	4603      	mov	r3, r0
 800d606:	2b00      	cmp	r3, #0
 800d608:	d101      	bne.n	800d60e <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800d60a:	2301      	movs	r3, #1
 800d60c:	e000      	b.n	800d610 <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800d60e:	2300      	movs	r3, #0
}
 800d610:	4618      	mov	r0, r3
 800d612:	3710      	adds	r7, #16
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	460b      	mov	r3, r1
 800d622:	70fb      	strb	r3, [r7, #3]
 800d624:	4613      	mov	r3, r2
 800d626:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800d628:	1cba      	adds	r2, r7, #2
 800d62a:	78f9      	ldrb	r1, [r7, #3]
 800d62c:	2301      	movs	r3, #1
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f7fd fafa 	bl	800ac28 <LSM6DSL_ACC_GYRO_WriteReg>
 800d634:	4603      	mov	r3, r0
 800d636:	2b00      	cmp	r3, #0
 800d638:	d101      	bne.n	800d63e <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800d63a:	2301      	movs	r3, #1
 800d63c:	e000      	b.n	800d640 <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800d63e:	2300      	movs	r3, #0
}
 800d640:	4618      	mov	r0, r3
 800d642:	3708      	adds	r7, #8
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}

0800d648 <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b082      	sub	sp, #8
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	460b      	mov	r3, r1
 800d652:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 800d654:	78fb      	ldrb	r3, [r7, #3]
 800d656:	2b01      	cmp	r3, #1
 800d658:	d901      	bls.n	800d65e <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800d65a:	2301      	movs	r3, #1
 800d65c:	e00b      	b.n	800d676 <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 800d65e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 800d660:	78fb      	ldrb	r3, [r7, #3]
 800d662:	4619      	mov	r1, r3
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f7fe fafc 	bl	800bc62 <LSM6DSL_ACC_GYRO_W_LIR>
 800d66a:	4603      	mov	r3, r0
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d101      	bne.n	800d674 <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	e000      	b.n	800d676 <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 800d674:	2300      	movs	r3, #0
}
 800d676:	4618      	mov	r0, r3
 800d678:	3708      	adds	r7, #8
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}
	...

0800d680 <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b084      	sub	sp, #16
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800d68a:	4a1d      	ldr	r2, [pc, #116]	; (800d700 <LSM6DSL_X_Get_Axes_Raw+0x80>)
 800d68c:	f107 0308 	add.w	r3, r7, #8
 800d690:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d694:	6018      	str	r0, [r3, #0]
 800d696:	3304      	adds	r3, #4
 800d698:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800d69a:	f107 0308 	add.w	r3, r7, #8
 800d69e:	4619      	mov	r1, r3
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	f7fd fb6e 	bl	800ad82 <LSM6DSL_ACC_GYRO_GetRawAccData>
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d101      	bne.n	800d6b0 <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	e023      	b.n	800d6f8 <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800d6b0:	7a7b      	ldrb	r3, [r7, #9]
 800d6b2:	b29b      	uxth	r3, r3
 800d6b4:	021b      	lsls	r3, r3, #8
 800d6b6:	b29a      	uxth	r2, r3
 800d6b8:	7a3b      	ldrb	r3, [r7, #8]
 800d6ba:	b29b      	uxth	r3, r3
 800d6bc:	4413      	add	r3, r2
 800d6be:	b29b      	uxth	r3, r3
 800d6c0:	b21a      	sxth	r2, r3
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800d6c6:	7afb      	ldrb	r3, [r7, #11]
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	021b      	lsls	r3, r3, #8
 800d6cc:	b29a      	uxth	r2, r3
 800d6ce:	7abb      	ldrb	r3, [r7, #10]
 800d6d0:	b29b      	uxth	r3, r3
 800d6d2:	4413      	add	r3, r2
 800d6d4:	b29a      	uxth	r2, r3
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	3302      	adds	r3, #2
 800d6da:	b212      	sxth	r2, r2
 800d6dc:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800d6de:	7b7b      	ldrb	r3, [r7, #13]
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	021b      	lsls	r3, r3, #8
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	7b3b      	ldrb	r3, [r7, #12]
 800d6e8:	b29b      	uxth	r3, r3
 800d6ea:	4413      	add	r3, r2
 800d6ec:	b29a      	uxth	r2, r3
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	3304      	adds	r3, #4
 800d6f2:	b212      	sxth	r2, r2
 800d6f4:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800d6f6:	2300      	movs	r3, #0
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}
 800d700:	0801f9a8 	.word	0x0801f9a8

0800d704 <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b084      	sub	sp, #16
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	460b      	mov	r3, r1
 800d70e:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 800d710:	78fb      	ldrb	r3, [r7, #3]
 800d712:	2b04      	cmp	r3, #4
 800d714:	d81b      	bhi.n	800d74e <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 800d716:	a201      	add	r2, pc, #4	; (adr r2, 800d71c <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 800d718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d71c:	0800d731 	.word	0x0800d731
 800d720:	0800d737 	.word	0x0800d737
 800d724:	0800d73d 	.word	0x0800d73d
 800d728:	0800d743 	.word	0x0800d743
 800d72c:	0800d749 	.word	0x0800d749
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800d730:	2310      	movs	r3, #16
 800d732:	73fb      	strb	r3, [r7, #15]
      break;
 800d734:	e00d      	b.n	800d752 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800d736:	2310      	movs	r3, #16
 800d738:	73fb      	strb	r3, [r7, #15]
      break;
 800d73a:	e00a      	b.n	800d752 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 800d73c:	2320      	movs	r3, #32
 800d73e:	73fb      	strb	r3, [r7, #15]
      break;
 800d740:	e007      	b.n	800d752 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 800d742:	2330      	movs	r3, #48	; 0x30
 800d744:	73fb      	strb	r3, [r7, #15]
      break;
 800d746:	e004      	b.n	800d752 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 800d748:	2340      	movs	r3, #64	; 0x40
 800d74a:	73fb      	strb	r3, [r7, #15]
      break;
 800d74c:	e001      	b.n	800d752 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800d74e:	2301      	movs	r3, #1
 800d750:	e00a      	b.n	800d768 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800d752:	7bfb      	ldrb	r3, [r7, #15]
 800d754:	4619      	mov	r1, r3
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f7fd fb46 	bl	800ade8 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800d75c:	4603      	mov	r3, r0
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d101      	bne.n	800d766 <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800d762:	2301      	movs	r3, #1
 800d764:	e000      	b.n	800d768 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3710      	adds	r7, #16
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800d770:	b480      	push	{r7}
 800d772:	b085      	sub	sp, #20
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
 800d778:	460b      	mov	r3, r1
 800d77a:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	689b      	ldr	r3, [r3, #8]
 800d780:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800d788:	78fb      	ldrb	r3, [r7, #3]
 800d78a:	2b04      	cmp	r3, #4
 800d78c:	d820      	bhi.n	800d7d0 <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 800d78e:	a201      	add	r2, pc, #4	; (adr r2, 800d794 <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 800d790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d794:	0800d7a9 	.word	0x0800d7a9
 800d798:	0800d7b1 	.word	0x0800d7b1
 800d79c:	0800d7b9 	.word	0x0800d7b9
 800d7a0:	0800d7c1 	.word	0x0800d7c1
 800d7a4:	0800d7c9 	.word	0x0800d7c9
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	4a0e      	ldr	r2, [pc, #56]	; (800d7e4 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800d7ac:	605a      	str	r2, [r3, #4]
      break;
 800d7ae:	e011      	b.n	800d7d4 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	4a0c      	ldr	r2, [pc, #48]	; (800d7e4 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800d7b4:	605a      	str	r2, [r3, #4]
      break;
 800d7b6:	e00d      	b.n	800d7d4 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800d7b8:	68bb      	ldr	r3, [r7, #8]
 800d7ba:	4a0b      	ldr	r2, [pc, #44]	; (800d7e8 <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 800d7bc:	605a      	str	r2, [r3, #4]
      break;
 800d7be:	e009      	b.n	800d7d4 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	4a0a      	ldr	r2, [pc, #40]	; (800d7ec <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 800d7c4:	605a      	str	r2, [r3, #4]
      break;
 800d7c6:	e005      	b.n	800d7d4 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	4a09      	ldr	r2, [pc, #36]	; (800d7f0 <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 800d7cc:	605a      	str	r2, [r3, #4]
      break;
 800d7ce:	e001      	b.n	800d7d4 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800d7d0:	2301      	movs	r3, #1
 800d7d2:	e000      	b.n	800d7d6 <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800d7d4:	2300      	movs	r3, #0
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3714      	adds	r7, #20
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e0:	4770      	bx	lr
 800d7e2:	bf00      	nop
 800d7e4:	41500000 	.word	0x41500000
 800d7e8:	41d00000 	.word	0x41d00000
 800d7ec:	42500000 	.word	0x42500000
 800d7f0:	42d00000 	.word	0x42d00000

0800d7f4 <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b084      	sub	sp, #16
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
 800d7fc:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 800d800:	edd7 7a00 	vldr	s15, [r7]
 800d804:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800d808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d80c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d810:	d801      	bhi.n	800d816 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 800d812:	2310      	movs	r3, #16
 800d814:	e058      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d816:	edd7 7a00 	vldr	s15, [r7]
 800d81a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800d81e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d826:	d801      	bhi.n	800d82c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 800d828:	2320      	movs	r3, #32
 800d82a:	e04d      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d82c:	edd7 7a00 	vldr	s15, [r7]
 800d830:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800d8e8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 800d834:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d83c:	d801      	bhi.n	800d842 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 800d83e:	2330      	movs	r3, #48	; 0x30
 800d840:	e042      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d842:	edd7 7a00 	vldr	s15, [r7]
 800d846:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800d8ec <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 800d84a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d852:	d801      	bhi.n	800d858 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 800d854:	2340      	movs	r3, #64	; 0x40
 800d856:	e037      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d858:	edd7 7a00 	vldr	s15, [r7]
 800d85c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800d8f0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 800d860:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d868:	d801      	bhi.n	800d86e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 800d86a:	2350      	movs	r3, #80	; 0x50
 800d86c:	e02c      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d86e:	edd7 7a00 	vldr	s15, [r7]
 800d872:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800d8f4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 800d876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d87e:	d801      	bhi.n	800d884 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 800d880:	2360      	movs	r3, #96	; 0x60
 800d882:	e021      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d884:	edd7 7a00 	vldr	s15, [r7]
 800d888:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800d8f8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 800d88c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d894:	d801      	bhi.n	800d89a <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 800d896:	2370      	movs	r3, #112	; 0x70
 800d898:	e016      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d89a:	edd7 7a00 	vldr	s15, [r7]
 800d89e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800d8fc <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 800d8a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8aa:	d801      	bhi.n	800d8b0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 800d8ac:	2380      	movs	r3, #128	; 0x80
 800d8ae:	e00b      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d8b0:	edd7 7a00 	vldr	s15, [r7]
 800d8b4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800d900 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 800d8b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c0:	d801      	bhi.n	800d8c6 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 800d8c2:	2390      	movs	r3, #144	; 0x90
 800d8c4:	e000      	b.n	800d8c8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800d8c6:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 800d8c8:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800d8ca:	7bfb      	ldrb	r3, [r7, #15]
 800d8cc:	4619      	mov	r1, r3
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f7fd fa8a 	bl	800ade8 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d101      	bne.n	800d8de <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e000      	b.n	800d8e0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800d8de:	2300      	movs	r3, #0
}
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	3710      	adds	r7, #16
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}
 800d8e8:	42500000 	.word	0x42500000
 800d8ec:	42d00000 	.word	0x42d00000
 800d8f0:	43500000 	.word	0x43500000
 800d8f4:	43d00000 	.word	0x43d00000
 800d8f8:	44504000 	.word	0x44504000
 800d8fc:	44cf8000 	.word	0x44cf8000
 800d900:	45502000 	.word	0x45502000

0800d904 <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800d904:	b480      	push	{r7}
 800d906:	b085      	sub	sp, #20
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	689b      	ldr	r3, [r3, #8]
 800d914:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 800d91c:	edd7 7a00 	vldr	s15, [r7]
 800d920:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800d924:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d92c:	d801      	bhi.n	800d932 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 800d92e:	4b32      	ldr	r3, [pc, #200]	; (800d9f8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 800d930:	e058      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 800d932:	edd7 7a00 	vldr	s15, [r7]
 800d936:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800d93a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d942:	d801      	bhi.n	800d948 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 800d944:	4b2d      	ldr	r3, [pc, #180]	; (800d9fc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 800d946:	e04d      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 800d948:	edd7 7a00 	vldr	s15, [r7]
 800d94c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800da00 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 800d950:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d958:	d801      	bhi.n	800d95e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 800d95a:	4b2a      	ldr	r3, [pc, #168]	; (800da04 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 800d95c:	e042      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 800d95e:	edd7 7a00 	vldr	s15, [r7]
 800d962:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800da08 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 800d966:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d96e:	d801      	bhi.n	800d974 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 800d970:	4b26      	ldr	r3, [pc, #152]	; (800da0c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 800d972:	e037      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 800d974:	edd7 7a00 	vldr	s15, [r7]
 800d978:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800da10 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 800d97c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d984:	d801      	bhi.n	800d98a <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 800d986:	4b23      	ldr	r3, [pc, #140]	; (800da14 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 800d988:	e02c      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 800d98a:	edd7 7a00 	vldr	s15, [r7]
 800d98e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800da18 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 800d992:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d99a:	d801      	bhi.n	800d9a0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 800d99c:	4b1f      	ldr	r3, [pc, #124]	; (800da1c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 800d99e:	e021      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800d9a0:	edd7 7a00 	vldr	s15, [r7]
 800d9a4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800da20 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 800d9a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b0:	d801      	bhi.n	800d9b6 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 800d9b2:	4b1c      	ldr	r3, [pc, #112]	; (800da24 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 800d9b4:	e016      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800d9b6:	edd7 7a00 	vldr	s15, [r7]
 800d9ba:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800da28 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 800d9be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c6:	d801      	bhi.n	800d9cc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 800d9c8:	4b18      	ldr	r3, [pc, #96]	; (800da2c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 800d9ca:	e00b      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800d9cc:	edd7 7a00 	vldr	s15, [r7]
 800d9d0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800da30 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 800d9d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9dc:	d801      	bhi.n	800d9e2 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 800d9de:	4b15      	ldr	r3, [pc, #84]	; (800da34 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 800d9e0:	e000      	b.n	800d9e4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 800d9e2:	4b15      	ldr	r3, [pc, #84]	; (800da38 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 800d9e4:	68ba      	ldr	r2, [r7, #8]
 800d9e6:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800d9e8:	2300      	movs	r3, #0
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3714      	adds	r7, #20
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f4:	4770      	bx	lr
 800d9f6:	bf00      	nop
 800d9f8:	41500000 	.word	0x41500000
 800d9fc:	41d00000 	.word	0x41d00000
 800da00:	42500000 	.word	0x42500000
 800da04:	42500000 	.word	0x42500000
 800da08:	42d00000 	.word	0x42d00000
 800da0c:	42d00000 	.word	0x42d00000
 800da10:	43500000 	.word	0x43500000
 800da14:	43500000 	.word	0x43500000
 800da18:	43d00000 	.word	0x43d00000
 800da1c:	43d00000 	.word	0x43d00000
 800da20:	44504000 	.word	0x44504000
 800da24:	44504000 	.word	0x44504000
 800da28:	44cf8000 	.word	0x44cf8000
 800da2c:	44cf8000 	.word	0x44cf8000
 800da30:	45502000 	.word	0x45502000
 800da34:	45502000 	.word	0x45502000
 800da38:	45d02000 	.word	0x45d02000

0800da3c <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b084      	sub	sp, #16
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800da46:	4a1d      	ldr	r2, [pc, #116]	; (800dabc <LSM6DSL_G_Get_Axes_Raw+0x80>)
 800da48:	f107 0308 	add.w	r3, r7, #8
 800da4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800da50:	6018      	str	r0, [r3, #0]
 800da52:	3304      	adds	r3, #4
 800da54:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800da56:	f107 0308 	add.w	r3, r7, #8
 800da5a:	4619      	mov	r1, r3
 800da5c:	6878      	ldr	r0, [r7, #4]
 800da5e:	f7fd fa55 	bl	800af0c <LSM6DSL_ACC_GYRO_GetRawGyroData>
 800da62:	4603      	mov	r3, r0
 800da64:	2b00      	cmp	r3, #0
 800da66:	d101      	bne.n	800da6c <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800da68:	2301      	movs	r3, #1
 800da6a:	e023      	b.n	800dab4 <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800da6c:	7a7b      	ldrb	r3, [r7, #9]
 800da6e:	b29b      	uxth	r3, r3
 800da70:	021b      	lsls	r3, r3, #8
 800da72:	b29a      	uxth	r2, r3
 800da74:	7a3b      	ldrb	r3, [r7, #8]
 800da76:	b29b      	uxth	r3, r3
 800da78:	4413      	add	r3, r2
 800da7a:	b29b      	uxth	r3, r3
 800da7c:	b21a      	sxth	r2, r3
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800da82:	7afb      	ldrb	r3, [r7, #11]
 800da84:	b29b      	uxth	r3, r3
 800da86:	021b      	lsls	r3, r3, #8
 800da88:	b29a      	uxth	r2, r3
 800da8a:	7abb      	ldrb	r3, [r7, #10]
 800da8c:	b29b      	uxth	r3, r3
 800da8e:	4413      	add	r3, r2
 800da90:	b29a      	uxth	r2, r3
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	3302      	adds	r3, #2
 800da96:	b212      	sxth	r2, r2
 800da98:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800da9a:	7b7b      	ldrb	r3, [r7, #13]
 800da9c:	b29b      	uxth	r3, r3
 800da9e:	021b      	lsls	r3, r3, #8
 800daa0:	b29a      	uxth	r2, r3
 800daa2:	7b3b      	ldrb	r3, [r7, #12]
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	4413      	add	r3, r2
 800daa8:	b29a      	uxth	r2, r3
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	3304      	adds	r3, #4
 800daae:	b212      	sxth	r2, r2
 800dab0:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800dab2:	2300      	movs	r3, #0
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3710      	adds	r7, #16
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}
 800dabc:	0801f9a8 	.word	0x0801f9a8

0800dac0 <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b084      	sub	sp, #16
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	460b      	mov	r3, r1
 800daca:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 800dacc:	78fb      	ldrb	r3, [r7, #3]
 800dace:	2b04      	cmp	r3, #4
 800dad0:	d81b      	bhi.n	800db0a <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 800dad2:	a201      	add	r2, pc, #4	; (adr r2, 800dad8 <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 800dad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dad8:	0800daed 	.word	0x0800daed
 800dadc:	0800daf3 	.word	0x0800daf3
 800dae0:	0800daf9 	.word	0x0800daf9
 800dae4:	0800daff 	.word	0x0800daff
 800dae8:	0800db05 	.word	0x0800db05
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800daec:	2310      	movs	r3, #16
 800daee:	73fb      	strb	r3, [r7, #15]
      break;
 800daf0:	e00d      	b.n	800db0e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800daf2:	2310      	movs	r3, #16
 800daf4:	73fb      	strb	r3, [r7, #15]
      break;
 800daf6:	e00a      	b.n	800db0e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 800daf8:	2320      	movs	r3, #32
 800dafa:	73fb      	strb	r3, [r7, #15]
      break;
 800dafc:	e007      	b.n	800db0e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 800dafe:	2330      	movs	r3, #48	; 0x30
 800db00:	73fb      	strb	r3, [r7, #15]
      break;
 800db02:	e004      	b.n	800db0e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 800db04:	2340      	movs	r3, #64	; 0x40
 800db06:	73fb      	strb	r3, [r7, #15]
      break;
 800db08:	e001      	b.n	800db0e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800db0a:	2301      	movs	r3, #1
 800db0c:	e00a      	b.n	800db24 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800db0e:	7bfb      	ldrb	r3, [r7, #15]
 800db10:	4619      	mov	r1, r3
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f7fd fa2d 	bl	800af72 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800db18:	4603      	mov	r3, r0
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d101      	bne.n	800db22 <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800db1e:	2301      	movs	r3, #1
 800db20:	e000      	b.n	800db24 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800db22:	2300      	movs	r3, #0
}
 800db24:	4618      	mov	r0, r3
 800db26:	3710      	adds	r7, #16
 800db28:	46bd      	mov	sp, r7
 800db2a:	bd80      	pop	{r7, pc}

0800db2c <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800db2c:	b480      	push	{r7}
 800db2e:	b085      	sub	sp, #20
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
 800db34:	460b      	mov	r3, r1
 800db36:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	689b      	ldr	r3, [r3, #8]
 800db3c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800db44:	78fb      	ldrb	r3, [r7, #3]
 800db46:	2b04      	cmp	r3, #4
 800db48:	d820      	bhi.n	800db8c <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 800db4a:	a201      	add	r2, pc, #4	; (adr r2, 800db50 <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 800db4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db50:	0800db65 	.word	0x0800db65
 800db54:	0800db6d 	.word	0x0800db6d
 800db58:	0800db75 	.word	0x0800db75
 800db5c:	0800db7d 	.word	0x0800db7d
 800db60:	0800db85 	.word	0x0800db85
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	4a0e      	ldr	r2, [pc, #56]	; (800dba0 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800db68:	605a      	str	r2, [r3, #4]
      break;
 800db6a:	e011      	b.n	800db90 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	4a0c      	ldr	r2, [pc, #48]	; (800dba0 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800db70:	605a      	str	r2, [r3, #4]
      break;
 800db72:	e00d      	b.n	800db90 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800db74:	68bb      	ldr	r3, [r7, #8]
 800db76:	4a0b      	ldr	r2, [pc, #44]	; (800dba4 <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 800db78:	605a      	str	r2, [r3, #4]
      break;
 800db7a:	e009      	b.n	800db90 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	4a0a      	ldr	r2, [pc, #40]	; (800dba8 <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 800db80:	605a      	str	r2, [r3, #4]
      break;
 800db82:	e005      	b.n	800db90 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	4a09      	ldr	r2, [pc, #36]	; (800dbac <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 800db88:	605a      	str	r2, [r3, #4]
      break;
 800db8a:	e001      	b.n	800db90 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800db8c:	2301      	movs	r3, #1
 800db8e:	e000      	b.n	800db92 <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800db90:	2300      	movs	r3, #0
}
 800db92:	4618      	mov	r0, r3
 800db94:	3714      	adds	r7, #20
 800db96:	46bd      	mov	sp, r7
 800db98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	41500000 	.word	0x41500000
 800dba4:	41d00000 	.word	0x41d00000
 800dba8:	42500000 	.word	0x42500000
 800dbac:	42d00000 	.word	0x42d00000

0800dbb0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b084      	sub	sp, #16
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 800dbbc:	edd7 7a00 	vldr	s15, [r7]
 800dbc0:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800dbc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dbc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbcc:	d801      	bhi.n	800dbd2 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 800dbce:	2310      	movs	r3, #16
 800dbd0:	e058      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dbd2:	edd7 7a00 	vldr	s15, [r7]
 800dbd6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800dbda:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbe2:	d801      	bhi.n	800dbe8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 800dbe4:	2320      	movs	r3, #32
 800dbe6:	e04d      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dbe8:	edd7 7a00 	vldr	s15, [r7]
 800dbec:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800dca4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 800dbf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dbf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbf8:	d801      	bhi.n	800dbfe <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 800dbfa:	2330      	movs	r3, #48	; 0x30
 800dbfc:	e042      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dbfe:	edd7 7a00 	vldr	s15, [r7]
 800dc02:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800dca8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 800dc06:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc0e:	d801      	bhi.n	800dc14 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 800dc10:	2340      	movs	r3, #64	; 0x40
 800dc12:	e037      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc14:	edd7 7a00 	vldr	s15, [r7]
 800dc18:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800dcac <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 800dc1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc24:	d801      	bhi.n	800dc2a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 800dc26:	2350      	movs	r3, #80	; 0x50
 800dc28:	e02c      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc2a:	edd7 7a00 	vldr	s15, [r7]
 800dc2e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800dcb0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 800dc32:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc3a:	d801      	bhi.n	800dc40 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 800dc3c:	2360      	movs	r3, #96	; 0x60
 800dc3e:	e021      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc40:	edd7 7a00 	vldr	s15, [r7]
 800dc44:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800dcb4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 800dc48:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc50:	d801      	bhi.n	800dc56 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 800dc52:	2370      	movs	r3, #112	; 0x70
 800dc54:	e016      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc56:	edd7 7a00 	vldr	s15, [r7]
 800dc5a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800dcb8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 800dc5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc66:	d801      	bhi.n	800dc6c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 800dc68:	2380      	movs	r3, #128	; 0x80
 800dc6a:	e00b      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc6c:	edd7 7a00 	vldr	s15, [r7]
 800dc70:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800dcbc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 800dc74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc7c:	d801      	bhi.n	800dc82 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 800dc7e:	2390      	movs	r3, #144	; 0x90
 800dc80:	e000      	b.n	800dc84 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800dc82:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 800dc84:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800dc86:	7bfb      	ldrb	r3, [r7, #15]
 800dc88:	4619      	mov	r1, r3
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f7fd f971 	bl	800af72 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800dc90:	4603      	mov	r3, r0
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d101      	bne.n	800dc9a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800dc96:	2301      	movs	r3, #1
 800dc98:	e000      	b.n	800dc9c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800dc9a:	2300      	movs	r3, #0
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3710      	adds	r7, #16
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}
 800dca4:	42500000 	.word	0x42500000
 800dca8:	42d00000 	.word	0x42d00000
 800dcac:	43500000 	.word	0x43500000
 800dcb0:	43d00000 	.word	0x43d00000
 800dcb4:	44504000 	.word	0x44504000
 800dcb8:	44cf8000 	.word	0x44cf8000
 800dcbc:	45502000 	.word	0x45502000

0800dcc0 <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b085      	sub	sp, #20
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	689b      	ldr	r3, [r3, #8]
 800dcd0:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 800dcd8:	edd7 7a00 	vldr	s15, [r7]
 800dcdc:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800dce0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce8:	d801      	bhi.n	800dcee <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 800dcea:	4b32      	ldr	r3, [pc, #200]	; (800ddb4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 800dcec:	e058      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 800dcee:	edd7 7a00 	vldr	s15, [r7]
 800dcf2:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800dcf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dcfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfe:	d801      	bhi.n	800dd04 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 800dd00:	4b2d      	ldr	r3, [pc, #180]	; (800ddb8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 800dd02:	e04d      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 800dd04:	edd7 7a00 	vldr	s15, [r7]
 800dd08:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800ddbc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 800dd0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd14:	d801      	bhi.n	800dd1a <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 800dd16:	4b2a      	ldr	r3, [pc, #168]	; (800ddc0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 800dd18:	e042      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 800dd1a:	edd7 7a00 	vldr	s15, [r7]
 800dd1e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800ddc4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 800dd22:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd2a:	d801      	bhi.n	800dd30 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 800dd2c:	4b26      	ldr	r3, [pc, #152]	; (800ddc8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 800dd2e:	e037      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 800dd30:	edd7 7a00 	vldr	s15, [r7]
 800dd34:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800ddcc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 800dd38:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd40:	d801      	bhi.n	800dd46 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 800dd42:	4b23      	ldr	r3, [pc, #140]	; (800ddd0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 800dd44:	e02c      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 800dd46:	edd7 7a00 	vldr	s15, [r7]
 800dd4a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800ddd4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 800dd4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd56:	d801      	bhi.n	800dd5c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 800dd58:	4b1f      	ldr	r3, [pc, #124]	; (800ddd8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 800dd5a:	e021      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800dd5c:	edd7 7a00 	vldr	s15, [r7]
 800dd60:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800dddc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 800dd64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd6c:	d801      	bhi.n	800dd72 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 800dd6e:	4b1c      	ldr	r3, [pc, #112]	; (800dde0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 800dd70:	e016      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800dd72:	edd7 7a00 	vldr	s15, [r7]
 800dd76:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800dde4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 800dd7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd82:	d801      	bhi.n	800dd88 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 800dd84:	4b18      	ldr	r3, [pc, #96]	; (800dde8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 800dd86:	e00b      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800dd88:	edd7 7a00 	vldr	s15, [r7]
 800dd8c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800ddec <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 800dd90:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd98:	d801      	bhi.n	800dd9e <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 800dd9a:	4b15      	ldr	r3, [pc, #84]	; (800ddf0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 800dd9c:	e000      	b.n	800dda0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 800dd9e:	4b15      	ldr	r3, [pc, #84]	; (800ddf4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800dda0:	68ba      	ldr	r2, [r7, #8]
 800dda2:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800dda4:	2300      	movs	r3, #0
}
 800dda6:	4618      	mov	r0, r3
 800dda8:	3714      	adds	r7, #20
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb0:	4770      	bx	lr
 800ddb2:	bf00      	nop
 800ddb4:	41500000 	.word	0x41500000
 800ddb8:	41d00000 	.word	0x41d00000
 800ddbc:	42500000 	.word	0x42500000
 800ddc0:	42500000 	.word	0x42500000
 800ddc4:	42d00000 	.word	0x42d00000
 800ddc8:	42d00000 	.word	0x42d00000
 800ddcc:	43500000 	.word	0x43500000
 800ddd0:	43500000 	.word	0x43500000
 800ddd4:	43d00000 	.word	0x43d00000
 800ddd8:	43d00000 	.word	0x43d00000
 800dddc:	44504000 	.word	0x44504000
 800dde0:	44504000 	.word	0x44504000
 800dde4:	44cf8000 	.word	0x44cf8000
 800dde8:	44cf8000 	.word	0x44cf8000
 800ddec:	45502000 	.word	0x45502000
 800ddf0:	45502000 	.word	0x45502000
 800ddf4:	45d02000 	.word	0x45d02000

0800ddf8 <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b082      	sub	sp, #8
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800de00:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800deb0 <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f7fe fec2 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	d101      	bne.n	800de14 <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800de10:	2301      	movs	r3, #1
 800de12:	e048      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800de14:	2100      	movs	r1, #0
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f7fc ff6a 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800de1c:	4603      	mov	r3, r0
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d101      	bne.n	800de26 <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	e03f      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800de26:	2106      	movs	r1, #6
 800de28:	6878      	ldr	r0, [r7, #4]
 800de2a:	f7fe fa0f 	bl	800c24c <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	d101      	bne.n	800de38 <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800de34:	2301      	movs	r3, #1
 800de36:	e036      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800de38:	2100      	movs	r1, #0
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f7fe f9a5 	bl	800c18a <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800de40:	4603      	mov	r3, r0
 800de42:	2b00      	cmp	r3, #0
 800de44:	d101      	bne.n	800de4a <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800de46:	2301      	movs	r3, #1
 800de48:	e02d      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800de4a:	2100      	movs	r1, #0
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f7fe f96f 	bl	800c130 <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 800de52:	4603      	mov	r3, r0
 800de54:	2b00      	cmp	r3, #0
 800de56:	d101      	bne.n	800de5c <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800de58:	2301      	movs	r3, #1
 800de5a:	e024      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800de5c:	2100      	movs	r1, #0
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	f7fe f935 	bl	800c0ce <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 800de64:	4603      	mov	r3, r0
 800de66:	2b00      	cmp	r3, #0
 800de68:	d101      	bne.n	800de6e <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800de6a:	2301      	movs	r3, #1
 800de6c:	e01b      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800de6e:	2103      	movs	r1, #3
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	f7fe f9be 	bl	800c1f2 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d101      	bne.n	800de80 <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800de7c:	2301      	movs	r3, #1
 800de7e:	e012      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800de80:	2180      	movs	r1, #128	; 0x80
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f7fd ffa1 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d101      	bne.n	800de92 <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800de8e:	2301      	movs	r3, #1
 800de90:	e009      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 800de92:	2110      	movs	r1, #16
 800de94:	6878      	ldr	r0, [r7, #4]
 800de96:	f7fe fac7 	bl	800c428 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800de9a:	4603      	mov	r3, r0
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d101      	bne.n	800dea4 <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800dea0:	2301      	movs	r3, #1
 800dea2:	e000      	b.n	800dea6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 800dea4:	2300      	movs	r3, #0
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3708      	adds	r7, #8
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	43d00000 	.word	0x43d00000

0800deb4 <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b082      	sub	sp, #8
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 800debc:	2100      	movs	r1, #0
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	f7fe fab2 	bl	800c428 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800dec4:	4603      	mov	r3, r0
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d101      	bne.n	800dece <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800deca:	2301      	movs	r3, #1
 800decc:	e01b      	b.n	800df06 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800dece:	2100      	movs	r1, #0
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f7fd ff7a 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d101      	bne.n	800dee0 <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800dedc:	2301      	movs	r3, #1
 800dede:	e012      	b.n	800df06 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800dee0:	2100      	movs	r1, #0
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f7fe f9b2 	bl	800c24c <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800dee8:	4603      	mov	r3, r0
 800deea:	2b00      	cmp	r3, #0
 800deec:	d101      	bne.n	800def2 <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800deee:	2301      	movs	r3, #1
 800def0:	e009      	b.n	800df06 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800def2:	2100      	movs	r1, #0
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f7fe f97c 	bl	800c1f2 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800defa:	4603      	mov	r3, r0
 800defc:	2b00      	cmp	r3, #0
 800defe:	d101      	bne.n	800df04 <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800df00:	2301      	movs	r3, #1
 800df02:	e000      	b.n	800df06 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 800df04:	2300      	movs	r3, #0
}
 800df06:	4618      	mov	r0, r3
 800df08:	3708      	adds	r7, #8
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}

0800df0e <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b084      	sub	sp, #16
 800df12:	af00      	add	r7, sp, #0
 800df14:	6078      	str	r0, [r7, #4]
 800df16:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800df18:	f107 030f 	add.w	r3, r7, #15
 800df1c:	4619      	mov	r1, r3
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f7fd fc55 	bl	800b7ce <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 800df24:	4603      	mov	r3, r0
 800df26:	2b00      	cmp	r3, #0
 800df28:	d101      	bne.n	800df2e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800df2a:	2301      	movs	r3, #1
 800df2c:	e00f      	b.n	800df4e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 800df2e:	7bfb      	ldrb	r3, [r7, #15]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d005      	beq.n	800df40 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 800df34:	2b20      	cmp	r3, #32
 800df36:	d107      	bne.n	800df48 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800df38:	683b      	ldr	r3, [r7, #0]
 800df3a:	2201      	movs	r2, #1
 800df3c:	701a      	strb	r2, [r3, #0]
      break;
 800df3e:	e005      	b.n	800df4c <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	2200      	movs	r2, #0
 800df44:	701a      	strb	r2, [r3, #0]
      break;
 800df46:	e001      	b.n	800df4c <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800df48:	2301      	movs	r3, #1
 800df4a:	e000      	b.n	800df4e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800df4c:	2300      	movs	r3, #0
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3710      	adds	r7, #16
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800df56:	b580      	push	{r7, lr}
 800df58:	b082      	sub	sp, #8
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
 800df5e:	460b      	mov	r3, r1
 800df60:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 800df62:	78fb      	ldrb	r3, [r7, #3]
 800df64:	4619      	mov	r1, r3
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f7fe f943 	bl	800c1f2 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800df6c:	4603      	mov	r3, r0
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d101      	bne.n	800df76 <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800df72:	2301      	movs	r3, #1
 800df74:	e000      	b.n	800df78 <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3708      	adds	r7, #8
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}

0800df80 <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b082      	sub	sp, #8
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800df88:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f7fe fdfe 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800df92:	4603      	mov	r3, r0
 800df94:	2b01      	cmp	r3, #1
 800df96:	d101      	bne.n	800df9c <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800df98:	2301      	movs	r3, #1
 800df9a:	e02d      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800df9c:	2100      	movs	r1, #0
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f7fc fea6 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d101      	bne.n	800dfae <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800dfaa:	2301      	movs	r3, #1
 800dfac:	e024      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800dfae:	2117      	movs	r1, #23
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f000 f8ad 	bl	800e110 <LSM6DSL_X_Set_Pedometer_Threshold>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b01      	cmp	r3, #1
 800dfba:	d101      	bne.n	800dfc0 <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	e01b      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800dfc0:	2104      	movs	r1, #4
 800dfc2:	6878      	ldr	r0, [r7, #4]
 800dfc4:	f7fd fbba 	bl	800b73c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d101      	bne.n	800dfd2 <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800dfce:	2301      	movs	r3, #1
 800dfd0:	e012      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800dfd2:	2110      	movs	r1, #16
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f7fd fb84 	bl	800b6e2 <LSM6DSL_ACC_GYRO_W_PEDO>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d101      	bne.n	800dfe4 <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	e009      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 800dfe4:	2180      	movs	r1, #128	; 0x80
 800dfe6:	6878      	ldr	r0, [r7, #4]
 800dfe8:	f7fd f9b9 	bl	800b35e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800dfec:	4603      	mov	r3, r0
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d101      	bne.n	800dff6 <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800dff2:	2301      	movs	r3, #1
 800dff4:	e000      	b.n	800dff8 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800dff6:	2300      	movs	r3, #0
}
 800dff8:	4618      	mov	r0, r3
 800dffa:	3708      	adds	r7, #8
 800dffc:	46bd      	mov	sp, r7
 800dffe:	bd80      	pop	{r7, pc}

0800e000 <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b082      	sub	sp, #8
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800e008:	2100      	movs	r1, #0
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f7fd f9a7 	bl	800b35e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800e010:	4603      	mov	r3, r0
 800e012:	2b00      	cmp	r3, #0
 800e014:	d101      	bne.n	800e01a <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800e016:	2301      	movs	r3, #1
 800e018:	e01b      	b.n	800e052 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800e01a:	2100      	movs	r1, #0
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f7fd fb60 	bl	800b6e2 <LSM6DSL_ACC_GYRO_W_PEDO>
 800e022:	4603      	mov	r3, r0
 800e024:	2b00      	cmp	r3, #0
 800e026:	d101      	bne.n	800e02c <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800e028:	2301      	movs	r3, #1
 800e02a:	e012      	b.n	800e052 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800e02c:	2100      	movs	r1, #0
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f7fd fb84 	bl	800b73c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800e034:	4603      	mov	r3, r0
 800e036:	2b00      	cmp	r3, #0
 800e038:	d101      	bne.n	800e03e <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800e03a:	2301      	movs	r3, #1
 800e03c:	e009      	b.n	800e052 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800e03e:	2100      	movs	r1, #0
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f000 f865 	bl	800e110 <LSM6DSL_X_Set_Pedometer_Threshold>
 800e046:	4603      	mov	r3, r0
 800e048:	2b01      	cmp	r3, #1
 800e04a:	d101      	bne.n	800e050 <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800e04c:	2301      	movs	r3, #1
 800e04e:	e000      	b.n	800e052 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 800e050:	2300      	movs	r3, #0
}
 800e052:	4618      	mov	r0, r3
 800e054:	3708      	adds	r7, #8
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}

0800e05a <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e05a:	b580      	push	{r7, lr}
 800e05c:	b084      	sub	sp, #16
 800e05e:	af00      	add	r7, sp, #0
 800e060:	6078      	str	r0, [r7, #4]
 800e062:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800e064:	f107 030f 	add.w	r3, r7, #15
 800e068:	4619      	mov	r1, r3
 800e06a:	6878      	ldr	r0, [r7, #4]
 800e06c:	f7fd fdc1 	bl	800bbf2 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 800e070:	4603      	mov	r3, r0
 800e072:	2b00      	cmp	r3, #0
 800e074:	d101      	bne.n	800e07a <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e076:	2301      	movs	r3, #1
 800e078:	e00f      	b.n	800e09a <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800e07a:	7bfb      	ldrb	r3, [r7, #15]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d005      	beq.n	800e08c <LSM6DSL_X_Get_Pedometer_Status+0x32>
 800e080:	2b10      	cmp	r3, #16
 800e082:	d107      	bne.n	800e094 <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	2201      	movs	r2, #1
 800e088:	701a      	strb	r2, [r3, #0]
      break;
 800e08a:	e005      	b.n	800e098 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	2200      	movs	r2, #0
 800e090:	701a      	strb	r2, [r3, #0]
      break;
 800e092:	e001      	b.n	800e098 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800e094:	2301      	movs	r3, #1
 800e096:	e000      	b.n	800e09a <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800e098:	2300      	movs	r3, #0
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}

0800e0a2 <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800e0a2:	b580      	push	{r7, lr}
 800e0a4:	b082      	sub	sp, #8
 800e0a6:	af00      	add	r7, sp, #0
 800e0a8:	6078      	str	r0, [r7, #4]
 800e0aa:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800e0ac:	6839      	ldr	r1, [r7, #0]
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f7fe fa74 	bl	800c59c <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d101      	bne.n	800e0be <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e000      	b.n	800e0c0 <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 800e0be:	2300      	movs	r3, #0
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	3708      	adds	r7, #8
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	bd80      	pop	{r7, pc}

0800e0c8 <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b082      	sub	sp, #8
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800e0d0:	2102      	movs	r1, #2
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f7fd faab 	bl	800b62e <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d101      	bne.n	800e0e2 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e000      	b.n	800e0e4 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800e0e2:	2300      	movs	r3, #0
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3708      	adds	r7, #8
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800e0f4:	2100      	movs	r1, #0
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f7fd fa99 	bl	800b62e <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d101      	bne.n	800e106 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800e102:	2301      	movs	r3, #1
 800e104:	e000      	b.n	800e108 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800e106:	2300      	movs	r3, #0
}
 800e108:	4618      	mov	r0, r3
 800e10a:	3708      	adds	r7, #8
 800e10c:	46bd      	mov	sp, r7
 800e10e:	bd80      	pop	{r7, pc}

0800e110 <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b082      	sub	sp, #8
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
 800e118:	460b      	mov	r3, r1
 800e11a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800e11c:	78fb      	ldrb	r3, [r7, #3]
 800e11e:	4619      	mov	r1, r3
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f7fe fa6e 	bl	800c602 <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d101      	bne.n	800e130 <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800e12c:	2301      	movs	r3, #1
 800e12e:	e000      	b.n	800e132 <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 800e130:	2300      	movs	r3, #0
}
 800e132:	4618      	mov	r0, r3
 800e134:	3708      	adds	r7, #8
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}

0800e13a <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800e13a:	b580      	push	{r7, lr}
 800e13c:	b082      	sub	sp, #8
 800e13e:	af00      	add	r7, sp, #0
 800e140:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800e142:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f7fe fd21 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800e14c:	4603      	mov	r3, r0
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d101      	bne.n	800e156 <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800e152:	2301      	movs	r3, #1
 800e154:	e024      	b.n	800e1a0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800e156:	2100      	movs	r1, #0
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f7fc fdc9 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800e15e:	4603      	mov	r3, r0
 800e160:	2b00      	cmp	r3, #0
 800e162:	d101      	bne.n	800e168 <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800e164:	2301      	movs	r3, #1
 800e166:	e01b      	b.n	800e1a0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800e168:	2104      	movs	r1, #4
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f7fd fae6 	bl	800b73c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800e170:	4603      	mov	r3, r0
 800e172:	2b00      	cmp	r3, #0
 800e174:	d101      	bne.n	800e17a <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800e176:	2301      	movs	r3, #1
 800e178:	e012      	b.n	800e1a0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800e17a:	2108      	movs	r1, #8
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	f7fd fa83 	bl	800b688 <LSM6DSL_ACC_GYRO_W_TILT>
 800e182:	4603      	mov	r3, r0
 800e184:	2b00      	cmp	r3, #0
 800e186:	d101      	bne.n	800e18c <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800e188:	2301      	movs	r3, #1
 800e18a:	e009      	b.n	800e1a0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 800e18c:	2102      	movs	r1, #2
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f7fe f8c3 	bl	800c31a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800e194:	4603      	mov	r3, r0
 800e196:	2b00      	cmp	r3, #0
 800e198:	d101      	bne.n	800e19e <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800e19a:	2301      	movs	r3, #1
 800e19c:	e000      	b.n	800e1a0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 800e19e:	2300      	movs	r3, #0
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	3708      	adds	r7, #8
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd80      	pop	{r7, pc}

0800e1a8 <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b082      	sub	sp, #8
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 800e1b0:	2100      	movs	r1, #0
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f7fe f8b1 	bl	800c31a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d101      	bne.n	800e1c2 <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800e1be:	2301      	movs	r3, #1
 800e1c0:	e012      	b.n	800e1e8 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800e1c2:	2100      	movs	r1, #0
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f7fd fa5f 	bl	800b688 <LSM6DSL_ACC_GYRO_W_TILT>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d101      	bne.n	800e1d4 <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	e009      	b.n	800e1e8 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800e1d4:	2100      	movs	r1, #0
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f7fd fab0 	bl	800b73c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d101      	bne.n	800e1e6 <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	e000      	b.n	800e1e8 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 800e1e6:	2300      	movs	r3, #0
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	3708      	adds	r7, #8
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	bd80      	pop	{r7, pc}

0800e1f0 <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800e1fa:	f107 030f 	add.w	r3, r7, #15
 800e1fe:	4619      	mov	r1, r3
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	f7fd fd12 	bl	800bc2a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 800e206:	4603      	mov	r3, r0
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d101      	bne.n	800e210 <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e20c:	2301      	movs	r3, #1
 800e20e:	e00f      	b.n	800e230 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 800e210:	7bfb      	ldrb	r3, [r7, #15]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d005      	beq.n	800e222 <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 800e216:	2b20      	cmp	r3, #32
 800e218:	d107      	bne.n	800e22a <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	2201      	movs	r2, #1
 800e21e:	701a      	strb	r2, [r3, #0]
      break;
 800e220:	e005      	b.n	800e22e <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	2200      	movs	r2, #0
 800e226:	701a      	strb	r2, [r3, #0]
      break;
 800e228:	e001      	b.n	800e22e <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800e22a:	2301      	movs	r3, #1
 800e22c:	e000      	b.n	800e230 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800e22e:	2300      	movs	r3, #0
}
 800e230:	4618      	mov	r0, r3
 800e232:	3710      	adds	r7, #16
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}

0800e238 <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800e240:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800e2b8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f7fe fca2 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800e24a:	4603      	mov	r3, r0
 800e24c:	2b01      	cmp	r3, #1
 800e24e:	d101      	bne.n	800e254 <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800e250:	2301      	movs	r3, #1
 800e252:	e02d      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800e254:	2100      	movs	r1, #0
 800e256:	6878      	ldr	r0, [r7, #4]
 800e258:	f7fc fd4a 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800e25c:	4603      	mov	r3, r0
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d101      	bne.n	800e266 <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800e262:	2301      	movs	r3, #1
 800e264:	e024      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800e266:	2100      	movs	r1, #0
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f7fd ff8e 	bl	800c18a <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800e26e:	4603      	mov	r3, r0
 800e270:	2b00      	cmp	r3, #0
 800e272:	d101      	bne.n	800e278 <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800e274:	2301      	movs	r3, #1
 800e276:	e01b      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800e278:	2102      	movs	r1, #2
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f7fd fec9 	bl	800c012 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	e012      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800e28a:	2180      	movs	r1, #128	; 0x80
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f7fd fd9c 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e292:	4603      	mov	r3, r0
 800e294:	2b00      	cmp	r3, #0
 800e296:	d101      	bne.n	800e29c <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800e298:	2301      	movs	r3, #1
 800e29a:	e009      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 800e29c:	2120      	movs	r1, #32
 800e29e:	6878      	ldr	r0, [r7, #4]
 800e2a0:	f7fe f8ef 	bl	800c482 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d101      	bne.n	800e2ae <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	e000      	b.n	800e2b0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 800e2ae:	2300      	movs	r3, #0
}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3708      	adds	r7, #8
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}
 800e2b8:	43d00000 	.word	0x43d00000

0800e2bc <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 800e2c4:	2100      	movs	r1, #0
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f7fe f8db 	bl	800c482 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d101      	bne.n	800e2d6 <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	e01b      	b.n	800e30e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800e2d6:	2100      	movs	r1, #0
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f7fd fd76 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d101      	bne.n	800e2e8 <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	e012      	b.n	800e30e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800e2e8:	2100      	movs	r1, #0
 800e2ea:	6878      	ldr	r0, [r7, #4]
 800e2ec:	f7fd ff4d 	bl	800c18a <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d101      	bne.n	800e2fa <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800e2f6:	2301      	movs	r3, #1
 800e2f8:	e009      	b.n	800e30e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800e2fa:	2100      	movs	r1, #0
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f7fd fe88 	bl	800c012 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800e302:	4603      	mov	r3, r0
 800e304:	2b00      	cmp	r3, #0
 800e306:	d101      	bne.n	800e30c <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800e308:	2301      	movs	r3, #1
 800e30a:	e000      	b.n	800e30e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 800e30c:	2300      	movs	r3, #0
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3708      	adds	r7, #8
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}

0800e316 <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e316:	b580      	push	{r7, lr}
 800e318:	b084      	sub	sp, #16
 800e31a:	af00      	add	r7, sp, #0
 800e31c:	6078      	str	r0, [r7, #4]
 800e31e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800e320:	f107 030f 	add.w	r3, r7, #15
 800e324:	4619      	mov	r1, r3
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f7fd fa35 	bl	800b796 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 800e32c:	4603      	mov	r3, r0
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d101      	bne.n	800e336 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e332:	2301      	movs	r3, #1
 800e334:	e00f      	b.n	800e356 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 800e336:	7bfb      	ldrb	r3, [r7, #15]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d005      	beq.n	800e348 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 800e33c:	2b08      	cmp	r3, #8
 800e33e:	d107      	bne.n	800e350 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	2201      	movs	r2, #1
 800e344:	701a      	strb	r2, [r3, #0]
      break;
 800e346:	e005      	b.n	800e354 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	2200      	movs	r2, #0
 800e34c:	701a      	strb	r2, [r3, #0]
      break;
 800e34e:	e001      	b.n	800e354 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800e350:	2301      	movs	r3, #1
 800e352:	e000      	b.n	800e356 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800e354:	2300      	movs	r3, #0
}
 800e356:	4618      	mov	r0, r3
 800e358:	3710      	adds	r7, #16
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}

0800e35e <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800e35e:	b580      	push	{r7, lr}
 800e360:	b082      	sub	sp, #8
 800e362:	af00      	add	r7, sp, #0
 800e364:	6078      	str	r0, [r7, #4]
 800e366:	460b      	mov	r3, r1
 800e368:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800e36a:	78fb      	ldrb	r3, [r7, #3]
 800e36c:	4619      	mov	r1, r3
 800e36e:	6878      	ldr	r0, [r7, #4]
 800e370:	f7fd fe4f 	bl	800c012 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800e374:	4603      	mov	r3, r0
 800e376:	2b00      	cmp	r3, #0
 800e378:	d101      	bne.n	800e37e <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800e37a:	2301      	movs	r3, #1
 800e37c:	e000      	b.n	800e380 <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	3708      	adds	r7, #8
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b082      	sub	sp, #8
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800e390:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800e450 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f7fe fbfa 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800e39a:	4603      	mov	r3, r0
 800e39c:	2b01      	cmp	r3, #1
 800e39e:	d101      	bne.n	800e3a4 <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	e051      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800e3a4:	2100      	movs	r1, #0
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	f7fc fca2 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d101      	bne.n	800e3b6 <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800e3b2:	2301      	movs	r3, #1
 800e3b4:	e048      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800e3b6:	2108      	movs	r1, #8
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f7fd fcd9 	bl	800bd70 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d101      	bne.n	800e3c8 <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	e03f      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800e3c8:	2104      	movs	r1, #4
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f7fd fca3 	bl	800bd16 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800e3d0:	4603      	mov	r3, r0
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d101      	bne.n	800e3da <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	e036      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800e3da:	2102      	movs	r1, #2
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f7fd fc6d 	bl	800bcbc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d101      	bne.n	800e3ec <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	e02d      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800e3ec:	2108      	movs	r1, #8
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f000 f9a5 	bl	800e73e <LSM6DSL_X_Set_Tap_Threshold>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d101      	bne.n	800e3fe <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	e024      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800e3fe:	2102      	movs	r1, #2
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f000 f9b1 	bl	800e768 <LSM6DSL_X_Set_Tap_Shock_Time>
 800e406:	4603      	mov	r3, r0
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d101      	bne.n	800e410 <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800e40c:	2301      	movs	r3, #1
 800e40e:	e01b      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800e410:	2101      	movs	r1, #1
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f000 f9bd 	bl	800e792 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800e418:	4603      	mov	r3, r0
 800e41a:	2b01      	cmp	r3, #1
 800e41c:	d101      	bne.n	800e422 <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800e41e:	2301      	movs	r3, #1
 800e420:	e012      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800e422:	2180      	movs	r1, #128	; 0x80
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f7fd fcd0 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e42a:	4603      	mov	r3, r0
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d101      	bne.n	800e434 <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800e430:	2301      	movs	r3, #1
 800e432:	e009      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800e434:	2140      	movs	r1, #64	; 0x40
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f7fe f850 	bl	800c4dc <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d101      	bne.n	800e446 <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	e000      	b.n	800e448 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 800e446:	2300      	movs	r3, #0
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3708      	adds	r7, #8
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}
 800e450:	43d00000 	.word	0x43d00000

0800e454 <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b082      	sub	sp, #8
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800e45c:	2100      	movs	r1, #0
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f7fe f83c 	bl	800c4dc <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800e464:	4603      	mov	r3, r0
 800e466:	2b00      	cmp	r3, #0
 800e468:	d101      	bne.n	800e46e <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800e46a:	2301      	movs	r3, #1
 800e46c:	e03f      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800e46e:	2100      	movs	r1, #0
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f7fd fcaa 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e476:	4603      	mov	r3, r0
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d101      	bne.n	800e480 <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800e47c:	2301      	movs	r3, #1
 800e47e:	e036      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800e480:	2100      	movs	r1, #0
 800e482:	6878      	ldr	r0, [r7, #4]
 800e484:	f000 f95b 	bl	800e73e <LSM6DSL_X_Set_Tap_Threshold>
 800e488:	4603      	mov	r3, r0
 800e48a:	2b01      	cmp	r3, #1
 800e48c:	d101      	bne.n	800e492 <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800e48e:	2301      	movs	r3, #1
 800e490:	e02d      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800e492:	2100      	movs	r1, #0
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f000 f967 	bl	800e768 <LSM6DSL_X_Set_Tap_Shock_Time>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b01      	cmp	r3, #1
 800e49e:	d101      	bne.n	800e4a4 <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	e024      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800e4a4:	2100      	movs	r1, #0
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f000 f973 	bl	800e792 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	2b01      	cmp	r3, #1
 800e4b0:	d101      	bne.n	800e4b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	e01b      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	6878      	ldr	r0, [r7, #4]
 800e4ba:	f7fd fbff 	bl	800bcbc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d101      	bne.n	800e4c8 <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800e4c4:	2301      	movs	r3, #1
 800e4c6:	e012      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800e4c8:	2100      	movs	r1, #0
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f7fd fc23 	bl	800bd16 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d101      	bne.n	800e4da <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	e009      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800e4da:	2100      	movs	r1, #0
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7fd fc47 	bl	800bd70 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d101      	bne.n	800e4ec <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	e000      	b.n	800e4ee <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 800e4ec:	2300      	movs	r3, #0
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	3708      	adds	r7, #8
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}

0800e4f6 <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e4f6:	b580      	push	{r7, lr}
 800e4f8:	b084      	sub	sp, #16
 800e4fa:	af00      	add	r7, sp, #0
 800e4fc:	6078      	str	r0, [r7, #4]
 800e4fe:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800e500:	f107 030f 	add.w	r3, r7, #15
 800e504:	4619      	mov	r1, r3
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f7fd f999 	bl	800b83e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800e50c:	4603      	mov	r3, r0
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d101      	bne.n	800e516 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e512:	2301      	movs	r3, #1
 800e514:	e00f      	b.n	800e536 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800e516:	7bfb      	ldrb	r3, [r7, #15]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d005      	beq.n	800e528 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 800e51c:	2b20      	cmp	r3, #32
 800e51e:	d107      	bne.n	800e530 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	2201      	movs	r2, #1
 800e524:	701a      	strb	r2, [r3, #0]
      break;
 800e526:	e005      	b.n	800e534 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	2200      	movs	r2, #0
 800e52c:	701a      	strb	r2, [r3, #0]
      break;
 800e52e:	e001      	b.n	800e534 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800e530:	2301      	movs	r3, #1
 800e532:	e000      	b.n	800e536 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800e534:	2300      	movs	r3, #0
}
 800e536:	4618      	mov	r0, r3
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
	...

0800e540 <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b082      	sub	sp, #8
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800e548:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800e62c <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f7fe fb1e 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800e552:	4603      	mov	r3, r0
 800e554:	2b01      	cmp	r3, #1
 800e556:	d101      	bne.n	800e55c <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800e558:	2301      	movs	r3, #1
 800e55a:	e063      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800e55c:	2100      	movs	r1, #0
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f7fc fbc6 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d101      	bne.n	800e56e <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800e56a:	2301      	movs	r3, #1
 800e56c:	e05a      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800e56e:	2108      	movs	r1, #8
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f7fd fbfd 	bl	800bd70 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800e576:	4603      	mov	r3, r0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d101      	bne.n	800e580 <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800e57c:	2301      	movs	r3, #1
 800e57e:	e051      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800e580:	2104      	movs	r1, #4
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f7fd fbc7 	bl	800bd16 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d101      	bne.n	800e592 <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800e58e:	2301      	movs	r3, #1
 800e590:	e048      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800e592:	2102      	movs	r1, #2
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f7fd fb91 	bl	800bcbc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800e59a:	4603      	mov	r3, r0
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d101      	bne.n	800e5a4 <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	e03f      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800e5a4:	2108      	movs	r1, #8
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f000 f8c9 	bl	800e73e <LSM6DSL_X_Set_Tap_Threshold>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	2b01      	cmp	r3, #1
 800e5b0:	d101      	bne.n	800e5b6 <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800e5b2:	2301      	movs	r3, #1
 800e5b4:	e036      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800e5b6:	2103      	movs	r1, #3
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f000 f8d5 	bl	800e768 <LSM6DSL_X_Set_Tap_Shock_Time>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	2b01      	cmp	r3, #1
 800e5c2:	d101      	bne.n	800e5c8 <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	e02d      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800e5c8:	2103      	movs	r1, #3
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f000 f8e1 	bl	800e792 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	d101      	bne.n	800e5da <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	e024      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800e5da:	2108      	movs	r1, #8
 800e5dc:	6878      	ldr	r0, [r7, #4]
 800e5de:	f000 f8ed 	bl	800e7bc <LSM6DSL_X_Set_Tap_Duration_Time>
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	2b01      	cmp	r3, #1
 800e5e6:	d101      	bne.n	800e5ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	e01b      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800e5ec:	2180      	movs	r1, #128	; 0x80
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f7fd fd40 	bl	800c074 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d101      	bne.n	800e5fe <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800e5fa:	2301      	movs	r3, #1
 800e5fc:	e012      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800e5fe:	2180      	movs	r1, #128	; 0x80
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f7fd fbe2 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e606:	4603      	mov	r3, r0
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d101      	bne.n	800e610 <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800e60c:	2301      	movs	r3, #1
 800e60e:	e009      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 800e610:	2108      	movs	r1, #8
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7fd fedb 	bl	800c3ce <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800e618:	4603      	mov	r3, r0
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d101      	bne.n	800e622 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800e61e:	2301      	movs	r3, #1
 800e620:	e000      	b.n	800e624 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 800e622:	2300      	movs	r3, #0
}
 800e624:	4618      	mov	r0, r3
 800e626:	3708      	adds	r7, #8
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}
 800e62c:	43d00000 	.word	0x43d00000

0800e630 <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b082      	sub	sp, #8
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 800e638:	2100      	movs	r1, #0
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f7fd fec7 	bl	800c3ce <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800e640:	4603      	mov	r3, r0
 800e642:	2b00      	cmp	r3, #0
 800e644:	d101      	bne.n	800e64a <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800e646:	2301      	movs	r3, #1
 800e648:	e051      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800e64a:	2100      	movs	r1, #0
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f7fd fbbc 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e652:	4603      	mov	r3, r0
 800e654:	2b00      	cmp	r3, #0
 800e656:	d101      	bne.n	800e65c <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800e658:	2301      	movs	r3, #1
 800e65a:	e048      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800e65c:	2100      	movs	r1, #0
 800e65e:	6878      	ldr	r0, [r7, #4]
 800e660:	f000 f86d 	bl	800e73e <LSM6DSL_X_Set_Tap_Threshold>
 800e664:	4603      	mov	r3, r0
 800e666:	2b01      	cmp	r3, #1
 800e668:	d101      	bne.n	800e66e <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800e66a:	2301      	movs	r3, #1
 800e66c:	e03f      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800e66e:	2100      	movs	r1, #0
 800e670:	6878      	ldr	r0, [r7, #4]
 800e672:	f000 f879 	bl	800e768 <LSM6DSL_X_Set_Tap_Shock_Time>
 800e676:	4603      	mov	r3, r0
 800e678:	2b01      	cmp	r3, #1
 800e67a:	d101      	bne.n	800e680 <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800e67c:	2301      	movs	r3, #1
 800e67e:	e036      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800e680:	2100      	movs	r1, #0
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f000 f885 	bl	800e792 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d101      	bne.n	800e692 <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800e68e:	2301      	movs	r3, #1
 800e690:	e02d      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800e692:	2100      	movs	r1, #0
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f000 f891 	bl	800e7bc <LSM6DSL_X_Set_Tap_Duration_Time>
 800e69a:	4603      	mov	r3, r0
 800e69c:	2b01      	cmp	r3, #1
 800e69e:	d101      	bne.n	800e6a4 <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800e6a0:	2301      	movs	r3, #1
 800e6a2:	e024      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800e6a4:	2100      	movs	r1, #0
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f7fd fce4 	bl	800c074 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d101      	bne.n	800e6b6 <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	e01b      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800e6b6:	2100      	movs	r1, #0
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f7fd faff 	bl	800bcbc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800e6be:	4603      	mov	r3, r0
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d101      	bne.n	800e6c8 <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	e012      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800e6c8:	2100      	movs	r1, #0
 800e6ca:	6878      	ldr	r0, [r7, #4]
 800e6cc:	f7fd fb23 	bl	800bd16 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d101      	bne.n	800e6da <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	e009      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800e6da:	2100      	movs	r1, #0
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f7fd fb47 	bl	800bd70 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d101      	bne.n	800e6ec <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800e6e8:	2301      	movs	r3, #1
 800e6ea:	e000      	b.n	800e6ee <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 800e6ec:	2300      	movs	r3, #0
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3708      	adds	r7, #8
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}

0800e6f6 <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e6f6:	b580      	push	{r7, lr}
 800e6f8:	b084      	sub	sp, #16
 800e6fa:	af00      	add	r7, sp, #0
 800e6fc:	6078      	str	r0, [r7, #4]
 800e6fe:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800e700:	f107 030f 	add.w	r3, r7, #15
 800e704:	4619      	mov	r1, r3
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f7fd f87d 	bl	800b806 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800e70c:	4603      	mov	r3, r0
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d101      	bne.n	800e716 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e712:	2301      	movs	r3, #1
 800e714:	e00f      	b.n	800e736 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800e716:	7bfb      	ldrb	r3, [r7, #15]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d005      	beq.n	800e728 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 800e71c:	2b10      	cmp	r3, #16
 800e71e:	d107      	bne.n	800e730 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	2201      	movs	r2, #1
 800e724:	701a      	strb	r2, [r3, #0]
      break;
 800e726:	e005      	b.n	800e734 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	2200      	movs	r2, #0
 800e72c:	701a      	strb	r2, [r3, #0]
      break;
 800e72e:	e001      	b.n	800e734 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800e730:	2301      	movs	r3, #1
 800e732:	e000      	b.n	800e736 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800e734:	2300      	movs	r3, #0
}
 800e736:	4618      	mov	r0, r3
 800e738:	3710      	adds	r7, #16
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b082      	sub	sp, #8
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
 800e746:	460b      	mov	r3, r1
 800e748:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800e74a:	78fb      	ldrb	r3, [r7, #3]
 800e74c:	4619      	mov	r1, r3
 800e74e:	6878      	ldr	r0, [r7, #4]
 800e750:	f7fd fb68 	bl	800be24 <LSM6DSL_ACC_GYRO_W_TAP_THS>
 800e754:	4603      	mov	r3, r0
 800e756:	2b00      	cmp	r3, #0
 800e758:	d101      	bne.n	800e75e <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800e75a:	2301      	movs	r3, #1
 800e75c:	e000      	b.n	800e760 <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 800e75e:	2300      	movs	r3, #0
}
 800e760:	4618      	mov	r0, r3
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b082      	sub	sp, #8
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	460b      	mov	r3, r1
 800e772:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800e774:	78fb      	ldrb	r3, [r7, #3]
 800e776:	4619      	mov	r1, r3
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f7fd fbb1 	bl	800bee0 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800e77e:	4603      	mov	r3, r0
 800e780:	2b00      	cmp	r3, #0
 800e782:	d101      	bne.n	800e788 <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800e784:	2301      	movs	r3, #1
 800e786:	e000      	b.n	800e78a <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800e788:	2300      	movs	r3, #0
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3708      	adds	r7, #8
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}

0800e792 <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800e792:	b580      	push	{r7, lr}
 800e794:	b082      	sub	sp, #8
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
 800e79a:	460b      	mov	r3, r1
 800e79c:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800e79e:	78fb      	ldrb	r3, [r7, #3]
 800e7a0:	4619      	mov	r1, r3
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f7fd fbcd 	bl	800bf42 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d101      	bne.n	800e7b2 <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	e000      	b.n	800e7b4 <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800e7b2:	2300      	movs	r3, #0
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3708      	adds	r7, #8
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bd80      	pop	{r7, pc}

0800e7bc <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b082      	sub	sp, #8
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
 800e7c4:	460b      	mov	r3, r1
 800e7c6:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800e7c8:	78fb      	ldrb	r3, [r7, #3]
 800e7ca:	4619      	mov	r1, r3
 800e7cc:	6878      	ldr	r0, [r7, #4]
 800e7ce:	f7fd fbec 	bl	800bfaa <LSM6DSL_ACC_GYRO_W_DUR>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d101      	bne.n	800e7dc <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800e7d8:	2301      	movs	r3, #1
 800e7da:	e000      	b.n	800e7de <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800e7dc:	2300      	movs	r3, #0
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3708      	adds	r7, #8
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}
	...

0800e7e8 <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b082      	sub	sp, #8
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800e7f0:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800e858 <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800e7f4:	6878      	ldr	r0, [r7, #4]
 800e7f6:	f7fe f9ca 	bl	800cb8e <LSM6DSL_X_Set_ODR_Value>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	2b01      	cmp	r3, #1
 800e7fe:	d101      	bne.n	800e804 <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800e800:	2301      	movs	r3, #1
 800e802:	e024      	b.n	800e84e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800e804:	2100      	movs	r1, #0
 800e806:	6878      	ldr	r0, [r7, #4]
 800e808:	f7fc fa72 	bl	800acf0 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d101      	bne.n	800e816 <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800e812:	2301      	movs	r3, #1
 800e814:	e01b      	b.n	800e84e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800e816:	2140      	movs	r1, #64	; 0x40
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f7fd fb34 	bl	800be86 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800e81e:	4603      	mov	r3, r0
 800e820:	2b00      	cmp	r3, #0
 800e822:	d101      	bne.n	800e828 <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800e824:	2301      	movs	r3, #1
 800e826:	e012      	b.n	800e84e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800e828:	2180      	movs	r1, #128	; 0x80
 800e82a:	6878      	ldr	r0, [r7, #4]
 800e82c:	f7fd facd 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e830:	4603      	mov	r3, r0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d101      	bne.n	800e83a <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800e836:	2301      	movs	r3, #1
 800e838:	e009      	b.n	800e84e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800e83a:	2104      	movs	r1, #4
 800e83c:	6878      	ldr	r0, [r7, #4]
 800e83e:	f7fd fd99 	bl	800c374 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d101      	bne.n	800e84c <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800e848:	2301      	movs	r3, #1
 800e84a:	e000      	b.n	800e84e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800e84c:	2300      	movs	r3, #0
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3708      	adds	r7, #8
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}
 800e856:	bf00      	nop
 800e858:	43d00000 	.word	0x43d00000

0800e85c <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b082      	sub	sp, #8
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800e864:	2100      	movs	r1, #0
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f7fd fd84 	bl	800c374 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800e86c:	4603      	mov	r3, r0
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d101      	bne.n	800e876 <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800e872:	2301      	movs	r3, #1
 800e874:	e012      	b.n	800e89c <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800e876:	2100      	movs	r1, #0
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	f7fd faa6 	bl	800bdca <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800e87e:	4603      	mov	r3, r0
 800e880:	2b00      	cmp	r3, #0
 800e882:	d101      	bne.n	800e888 <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800e884:	2301      	movs	r3, #1
 800e886:	e009      	b.n	800e89c <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800e888:	2100      	movs	r1, #0
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f7fd fafb 	bl	800be86 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800e890:	4603      	mov	r3, r0
 800e892:	2b00      	cmp	r3, #0
 800e894:	d101      	bne.n	800e89a <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800e896:	2301      	movs	r3, #1
 800e898:	e000      	b.n	800e89c <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800e89a:	2300      	movs	r3, #0
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3708      	adds	r7, #8
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b084      	sub	sp, #16
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800e8ae:	f107 030f 	add.w	r3, r7, #15
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	f7fd f886 	bl	800b9c6 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d101      	bne.n	800e8c4 <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	e00f      	b.n	800e8e4 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800e8c4:	7bfb      	ldrb	r3, [r7, #15]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d005      	beq.n	800e8d6 <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800e8ca:	2b40      	cmp	r3, #64	; 0x40
 800e8cc:	d107      	bne.n	800e8de <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	2201      	movs	r2, #1
 800e8d2:	701a      	strb	r2, [r3, #0]
      break;
 800e8d4:	e005      	b.n	800e8e2 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	2200      	movs	r2, #0
 800e8da:	701a      	strb	r2, [r3, #0]
      break;
 800e8dc:	e001      	b.n	800e8e2 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800e8de:	2301      	movs	r3, #1
 800e8e0:	e000      	b.n	800e8e4 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800e8e2:	2300      	movs	r3, #0
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3710      	adds	r7, #16
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}

0800e8ec <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b084      	sub	sp, #16
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800e8f6:	f107 030f 	add.w	r3, r7, #15
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f7fc ffba 	bl	800b876 <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800e902:	4603      	mov	r3, r0
 800e904:	2b00      	cmp	r3, #0
 800e906:	d101      	bne.n	800e90c <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800e908:	2301      	movs	r3, #1
 800e90a:	e00f      	b.n	800e92c <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800e90c:	7bfb      	ldrb	r3, [r7, #15]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d005      	beq.n	800e91e <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800e912:	2b01      	cmp	r3, #1
 800e914:	d107      	bne.n	800e926 <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	2201      	movs	r2, #1
 800e91a:	701a      	strb	r2, [r3, #0]
      break;
 800e91c:	e005      	b.n	800e92a <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	2200      	movs	r2, #0
 800e922:	701a      	strb	r2, [r3, #0]
      break;
 800e924:	e001      	b.n	800e92a <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800e926:	2301      	movs	r3, #1
 800e928:	e000      	b.n	800e92c <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800e92a:	2300      	movs	r3, #0
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	3710      	adds	r7, #16
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}

0800e934 <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b084      	sub	sp, #16
 800e938:	af00      	add	r7, sp, #0
 800e93a:	6078      	str	r0, [r7, #4]
 800e93c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800e93e:	f107 030f 	add.w	r3, r7, #15
 800e942:	4619      	mov	r1, r3
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f7fc ffb2 	bl	800b8ae <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800e94a:	4603      	mov	r3, r0
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d101      	bne.n	800e954 <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800e950:	2301      	movs	r3, #1
 800e952:	e00f      	b.n	800e974 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800e954:	7bfb      	ldrb	r3, [r7, #15]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d005      	beq.n	800e966 <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800e95a:	2b02      	cmp	r3, #2
 800e95c:	d107      	bne.n	800e96e <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	2201      	movs	r2, #1
 800e962:	701a      	strb	r2, [r3, #0]
      break;
 800e964:	e005      	b.n	800e972 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	2200      	movs	r2, #0
 800e96a:	701a      	strb	r2, [r3, #0]
      break;
 800e96c:	e001      	b.n	800e972 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800e96e:	2301      	movs	r3, #1
 800e970:	e000      	b.n	800e974 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800e972:	2300      	movs	r3, #0
}
 800e974:	4618      	mov	r0, r3
 800e976:	3710      	adds	r7, #16
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b084      	sub	sp, #16
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800e986:	f107 030f 	add.w	r3, r7, #15
 800e98a:	4619      	mov	r1, r3
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f7fc ffaa 	bl	800b8e6 <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800e992:	4603      	mov	r3, r0
 800e994:	2b00      	cmp	r3, #0
 800e996:	d101      	bne.n	800e99c <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800e998:	2301      	movs	r3, #1
 800e99a:	e00f      	b.n	800e9bc <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800e99c:	7bfb      	ldrb	r3, [r7, #15]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d005      	beq.n	800e9ae <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800e9a2:	2b04      	cmp	r3, #4
 800e9a4:	d107      	bne.n	800e9b6 <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	2201      	movs	r2, #1
 800e9aa:	701a      	strb	r2, [r3, #0]
      break;
 800e9ac:	e005      	b.n	800e9ba <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	701a      	strb	r2, [r3, #0]
      break;
 800e9b4:	e001      	b.n	800e9ba <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800e9b6:	2301      	movs	r3, #1
 800e9b8:	e000      	b.n	800e9bc <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800e9ba:	2300      	movs	r3, #0
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3710      	adds	r7, #16
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}

0800e9c4 <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b084      	sub	sp, #16
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800e9ce:	f107 030f 	add.w	r3, r7, #15
 800e9d2:	4619      	mov	r1, r3
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f7fc ffa2 	bl	800b91e <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800e9da:	4603      	mov	r3, r0
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d101      	bne.n	800e9e4 <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	e00f      	b.n	800ea04 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800e9e4:	7bfb      	ldrb	r3, [r7, #15]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d005      	beq.n	800e9f6 <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800e9ea:	2b08      	cmp	r3, #8
 800e9ec:	d107      	bne.n	800e9fe <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	2201      	movs	r2, #1
 800e9f2:	701a      	strb	r2, [r3, #0]
      break;
 800e9f4:	e005      	b.n	800ea02 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	701a      	strb	r2, [r3, #0]
      break;
 800e9fc:	e001      	b.n	800ea02 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800e9fe:	2301      	movs	r3, #1
 800ea00:	e000      	b.n	800ea04 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800ea02:	2300      	movs	r3, #0
}
 800ea04:	4618      	mov	r0, r3
 800ea06:	3710      	adds	r7, #16
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	bd80      	pop	{r7, pc}

0800ea0c <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b084      	sub	sp, #16
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800ea16:	f107 030f 	add.w	r3, r7, #15
 800ea1a:	4619      	mov	r1, r3
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	f7fc ff9a 	bl	800b956 <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800ea22:	4603      	mov	r3, r0
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d101      	bne.n	800ea2c <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800ea28:	2301      	movs	r3, #1
 800ea2a:	e00f      	b.n	800ea4c <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800ea2c:	7bfb      	ldrb	r3, [r7, #15]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d005      	beq.n	800ea3e <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800ea32:	2b10      	cmp	r3, #16
 800ea34:	d107      	bne.n	800ea46 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	2201      	movs	r2, #1
 800ea3a:	701a      	strb	r2, [r3, #0]
      break;
 800ea3c:	e005      	b.n	800ea4a <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	2200      	movs	r2, #0
 800ea42:	701a      	strb	r2, [r3, #0]
      break;
 800ea44:	e001      	b.n	800ea4a <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800ea46:	2301      	movs	r3, #1
 800ea48:	e000      	b.n	800ea4c <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800ea4a:	2300      	movs	r3, #0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3710      	adds	r7, #16
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b084      	sub	sp, #16
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800ea5e:	f107 030f 	add.w	r3, r7, #15
 800ea62:	4619      	mov	r1, r3
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f7fc ff92 	bl	800b98e <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d101      	bne.n	800ea74 <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800ea70:	2301      	movs	r3, #1
 800ea72:	e00f      	b.n	800ea94 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800ea74:	7bfb      	ldrb	r3, [r7, #15]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d005      	beq.n	800ea86 <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800ea7a:	2b20      	cmp	r3, #32
 800ea7c:	d107      	bne.n	800ea8e <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	2201      	movs	r2, #1
 800ea82:	701a      	strb	r2, [r3, #0]
      break;
 800ea84:	e005      	b.n	800ea92 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800ea86:	683b      	ldr	r3, [r7, #0]
 800ea88:	2200      	movs	r2, #0
 800ea8a:	701a      	strb	r2, [r3, #0]
      break;
 800ea8c:	e001      	b.n	800ea92 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800ea8e:	2301      	movs	r3, #1
 800ea90:	e000      	b.n	800ea94 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800ea92:	2300      	movs	r3, #0
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3710      	adds	r7, #16
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b084      	sub	sp, #16
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
 800eaa4:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800eaa8:	edd7 7a00 	vldr	s15, [r7]
 800eaac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800eab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eab8:	d801      	bhi.n	800eabe <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800eaba:	2308      	movs	r3, #8
 800eabc:	e058      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eabe:	edd7 7a00 	vldr	s15, [r7]
 800eac2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800eac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eaca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eace:	d801      	bhi.n	800ead4 <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800ead0:	2310      	movs	r3, #16
 800ead2:	e04d      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ead4:	edd7 7a00 	vldr	s15, [r7]
 800ead8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800eb90 <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800eadc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eae4:	d801      	bhi.n	800eaea <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800eae6:	2318      	movs	r3, #24
 800eae8:	e042      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eaea:	edd7 7a00 	vldr	s15, [r7]
 800eaee:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800eb94 <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800eaf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eaf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eafa:	d801      	bhi.n	800eb00 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800eafc:	2320      	movs	r3, #32
 800eafe:	e037      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb00:	edd7 7a00 	vldr	s15, [r7]
 800eb04:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800eb98 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800eb08:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb10:	d801      	bhi.n	800eb16 <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800eb12:	2328      	movs	r3, #40	; 0x28
 800eb14:	e02c      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb16:	edd7 7a00 	vldr	s15, [r7]
 800eb1a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800eb9c <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800eb1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb26:	d801      	bhi.n	800eb2c <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800eb28:	2330      	movs	r3, #48	; 0x30
 800eb2a:	e021      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb2c:	edd7 7a00 	vldr	s15, [r7]
 800eb30:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800eba0 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800eb34:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb3c:	d801      	bhi.n	800eb42 <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800eb3e:	2338      	movs	r3, #56	; 0x38
 800eb40:	e016      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb42:	edd7 7a00 	vldr	s15, [r7]
 800eb46:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800eba4 <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800eb4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb52:	d801      	bhi.n	800eb58 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800eb54:	2340      	movs	r3, #64	; 0x40
 800eb56:	e00b      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb58:	edd7 7a00 	vldr	s15, [r7]
 800eb5c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800eba8 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800eb60:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb68:	d801      	bhi.n	800eb6e <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800eb6a:	2348      	movs	r3, #72	; 0x48
 800eb6c:	e000      	b.n	800eb70 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800eb6e:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800eb70:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800eb72:	7bfb      	ldrb	r3, [r7, #15]
 800eb74:	4619      	mov	r1, r3
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f7fc fb97 	bl	800b2aa <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d101      	bne.n	800eb86 <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800eb82:	2301      	movs	r3, #1
 800eb84:	e000      	b.n	800eb88 <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800eb86:	2300      	movs	r3, #0
}
 800eb88:	4618      	mov	r0, r3
 800eb8a:	3710      	adds	r7, #16
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}
 800eb90:	42480000 	.word	0x42480000
 800eb94:	42c80000 	.word	0x42c80000
 800eb98:	43480000 	.word	0x43480000
 800eb9c:	43c80000 	.word	0x43c80000
 800eba0:	44480000 	.word	0x44480000
 800eba4:	44c80000 	.word	0x44c80000
 800eba8:	454e4000 	.word	0x454e4000

0800ebac <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b084      	sub	sp, #16
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
 800ebb4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800ebb6:	f107 030f 	add.w	r3, r7, #15
 800ebba:	4619      	mov	r1, r3
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f7fc ffa9 	bl	800bb14 <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d101      	bne.n	800ebcc <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	e010      	b.n	800ebee <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800ebcc:	7bfb      	ldrb	r3, [r7, #15]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d002      	beq.n	800ebd8 <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800ebd2:	2b20      	cmp	r3, #32
 800ebd4:	d004      	beq.n	800ebe0 <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800ebd6:	e007      	b.n	800ebe8 <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	701a      	strb	r2, [r3, #0]
      break;
 800ebde:	e005      	b.n	800ebec <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	701a      	strb	r2, [r3, #0]
      break;
 800ebe6:	e001      	b.n	800ebec <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800ebe8:	2301      	movs	r3, #1
 800ebea:	e000      	b.n	800ebee <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800ebec:	2300      	movs	r3, #0
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3710      	adds	r7, #16
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}

0800ebf6 <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ebf6:	b580      	push	{r7, lr}
 800ebf8:	b084      	sub	sp, #16
 800ebfa:	af00      	add	r7, sp, #0
 800ebfc:	6078      	str	r0, [r7, #4]
 800ebfe:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800ec00:	f107 030f 	add.w	r3, r7, #15
 800ec04:	4619      	mov	r1, r3
 800ec06:	6878      	ldr	r0, [r7, #4]
 800ec08:	f7fc ff68 	bl	800badc <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d101      	bne.n	800ec16 <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ec12:	2301      	movs	r3, #1
 800ec14:	e010      	b.n	800ec38 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800ec16:	7bfb      	ldrb	r3, [r7, #15]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d002      	beq.n	800ec22 <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800ec1c:	2b10      	cmp	r3, #16
 800ec1e:	d004      	beq.n	800ec2a <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800ec20:	e007      	b.n	800ec32 <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	2200      	movs	r2, #0
 800ec26:	701a      	strb	r2, [r3, #0]
      break;
 800ec28:	e005      	b.n	800ec36 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	701a      	strb	r2, [r3, #0]
      break;
 800ec30:	e001      	b.n	800ec36 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800ec32:	2301      	movs	r3, #1
 800ec34:	e000      	b.n	800ec38 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800ec36:	2300      	movs	r3, #0
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b084      	sub	sp, #16
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
 800ec48:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800ec4a:	f107 030f 	add.w	r3, r7, #15
 800ec4e:	4619      	mov	r1, r3
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f7fc ff7b 	bl	800bb4c <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800ec56:	4603      	mov	r3, r0
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d101      	bne.n	800ec60 <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	e010      	b.n	800ec82 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800ec60:	7bfb      	ldrb	r3, [r7, #15]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d002      	beq.n	800ec6c <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800ec66:	2b40      	cmp	r3, #64	; 0x40
 800ec68:	d004      	beq.n	800ec74 <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800ec6a:	e007      	b.n	800ec7c <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	2200      	movs	r2, #0
 800ec70:	701a      	strb	r2, [r3, #0]
      break;
 800ec72:	e005      	b.n	800ec80 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	2201      	movs	r2, #1
 800ec78:	701a      	strb	r2, [r3, #0]
      break;
 800ec7a:	e001      	b.n	800ec80 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	e000      	b.n	800ec82 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3710      	adds	r7, #16
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b082      	sub	sp, #8
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	6078      	str	r0, [r7, #4]
 800ec92:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800ec94:	6839      	ldr	r1, [r7, #0]
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f7fc ff74 	bl	800bb84 <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d101      	bne.n	800eca6 <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800eca2:	2301      	movs	r3, #1
 800eca4:	e000      	b.n	800eca8 <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800eca6:	2300      	movs	r3, #0
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	3708      	adds	r7, #8
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}

0800ecb0 <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800ecb0:	b580      	push	{r7, lr}
 800ecb2:	b082      	sub	sp, #8
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
 800ecb8:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800ecba:	6839      	ldr	r1, [r7, #0]
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f7fd fc3a 	bl	800c536 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d101      	bne.n	800eccc <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800ecc8:	2301      	movs	r3, #1
 800ecca:	e000      	b.n	800ecce <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800eccc:	2300      	movs	r3, #0
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3708      	adds	r7, #8
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}

0800ecd6 <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800ecd6:	b580      	push	{r7, lr}
 800ecd8:	b082      	sub	sp, #8
 800ecda:	af00      	add	r7, sp, #0
 800ecdc:	6078      	str	r0, [r7, #4]
 800ecde:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800ece0:	6839      	ldr	r1, [r7, #0]
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f7fc fec3 	bl	800ba6e <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800ece8:	4603      	mov	r3, r0
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d101      	bne.n	800ecf2 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800ecee:	2301      	movs	r3, #1
 800ecf0:	e000      	b.n	800ecf4 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800ecf2:	2300      	movs	r3, #0
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3708      	adds	r7, #8
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}

0800ecfc <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b082      	sub	sp, #8
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	460b      	mov	r3, r1
 800ed06:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800ed08:	78fb      	ldrb	r3, [r7, #3]
 800ed0a:	2b07      	cmp	r3, #7
 800ed0c:	d901      	bls.n	800ed12 <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800ed0e:	2301      	movs	r3, #1
 800ed10:	e00b      	b.n	800ed2a <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800ed12:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800ed14:	78fb      	ldrb	r3, [r7, #3]
 800ed16:	4619      	mov	r1, r3
 800ed18:	6878      	ldr	r0, [r7, #4]
 800ed1a:	f7fc fa3f 	bl	800b19c <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d101      	bne.n	800ed28 <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800ed24:	2301      	movs	r3, #1
 800ed26:	e000      	b.n	800ed2a <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800ed28:	2300      	movs	r3, #0
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800ed32:	b580      	push	{r7, lr}
 800ed34:	b084      	sub	sp, #16
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
 800ed3a:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800ed40:	f04f 0300 	mov.w	r3, #0
 800ed44:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800ed46:	f107 030c 	add.w	r3, r7, #12
 800ed4a:	4619      	mov	r1, r3
 800ed4c:	6878      	ldr	r0, [r7, #4]
 800ed4e:	f7ff ffaf 	bl	800ecb0 <LSM6DSL_FIFO_Get_Data>
 800ed52:	4603      	mov	r3, r0
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d101      	bne.n	800ed5c <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800ed58:	2301      	movs	r3, #1
 800ed5a:	e022      	b.n	800eda2 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800ed5c:	7b7b      	ldrb	r3, [r7, #13]
 800ed5e:	021b      	lsls	r3, r3, #8
 800ed60:	b21a      	sxth	r2, r3
 800ed62:	7b3b      	ldrb	r3, [r7, #12]
 800ed64:	b21b      	sxth	r3, r3
 800ed66:	4313      	orrs	r3, r2
 800ed68:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800ed6a:	f107 0308 	add.w	r3, r7, #8
 800ed6e:	4619      	mov	r1, r3
 800ed70:	6878      	ldr	r0, [r7, #4]
 800ed72:	f7fd fe0d 	bl	800c990 <LSM6DSL_X_Get_Sensitivity>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b01      	cmp	r3, #1
 800ed7a:	d101      	bne.n	800ed80 <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800ed7c:	2301      	movs	r3, #1
 800ed7e:	e010      	b.n	800eda2 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800ed80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ed84:	ee07 3a90 	vmov	s15, r3
 800ed88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ed8c:	edd7 7a02 	vldr	s15, [r7, #8]
 800ed90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed98:	ee17 2a90 	vmov	r2, s15
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800eda0:	2300      	movs	r3, #0
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	3710      	adds	r7, #16
 800eda6:	46bd      	mov	sp, r7
 800eda8:	bd80      	pop	{r7, pc}

0800edaa <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800edaa:	b580      	push	{r7, lr}
 800edac:	b082      	sub	sp, #8
 800edae:	af00      	add	r7, sp, #0
 800edb0:	6078      	str	r0, [r7, #4]
 800edb2:	460b      	mov	r3, r1
 800edb4:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800edb6:	78fb      	ldrb	r3, [r7, #3]
 800edb8:	2b06      	cmp	r3, #6
 800edba:	bf8c      	ite	hi
 800edbc:	2201      	movhi	r2, #1
 800edbe:	2200      	movls	r2, #0
 800edc0:	b2d2      	uxtb	r2, r2
 800edc2:	2a00      	cmp	r2, #0
 800edc4:	d10b      	bne.n	800edde <LSM6DSL_FIFO_Set_Mode+0x34>
 800edc6:	2201      	movs	r2, #1
 800edc8:	fa02 f303 	lsl.w	r3, r2, r3
 800edcc:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	bf14      	ite	ne
 800edd4:	2301      	movne	r3, #1
 800edd6:	2300      	moveq	r3, #0
 800edd8:	b2db      	uxtb	r3, r3
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d101      	bne.n	800ede2 <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800edde:	2301      	movs	r3, #1
 800ede0:	e00b      	b.n	800edfa <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800ede2:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800ede4:	78fb      	ldrb	r3, [r7, #3]
 800ede6:	4619      	mov	r1, r3
 800ede8:	6878      	ldr	r0, [r7, #4]
 800edea:	f7fc fa31 	bl	800b250 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800edee:	4603      	mov	r3, r0
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d101      	bne.n	800edf8 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800edf4:	2301      	movs	r3, #1
 800edf6:	e000      	b.n	800edfa <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800edf8:	2300      	movs	r3, #0
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3708      	adds	r7, #8
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b082      	sub	sp, #8
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
 800ee0a:	460b      	mov	r3, r1
 800ee0c:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800ee0e:	78fb      	ldrb	r3, [r7, #3]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d003      	beq.n	800ee1c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800ee14:	2b20      	cmp	r3, #32
 800ee16:	d001      	beq.n	800ee1c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800ee18:	2301      	movs	r3, #1
 800ee1a:	e00b      	b.n	800ee34 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800ee1c:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800ee1e:	78fb      	ldrb	r3, [r7, #3]
 800ee20:	4619      	mov	r1, r3
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	f7fc fa6e 	bl	800b304 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d101      	bne.n	800ee32 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800ee2e:	2301      	movs	r3, #1
 800ee30:	e000      	b.n	800ee34 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800ee32:	2300      	movs	r3, #0
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3708      	adds	r7, #8
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b082      	sub	sp, #8
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
 800ee44:	460b      	mov	r3, r1
 800ee46:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800ee48:	887b      	ldrh	r3, [r7, #2]
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f7fc f94f 	bl	800b0f0 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d101      	bne.n	800ee5c <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e000      	b.n	800ee5e <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800ee5c:	2300      	movs	r3, #0
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3708      	adds	r7, #8
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}

0800ee66 <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800ee66:	b580      	push	{r7, lr}
 800ee68:	b082      	sub	sp, #8
 800ee6a:	af00      	add	r7, sp, #0
 800ee6c:	6078      	str	r0, [r7, #4]
 800ee6e:	460b      	mov	r3, r1
 800ee70:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800ee72:	78fb      	ldrb	r3, [r7, #3]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d003      	beq.n	800ee80 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800ee78:	2b80      	cmp	r3, #128	; 0x80
 800ee7a:	d001      	beq.n	800ee80 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e00b      	b.n	800ee98 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800ee80:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800ee82:	78fb      	ldrb	r3, [r7, #3]
 800ee84:	4619      	mov	r1, r3
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f7fc f9b5 	bl	800b1f6 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d101      	bne.n	800ee96 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800ee92:	2301      	movs	r3, #1
 800ee94:	e000      	b.n	800ee98 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800ee96:	2300      	movs	r3, #0
}
 800ee98:	4618      	mov	r0, r3
 800ee9a:	3708      	adds	r7, #8
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd80      	pop	{r7, pc}

0800eea0 <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
 800eea8:	460b      	mov	r3, r1
 800eeaa:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800eeac:	78fb      	ldrb	r3, [r7, #3]
 800eeae:	4619      	mov	r1, r3
 800eeb0:	6878      	ldr	r0, [r7, #4]
 800eeb2:	f7fe fbc9 	bl	800d648 <LSM6DSL_Set_Interrupt_Latch>
 800eeb6:	4603      	mov	r3, r0
}
 800eeb8:	4618      	mov	r0, r3
 800eeba:	3708      	adds	r7, #8
 800eebc:	46bd      	mov	sp, r7
 800eebe:	bd80      	pop	{r7, pc}

0800eec0 <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b082      	sub	sp, #8
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
 800eec8:	460b      	mov	r3, r1
 800eeca:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800eecc:	78fb      	ldrb	r3, [r7, #3]
 800eece:	2b03      	cmp	r3, #3
 800eed0:	d901      	bls.n	800eed6 <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800eed2:	2301      	movs	r3, #1
 800eed4:	e00b      	b.n	800eeee <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800eed6:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800eed8:	78fb      	ldrb	r3, [r7, #3]
 800eeda:	4619      	mov	r1, r3
 800eedc:	6878      	ldr	r0, [r7, #4]
 800eede:	f7fc fac5 	bl	800b46c <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800eee2:	4603      	mov	r3, r0
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d101      	bne.n	800eeec <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800eee8:	2301      	movs	r3, #1
 800eeea:	e000      	b.n	800eeee <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800eeec:	2300      	movs	r3, #0
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3708      	adds	r7, #8
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bd80      	pop	{r7, pc}
	...

0800eef8 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b082      	sub	sp, #8
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	4603      	mov	r3, r0
 800ef00:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 800ef02:	88fb      	ldrh	r3, [r7, #6]
 800ef04:	2b10      	cmp	r3, #16
 800ef06:	d105      	bne.n	800ef14 <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 800ef08:	f00d fc7a 	bl	801c800 <HCI_Isr>
      HCI_ProcessEvent=1;
 800ef0c:	4b03      	ldr	r3, [pc, #12]	; (800ef1c <HAL_GPIO_EXTI_Callback+0x24>)
 800ef0e:	2201      	movs	r2, #1
 800ef10:	601a      	str	r2, [r3, #0]
    break;
 800ef12:	bf00      	nop
  }
}
 800ef14:	bf00      	nop
 800ef16:	3708      	adds	r7, #8
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	200007c4 	.word	0x200007c4

0800ef20 <Hal_Write_Serial>:
* @param  n_bytes2: number of bytes in 2nd buffer
* @retval None
*/
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
                      int32_t n_bytes2)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b088      	sub	sp, #32
 800ef24:	af02      	add	r7, sp, #8
 800ef26:	60f8      	str	r0, [r7, #12]
 800ef28:	60b9      	str	r1, [r7, #8]
 800ef2a:	607a      	str	r2, [r7, #4]
 800ef2c:	603b      	str	r3, [r7, #0]
  struct timer t;
  
  Timer_Set(&t, CLOCK_SECOND/10);
 800ef2e:	f107 0310 	add.w	r3, r7, #16
 800ef32:	2164      	movs	r1, #100	; 0x64
 800ef34:	4618      	mov	r0, r3
 800ef36:	f00e f87c 	bl	801d032 <Timer_Set>
  }
  PRINT_CSV("\n");
#endif
  
  while(1){
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	b2da      	uxtb	r2, r3
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	b2db      	uxtb	r3, r3
 800ef42:	9300      	str	r3, [sp, #0]
 800ef44:	4613      	mov	r3, r2
 800ef46:	68ba      	ldr	r2, [r7, #8]
 800ef48:	68f9      	ldr	r1, [r7, #12]
 800ef4a:	480b      	ldr	r0, [pc, #44]	; (800ef78 <Hal_Write_Serial+0x58>)
 800ef4c:	f000 f8e6 	bl	800f11c <BlueNRG_SPI_Write>
 800ef50:	4603      	mov	r3, r0
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d008      	beq.n	800ef68 <Hal_Write_Serial+0x48>
    if(Timer_Expired(&t)){
 800ef56:	f107 0310 	add.w	r3, r7, #16
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f00e f87a 	bl	801d054 <Timer_Expired>
 800ef60:	4603      	mov	r3, r0
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d102      	bne.n	800ef6c <Hal_Write_Serial+0x4c>
    if(BlueNRG_SPI_Write(&SpiHandle, (uint8_t *)data1,(uint8_t *)data2, n_bytes1, n_bytes2)==0) break;
 800ef66:	e7e8      	b.n	800ef3a <Hal_Write_Serial+0x1a>
 800ef68:	bf00      	nop
 800ef6a:	e000      	b.n	800ef6e <Hal_Write_Serial+0x4e>
      break;
 800ef6c:	bf00      	nop
    }
  }
}
 800ef6e:	bf00      	nop
 800ef70:	3718      	adds	r7, #24
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bd80      	pop	{r7, pc}
 800ef76:	bf00      	nop
 800ef78:	20001924 	.word	0x20001924

0800ef7c <BNRG_SPI_Init>:
*         Expansion Board.
* @param  None
* @retval None
*/
void BNRG_SPI_Init(void)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	af00      	add	r7, sp, #0
  SpiHandle.Instance = BNRG_SPI_INSTANCE;
 800ef80:	4b15      	ldr	r3, [pc, #84]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800ef82:	4a16      	ldr	r2, [pc, #88]	; (800efdc <BNRG_SPI_Init+0x60>)
 800ef84:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.Mode = BNRG_SPI_MODE;
 800ef86:	4b14      	ldr	r3, [pc, #80]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800ef88:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ef8c:	605a      	str	r2, [r3, #4]
  SpiHandle.Init.Direction = BNRG_SPI_DIRECTION;
 800ef8e:	4b12      	ldr	r3, [pc, #72]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800ef90:	2200      	movs	r2, #0
 800ef92:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.DataSize = BNRG_SPI_DATASIZE;
 800ef94:	4b10      	ldr	r3, [pc, #64]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800ef96:	2200      	movs	r2, #0
 800ef98:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.CLKPolarity = BNRG_SPI_CLKPOLARITY;
 800ef9a:	4b0f      	ldr	r3, [pc, #60]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CLKPhase = BNRG_SPI_CLKPHASE;
 800efa0:	4b0d      	ldr	r3, [pc, #52]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efa2:	2200      	movs	r2, #0
 800efa4:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.NSS = BNRG_SPI_NSS;
 800efa6:	4b0c      	ldr	r3, [pc, #48]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800efac:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.FirstBit = BNRG_SPI_FIRSTBIT;
 800efae:	4b0a      	ldr	r3, [pc, #40]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efb0:	2200      	movs	r2, #0
 800efb2:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.TIMode = BNRG_SPI_TIMODE;
 800efb4:	4b08      	ldr	r3, [pc, #32]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efb6:	2200      	movs	r2, #0
 800efb8:	625a      	str	r2, [r3, #36]	; 0x24
  SpiHandle.Init.CRCPolynomial = BNRG_SPI_CRCPOLYNOMIAL;
 800efba:	4b07      	ldr	r3, [pc, #28]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efbc:	2207      	movs	r2, #7
 800efbe:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.BaudRatePrescaler = BNRG_SPI_BAUDRATEPRESCALER;
 800efc0:	4b05      	ldr	r3, [pc, #20]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efc2:	2218      	movs	r2, #24
 800efc4:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.CRCCalculation = BNRG_SPI_CRCCALCULATION;
 800efc6:	4b04      	ldr	r3, [pc, #16]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efc8:	2200      	movs	r2, #0
 800efca:	629a      	str	r2, [r3, #40]	; 0x28
  
  HAL_SPI_Init(&SpiHandle);
 800efcc:	4802      	ldr	r0, [pc, #8]	; (800efd8 <BNRG_SPI_Init+0x5c>)
 800efce:	f009 fda9 	bl	8018b24 <HAL_SPI_Init>
}
 800efd2:	bf00      	nop
 800efd4:	bd80      	pop	{r7, pc}
 800efd6:	bf00      	nop
 800efd8:	20001924 	.word	0x20001924
 800efdc:	40013000 	.word	0x40013000

0800efe0 <BlueNRG_RST>:
* @brief  Resets the BlueNRG.
* @param  None
* @retval None
*/
void BlueNRG_RST(void)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 800efe4:	2200      	movs	r2, #0
 800efe6:	2104      	movs	r1, #4
 800efe8:	4807      	ldr	r0, [pc, #28]	; (800f008 <BlueNRG_RST+0x28>)
 800efea:	f006 f8f3 	bl	80151d4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800efee:	2005      	movs	r0, #5
 800eff0:	f005 f9ec 	bl	80143cc <HAL_Delay>
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 800eff4:	2201      	movs	r2, #1
 800eff6:	2104      	movs	r1, #4
 800eff8:	4803      	ldr	r0, [pc, #12]	; (800f008 <BlueNRG_RST+0x28>)
 800effa:	f006 f8eb 	bl	80151d4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800effe:	2005      	movs	r0, #5
 800f000:	f005 f9e4 	bl	80143cc <HAL_Delay>
}
 800f004:	bf00      	nop
 800f006:	bd80      	pop	{r7, pc}
 800f008:	40020400 	.word	0x40020400

0800f00c <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800f00c:	b580      	push	{r7, lr}
 800f00e:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 800f010:	2110      	movs	r1, #16
 800f012:	4805      	ldr	r0, [pc, #20]	; (800f028 <BlueNRG_DataPresent+0x1c>)
 800f014:	f006 f8c6 	bl	80151a4 <HAL_GPIO_ReadPin>
 800f018:	4603      	mov	r3, r0
 800f01a:	2b01      	cmp	r3, #1
 800f01c:	d101      	bne.n	800f022 <BlueNRG_DataPresent+0x16>
    return 1;
 800f01e:	2301      	movs	r3, #1
 800f020:	e000      	b.n	800f024 <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 800f022:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 800f024:	4618      	mov	r0, r3
 800f026:	bd80      	pop	{r7, pc}
 800f028:	40020000 	.word	0x40020000

0800f02c <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b08c      	sub	sp, #48	; 0x30
 800f030:	af02      	add	r7, sp, #8
 800f032:	60f8      	str	r0, [r7, #12]
 800f034:	60b9      	str	r1, [r7, #8]
 800f036:	4613      	mov	r3, r2
 800f038:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800f03a:	2300      	movs	r3, #0
 800f03c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t char_ff = 0xff;
 800f040:	23ff      	movs	r3, #255	; 0xff
 800f042:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800f046:	4a33      	ldr	r2, [pc, #204]	; (800f114 <BlueNRG_SPI_Read_All+0xe8>)
 800f048:	f107 031c 	add.w	r3, r7, #28
 800f04c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f050:	6018      	str	r0, [r3, #0]
 800f052:	3304      	adds	r3, #4
 800f054:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800f056:	2200      	movs	r2, #0
 800f058:	2101      	movs	r1, #1
 800f05a:	482f      	ldr	r0, [pc, #188]	; (800f118 <BlueNRG_SPI_Read_All+0xec>)
 800f05c:	f006 f8ba 	bl	80151d4 <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800f060:	f107 0214 	add.w	r2, r7, #20
 800f064:	f107 011c 	add.w	r1, r7, #28
 800f068:	230f      	movs	r3, #15
 800f06a:	9300      	str	r3, [sp, #0]
 800f06c:	2305      	movs	r3, #5
 800f06e:	68f8      	ldr	r0, [r7, #12]
 800f070:	f009 fdbc 	bl	8018bec <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800f074:	7d3b      	ldrb	r3, [r7, #20]
 800f076:	2b02      	cmp	r3, #2
 800f078:	d136      	bne.n	800f0e8 <BlueNRG_SPI_Read_All+0xbc>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 800f07a:	7e3b      	ldrb	r3, [r7, #24]
 800f07c:	021b      	lsls	r3, r3, #8
 800f07e:	b21a      	sxth	r2, r3
 800f080:	7dfb      	ldrb	r3, [r7, #23]
 800f082:	b21b      	sxth	r3, r3
 800f084:	4313      	orrs	r3, r2
 800f086:	b21b      	sxth	r3, r3
 800f088:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (byte_count > 0) {
 800f08a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d02b      	beq.n	800f0e8 <BlueNRG_SPI_Read_All+0xbc>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 800f090:	79fb      	ldrb	r3, [r7, #7]
 800f092:	b29b      	uxth	r3, r3
 800f094:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800f096:	429a      	cmp	r2, r3
 800f098:	d901      	bls.n	800f09e <BlueNRG_SPI_Read_All+0x72>
        byte_count = buff_size;
 800f09a:	79fb      	ldrb	r3, [r7, #7]
 800f09c:	84fb      	strh	r3, [r7, #38]	; 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 800f09e:	2300      	movs	r3, #0
 800f0a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800f0a4:	e01a      	b.n	800f0dc <BlueNRG_SPI_Read_All+0xb0>
  __ASM volatile ("cpsid i" : : : "memory");
 800f0a6:	b672      	cpsid	i
}
 800f0a8:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 800f0aa:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800f0ae:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800f0b2:	230f      	movs	r3, #15
 800f0b4:	9300      	str	r3, [sp, #0]
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	68f8      	ldr	r0, [r7, #12]
 800f0ba:	f009 fd97 	bl	8018bec <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800f0be:	b662      	cpsie	i
}
 800f0c0:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 800f0c2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800f0c6:	68ba      	ldr	r2, [r7, #8]
 800f0c8:	4413      	add	r3, r2
 800f0ca:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800f0ce:	b2d2      	uxtb	r2, r2
 800f0d0:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 800f0d2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800f0dc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800f0e0:	b29b      	uxth	r3, r3
 800f0e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d8de      	bhi.n	800f0a6 <BlueNRG_SPI_Read_All+0x7a>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800f0e8:	2201      	movs	r2, #1
 800f0ea:	2101      	movs	r1, #1
 800f0ec:	480a      	ldr	r0, [pc, #40]	; (800f118 <BlueNRG_SPI_Read_All+0xec>)
 800f0ee:	f006 f871 	bl	80151d4 <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	613b      	str	r3, [r7, #16]
 800f0f6:	e004      	b.n	800f102 <BlueNRG_SPI_Read_All+0xd6>
  __ASM volatile ("nop");
 800f0f8:	bf00      	nop
}
 800f0fa:	bf00      	nop
 800f0fc:	693b      	ldr	r3, [r7, #16]
 800f0fe:	3301      	adds	r3, #1
 800f100:	613b      	str	r3, [r7, #16]
 800f102:	693b      	ldr	r3, [r7, #16]
 800f104:	2b01      	cmp	r3, #1
 800f106:	ddf7      	ble.n	800f0f8 <BlueNRG_SPI_Read_All+0xcc>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 800f108:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3728      	adds	r7, #40	; 0x28
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}
 800f114:	0801f9b0 	.word	0x0801f9b0
 800f118:	40020400 	.word	0x40020400

0800f11c <BlueNRG_SPI_Write>:
* @param  Nb_bytes2: Size of second data buffer to be written
* @retval Number of read bytes
*/
int32_t BlueNRG_SPI_Write(SPI_HandleTypeDef *hspi, uint8_t* data1,
                          uint8_t* data2, uint8_t Nb_bytes1, uint8_t Nb_bytes2)
{  
 800f11c:	b590      	push	{r4, r7, lr}
 800f11e:	b0cd      	sub	sp, #308	; 0x134
 800f120:	af02      	add	r7, sp, #8
 800f122:	f107 040c 	add.w	r4, r7, #12
 800f126:	6020      	str	r0, [r4, #0]
 800f128:	f107 0008 	add.w	r0, r7, #8
 800f12c:	6001      	str	r1, [r0, #0]
 800f12e:	1d39      	adds	r1, r7, #4
 800f130:	600a      	str	r2, [r1, #0]
 800f132:	461a      	mov	r2, r3
 800f134:	1cfb      	adds	r3, r7, #3
 800f136:	701a      	strb	r2, [r3, #0]
  int32_t result = 0;
 800f138:	2300      	movs	r3, #0
 800f13a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  
  int32_t spi_fix_enabled = 0;
 800f13e:	2300      	movs	r3, #0
 800f140:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  
#ifdef ENABLE_SPI_FIX
  spi_fix_enabled = 1;
#endif //ENABLE_SPI_FIX
  
  unsigned char header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800f144:	4a43      	ldr	r2, [pc, #268]	; (800f254 <BlueNRG_SPI_Write+0x138>)
 800f146:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800f14a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f14e:	6018      	str	r0, [r3, #0]
 800f150:	3304      	adds	r3, #4
 800f152:	7019      	strb	r1, [r3, #0]
  unsigned char header_slave[HEADER_SIZE]  = {0xaa, 0x00, 0x00, 0x00, 0x00};
 800f154:	4a40      	ldr	r2, [pc, #256]	; (800f258 <BlueNRG_SPI_Write+0x13c>)
 800f156:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800f15a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f15e:	6018      	str	r0, [r3, #0]
 800f160:	3304      	adds	r3, #4
 800f162:	7019      	strb	r1, [r3, #0]
  
  unsigned char read_char_buf[MAX_BUFFER_SIZE];
  
  Disable_SPI_IRQ(); 
 800f164:	f000 f8d7 	bl	800f316 <Disable_SPI_IRQ>
  If the SPI_FIX is enabled the IRQ is set in Output mode, then it is pulled
  high and, after a delay of at least 112us, the CS line is asserted and the
  header transmit/receive operations are started.
  After these transmit/receive operations the IRQ is reset in input mode.
  */
  if (spi_fix_enabled) {
 800f168:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d003      	beq.n	800f178 <BlueNRG_SPI_Write+0x5c>
    set_irq_as_output();
 800f170:	f000 f876 	bl	800f260 <set_irq_as_output>
    
    /* Assert CS line after at least 112us */
    us150Delay();
 800f174:	f000 f8b2 	bl	800f2dc <us150Delay>
  }
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800f178:	2200      	movs	r2, #0
 800f17a:	2101      	movs	r1, #1
 800f17c:	4837      	ldr	r0, [pc, #220]	; (800f25c <BlueNRG_SPI_Write+0x140>)
 800f17e:	f006 f829 	bl	80151d4 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 800f182:	b672      	cpsid	i
}
 800f184:	bf00      	nop
  
  /* Exchange header */  
  __disable_irq();
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800f186:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800f18a:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800f18e:	f107 000c 	add.w	r0, r7, #12
 800f192:	230f      	movs	r3, #15
 800f194:	9300      	str	r3, [sp, #0]
 800f196:	2305      	movs	r3, #5
 800f198:	6800      	ldr	r0, [r0, #0]
 800f19a:	f009 fd27 	bl	8018bec <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800f19e:	b662      	cpsie	i
}
 800f1a0:	bf00      	nop
  __enable_irq();
  
  if (spi_fix_enabled) {
 800f1a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d001      	beq.n	800f1ae <BlueNRG_SPI_Write+0x92>
    set_irq_as_input();
 800f1aa:	f000 f875 	bl	800f298 <set_irq_as_input>
  }
  
  if (header_slave[0] == 0x02) {
 800f1ae:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 800f1b2:	2b02      	cmp	r3, #2
 800f1b4:	d13b      	bne.n	800f22e <BlueNRG_SPI_Write+0x112>
    /* SPI is ready */
    if (header_slave[1] >= (Nb_bytes1+Nb_bytes2)) {
 800f1b6:	f897 3111 	ldrb.w	r3, [r7, #273]	; 0x111
 800f1ba:	4619      	mov	r1, r3
 800f1bc:	1cfb      	adds	r3, r7, #3
 800f1be:	781a      	ldrb	r2, [r3, #0]
 800f1c0:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800f1c4:	4413      	add	r3, r2
 800f1c6:	4299      	cmp	r1, r3
 800f1c8:	db2c      	blt.n	800f224 <BlueNRG_SPI_Write+0x108>
      
      /*  Buffer is big enough */
      if (Nb_bytes1 > 0) {
 800f1ca:	1cfb      	adds	r3, r7, #3
 800f1cc:	781b      	ldrb	r3, [r3, #0]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d012      	beq.n	800f1f8 <BlueNRG_SPI_Write+0xdc>
  __ASM volatile ("cpsid i" : : : "memory");
 800f1d2:	b672      	cpsid	i
}
 800f1d4:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data1, read_char_buf, Nb_bytes1, TIMEOUT_DURATION);
 800f1d6:	1cfb      	adds	r3, r7, #3
 800f1d8:	781b      	ldrb	r3, [r3, #0]
 800f1da:	b29b      	uxth	r3, r3
 800f1dc:	f107 0210 	add.w	r2, r7, #16
 800f1e0:	f107 0108 	add.w	r1, r7, #8
 800f1e4:	f107 000c 	add.w	r0, r7, #12
 800f1e8:	240f      	movs	r4, #15
 800f1ea:	9400      	str	r4, [sp, #0]
 800f1ec:	6809      	ldr	r1, [r1, #0]
 800f1ee:	6800      	ldr	r0, [r0, #0]
 800f1f0:	f009 fcfc 	bl	8018bec <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800f1f4:	b662      	cpsie	i
}
 800f1f6:	bf00      	nop
        __enable_irq();
        
      }
      if (Nb_bytes2 > 0) {
 800f1f8:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d01a      	beq.n	800f236 <BlueNRG_SPI_Write+0x11a>
  __ASM volatile ("cpsid i" : : : "memory");
 800f200:	b672      	cpsid	i
}
 800f202:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, data2, read_char_buf, Nb_bytes2, TIMEOUT_DURATION);
 800f204:	f897 3138 	ldrb.w	r3, [r7, #312]	; 0x138
 800f208:	b29b      	uxth	r3, r3
 800f20a:	f107 0210 	add.w	r2, r7, #16
 800f20e:	1d39      	adds	r1, r7, #4
 800f210:	f107 000c 	add.w	r0, r7, #12
 800f214:	240f      	movs	r4, #15
 800f216:	9400      	str	r4, [sp, #0]
 800f218:	6809      	ldr	r1, [r1, #0]
 800f21a:	6800      	ldr	r0, [r0, #0]
 800f21c:	f009 fce6 	bl	8018bec <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800f220:	b662      	cpsie	i
}
 800f222:	e008      	b.n	800f236 <BlueNRG_SPI_Write+0x11a>
        
      }
      
    } else {
      /* Buffer is too small */
      result = -2;
 800f224:	f06f 0301 	mvn.w	r3, #1
 800f228:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800f22c:	e003      	b.n	800f236 <BlueNRG_SPI_Write+0x11a>
    }
  } else {
    /* SPI is not ready */
    result = -1;
 800f22e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f232:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  }
  
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800f236:	2201      	movs	r2, #1
 800f238:	2101      	movs	r1, #1
 800f23a:	4808      	ldr	r0, [pc, #32]	; (800f25c <BlueNRG_SPI_Write+0x140>)
 800f23c:	f005 ffca 	bl	80151d4 <HAL_GPIO_WritePin>
  
  
  Enable_SPI_IRQ();
 800f240:	f000 f862 	bl	800f308 <Enable_SPI_IRQ>
  
  return result;
 800f244:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
}
 800f248:	4618      	mov	r0, r3
 800f24a:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 800f24e:	46bd      	mov	sp, r7
 800f250:	bd90      	pop	{r4, r7, pc}
 800f252:	bf00      	nop
 800f254:	0801f9b8 	.word	0x0801f9b8
 800f258:	0801f9c0 	.word	0x0801f9c0
 800f25c:	40020400 	.word	0x40020400

0800f260 <set_irq_as_output>:
* @brief  Set in Output mode the IRQ.
* @param  None
* @retval None
*/
void set_irq_as_output(void)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b086      	sub	sp, #24
 800f264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Pull IRQ high */
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800f266:	2310      	movs	r3, #16
 800f268:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800f26a:	2301      	movs	r3, #1
 800f26c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800f26e:	2303      	movs	r3, #3
 800f270:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800f272:	2300      	movs	r3, #0
 800f274:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800f276:	1d3b      	adds	r3, r7, #4
 800f278:	4619      	mov	r1, r3
 800f27a:	4806      	ldr	r0, [pc, #24]	; (800f294 <set_irq_as_output+0x34>)
 800f27c:	f005 fe0e 	bl	8014e9c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 800f280:	2201      	movs	r2, #1
 800f282:	2110      	movs	r1, #16
 800f284:	4803      	ldr	r0, [pc, #12]	; (800f294 <set_irq_as_output+0x34>)
 800f286:	f005 ffa5 	bl	80151d4 <HAL_GPIO_WritePin>
}
 800f28a:	bf00      	nop
 800f28c:	3718      	adds	r7, #24
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop
 800f294:	40020000 	.word	0x40020000

0800f298 <set_irq_as_input>:
* @brief  Set the IRQ in input mode.
* @param  None
* @retval None
*/
void set_irq_as_input(void)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b086      	sub	sp, #24
 800f29c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* IRQ input */  
  GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 800f29e:	2310      	movs	r3, #16
 800f2a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 800f2a2:	4b0c      	ldr	r3, [pc, #48]	; (800f2d4 <set_irq_as_input+0x3c>)
 800f2a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800f2a6:	2302      	movs	r3, #2
 800f2a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 800f2aa:	2303      	movs	r3, #3
 800f2ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;    
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800f2b2:	1d3b      	adds	r3, r7, #4
 800f2b4:	4619      	mov	r1, r3
 800f2b6:	4808      	ldr	r0, [pc, #32]	; (800f2d8 <set_irq_as_input+0x40>)
 800f2b8:	f005 fdf0 	bl	8014e9c <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 800f2bc:	2300      	movs	r3, #0
 800f2be:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 800f2c0:	1d3b      	adds	r3, r7, #4
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	4804      	ldr	r0, [pc, #16]	; (800f2d8 <set_irq_as_input+0x40>)
 800f2c6:	f005 fde9 	bl	8014e9c <HAL_GPIO_Init>
}
 800f2ca:	bf00      	nop
 800f2cc:	3718      	adds	r7, #24
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
 800f2d2:	bf00      	nop
 800f2d4:	10110000 	.word	0x10110000
 800f2d8:	40020000 	.word	0x40020000

0800f2dc <us150Delay>:
* @param  None
* @retval None
* NOTE: TODO: implement with clock-independent function.
*/
static void us150Delay(void)
{
 800f2dc:	b480      	push	{r7}
 800f2de:	b083      	sub	sp, #12
 800f2e0:	af00      	add	r7, sp, #0
#if SYSCLK_FREQ == 4000000
  for(volatile int i = 0; i < 35; i++)__NOP();
#elif SYSCLK_FREQ == 32000000
  for(volatile int i = 0; i < 420; i++)__NOP();
#elif SYSCLK_FREQ == 80000000
  for(volatile int i = 0; i < 1072; i++)__NOP();
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	607b      	str	r3, [r7, #4]
 800f2e6:	e004      	b.n	800f2f2 <us150Delay+0x16>
  __ASM volatile ("nop");
 800f2e8:	bf00      	nop
}
 800f2ea:	bf00      	nop
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	3301      	adds	r3, #1
 800f2f0:	607b      	str	r3, [r7, #4]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800f2f8:	dbf6      	blt.n	800f2e8 <us150Delay+0xc>
#elif SYSCLK_FREQ == 168000000
  for(volatile int i = 0; i < 2250; i++)__NOP();
#else
#error Implement delay function.
#endif    
}
 800f2fa:	bf00      	nop
 800f2fc:	bf00      	nop
 800f2fe:	370c      	adds	r7, #12
 800f300:	46bd      	mov	sp, r7
 800f302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f306:	4770      	bx	lr

0800f308 <Enable_SPI_IRQ>:
* @brief  Enable SPI IRQ.
* @param  None
* @retval None
*/
void Enable_SPI_IRQ(void)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);  
 800f30c:	200a      	movs	r0, #10
 800f30e:	f005 fd58 	bl	8014dc2 <HAL_NVIC_EnableIRQ>
}
 800f312:	bf00      	nop
 800f314:	bd80      	pop	{r7, pc}

0800f316 <Disable_SPI_IRQ>:
* @brief  Disable SPI IRQ.
* @param  None
* @retval None
*/
void Disable_SPI_IRQ(void)
{ 
 800f316:	b580      	push	{r7, lr}
 800f318:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800f31a:	200a      	movs	r0, #10
 800f31c:	f005 fd5f 	bl	8014dde <HAL_NVIC_DisableIRQ>
}
 800f320:	bf00      	nop
 800f322:	bd80      	pop	{r7, pc}

0800f324 <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 800f324:	b480      	push	{r7}
 800f326:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 800f328:	4b03      	ldr	r3, [pc, #12]	; (800f338 <Clear_SPI_EXTI_Flag+0x14>)
 800f32a:	2210      	movs	r2, #16
 800f32c:	615a      	str	r2, [r3, #20]
}
 800f32e:	bf00      	nop
 800f330:	46bd      	mov	sp, r7
 800f332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f336:	4770      	bx	lr
 800f338:	40013c00 	.word	0x40013c00

0800f33c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b084      	sub	sp, #16
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
 800f344:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f346:	2300      	movs	r3, #0
 800f348:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800f34a:	6839      	ldr	r1, [r7, #0]
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f001 fca4 	bl	8010c9a <VL53L0X_get_offset_calibration_data_micro_meter>
 800f352:	4603      	mov	r3, r0
 800f354:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800f356:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f35a:	4618      	mov	r0, r3
 800f35c:	3710      	adds	r7, #16
 800f35e:	46bd      	mov	sp, r7
 800f360:	bd80      	pop	{r7, pc}
	...

0800f364 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800f364:	b5b0      	push	{r4, r5, r7, lr}
 800f366:	b096      	sub	sp, #88	; 0x58
 800f368:	af00      	add	r7, sp, #0
 800f36a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f36c:	2300      	movs	r3, #0
 800f36e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800f372:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f376:	2b00      	cmp	r3, #0
 800f378:	d107      	bne.n	800f38a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800f37a:	2200      	movs	r2, #0
 800f37c:	2188      	movs	r1, #136	; 0x88
 800f37e:	6878      	ldr	r0, [r7, #4]
 800f380:	f004 fe9c 	bl	80140bc <VL53L0X_WrByte>
 800f384:	4603      	mov	r3, r0
 800f386:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2200      	movs	r2, #0
 800f38e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f398:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800f3a2:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	4a9e      	ldr	r2, [pc, #632]	; (800f624 <VL53L0X_DataInit+0x2c0>)
 800f3aa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	4a9d      	ldr	r2, [pc, #628]	; (800f628 <VL53L0X_DataInit+0x2c4>)
 800f3b2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f3bc:	f107 0310 	add.w	r3, r7, #16
 800f3c0:	4619      	mov	r1, r3
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 fab4 	bl	800f930 <VL53L0X_GetDeviceParameters>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800f3ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d112      	bne.n	800f3fc <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f103 0410 	add.w	r4, r3, #16
 800f3e4:	f107 0510 	add.w	r5, r7, #16
 800f3e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f3ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f3ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f3ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f3f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f3f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f3f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f3f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2264      	movs	r2, #100	; 0x64
 800f400:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f44f 7261 	mov.w	r2, #900	; 0x384
 800f40a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800f414:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f41e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2201      	movs	r2, #1
 800f426:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800f42a:	2201      	movs	r2, #1
 800f42c:	2180      	movs	r1, #128	; 0x80
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f004 fe44 	bl	80140bc <VL53L0X_WrByte>
 800f434:	4603      	mov	r3, r0
 800f436:	461a      	mov	r2, r3
 800f438:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f43c:	4313      	orrs	r3, r2
 800f43e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f442:	2201      	movs	r2, #1
 800f444:	21ff      	movs	r1, #255	; 0xff
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f004 fe38 	bl	80140bc <VL53L0X_WrByte>
 800f44c:	4603      	mov	r3, r0
 800f44e:	461a      	mov	r2, r3
 800f450:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f454:	4313      	orrs	r3, r2
 800f456:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800f45a:	2200      	movs	r2, #0
 800f45c:	2100      	movs	r1, #0
 800f45e:	6878      	ldr	r0, [r7, #4]
 800f460:	f004 fe2c 	bl	80140bc <VL53L0X_WrByte>
 800f464:	4603      	mov	r3, r0
 800f466:	461a      	mov	r2, r3
 800f468:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f46c:	4313      	orrs	r3, r2
 800f46e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800f472:	f107 030f 	add.w	r3, r7, #15
 800f476:	461a      	mov	r2, r3
 800f478:	2191      	movs	r1, #145	; 0x91
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f004 fea0 	bl	80141c0 <VL53L0X_RdByte>
 800f480:	4603      	mov	r3, r0
 800f482:	461a      	mov	r2, r3
 800f484:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f488:	4313      	orrs	r3, r2
 800f48a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800f48e:	7bfa      	ldrb	r2, [r7, #15]
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800f496:	2201      	movs	r2, #1
 800f498:	2100      	movs	r1, #0
 800f49a:	6878      	ldr	r0, [r7, #4]
 800f49c:	f004 fe0e 	bl	80140bc <VL53L0X_WrByte>
 800f4a0:	4603      	mov	r3, r0
 800f4a2:	461a      	mov	r2, r3
 800f4a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	21ff      	movs	r1, #255	; 0xff
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f004 fe02 	bl	80140bc <VL53L0X_WrByte>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	461a      	mov	r2, r3
 800f4bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f4c0:	4313      	orrs	r3, r2
 800f4c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	2180      	movs	r1, #128	; 0x80
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f004 fdf6 	bl	80140bc <VL53L0X_WrByte>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f4d8:	4313      	orrs	r3, r2
 800f4da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f4de:	2300      	movs	r3, #0
 800f4e0:	653b      	str	r3, [r7, #80]	; 0x50
 800f4e2:	e014      	b.n	800f50e <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800f4e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d114      	bne.n	800f516 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800f4ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f4ee:	b29b      	uxth	r3, r3
 800f4f0:	2201      	movs	r2, #1
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f000 fd27 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	461a      	mov	r2, r3
 800f4fe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f502:	4313      	orrs	r3, r2
 800f504:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f508:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f50a:	3301      	adds	r3, #1
 800f50c:	653b      	str	r3, [r7, #80]	; 0x50
 800f50e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f510:	2b05      	cmp	r3, #5
 800f512:	dde7      	ble.n	800f4e4 <VL53L0X_DataInit+0x180>
 800f514:	e000      	b.n	800f518 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800f516:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800f518:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d107      	bne.n	800f530 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800f520:	2200      	movs	r2, #0
 800f522:	2102      	movs	r1, #2
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 fd0f 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 800f52a:	4603      	mov	r3, r0
 800f52c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800f530:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f534:	2b00      	cmp	r3, #0
 800f536:	d107      	bne.n	800f548 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800f538:	2200      	movs	r2, #0
 800f53a:	2103      	movs	r1, #3
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fd03 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 800f542:	4603      	mov	r3, r0
 800f544:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800f548:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d107      	bne.n	800f560 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800f550:	2200      	movs	r2, #0
 800f552:	2104      	movs	r1, #4
 800f554:	6878      	ldr	r0, [r7, #4]
 800f556:	f000 fcf7 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 800f55a:	4603      	mov	r3, r0
 800f55c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800f560:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f564:	2b00      	cmp	r3, #0
 800f566:	d107      	bne.n	800f578 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800f568:	2200      	movs	r2, #0
 800f56a:	2105      	movs	r1, #5
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 fceb 	bl	800ff48 <VL53L0X_SetLimitCheckEnable>
 800f572:	4603      	mov	r3, r0
 800f574:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800f578:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d108      	bne.n	800f592 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800f580:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800f584:	2100      	movs	r1, #0
 800f586:	6878      	ldr	r0, [r7, #4]
 800f588:	f000 fd8e 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 800f58c:	4603      	mov	r3, r0
 800f58e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800f592:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f596:	2b00      	cmp	r3, #0
 800f598:	d108      	bne.n	800f5ac <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800f59a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800f59e:	2101      	movs	r1, #1
 800f5a0:	6878      	ldr	r0, [r7, #4]
 800f5a2:	f000 fd81 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f5ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d108      	bne.n	800f5c6 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800f5b4:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800f5b8:	2102      	movs	r1, #2
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f000 fd74 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f5c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d107      	bne.n	800f5de <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	2103      	movs	r1, #3
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 fd68 	bl	80100a8 <VL53L0X_SetLimitCheckValue>
 800f5d8:	4603      	mov	r3, r0
 800f5da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f5de:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d10f      	bne.n	800f606 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	22ff      	movs	r2, #255	; 0xff
 800f5ea:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800f5ee:	22ff      	movs	r2, #255	; 0xff
 800f5f0:	2101      	movs	r1, #1
 800f5f2:	6878      	ldr	r0, [r7, #4]
 800f5f4:	f004 fd62 	bl	80140bc <VL53L0X_WrByte>
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2201      	movs	r2, #1
 800f602:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800f606:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d103      	bne.n	800f616 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2200      	movs	r2, #0
 800f612:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800f616:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800f61a:	4618      	mov	r0, r3
 800f61c:	3758      	adds	r7, #88	; 0x58
 800f61e:	46bd      	mov	sp, r7
 800f620:	bdb0      	pop	{r4, r5, r7, pc}
 800f622:	bf00      	nop
 800f624:	00016b85 	.word	0x00016b85
 800f628:	000970a4 	.word	0x000970a4

0800f62c <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800f62c:	b5b0      	push	{r4, r5, r7, lr}
 800f62e:	b09e      	sub	sp, #120	; 0x78
 800f630:	af02      	add	r7, sp, #8
 800f632:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f634:	2300      	movs	r3, #0
 800f636:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800f63a:	f107 031c 	add.w	r3, r7, #28
 800f63e:	2240      	movs	r2, #64	; 0x40
 800f640:	2100      	movs	r1, #0
 800f642:	4618      	mov	r0, r3
 800f644:	f00e fc10 	bl	801de68 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800f648:	2300      	movs	r3, #0
 800f64a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800f64c:	2300      	movs	r3, #0
 800f64e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800f650:	2300      	movs	r3, #0
 800f652:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800f656:	2300      	movs	r3, #0
 800f658:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 800f65a:	2300      	movs	r3, #0
 800f65c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800f65e:	2300      	movs	r3, #0
 800f660:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800f662:	2300      	movs	r3, #0
 800f664:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800f668:	2101      	movs	r1, #1
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f002 fa6b 	bl	8011b46 <VL53L0X_get_info_from_device>
 800f670:	4603      	mov	r3, r0
 800f672:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 800f67c:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800f684:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800f688:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f68c:	2b01      	cmp	r3, #1
 800f68e:	d80d      	bhi.n	800f6ac <VL53L0X_StaticInit+0x80>
 800f690:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f694:	2b01      	cmp	r3, #1
 800f696:	d102      	bne.n	800f69e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800f698:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f69a:	2b20      	cmp	r3, #32
 800f69c:	d806      	bhi.n	800f6ac <VL53L0X_StaticInit+0x80>
 800f69e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d10e      	bne.n	800f6c4 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800f6a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f6a8:	2b0c      	cmp	r3, #12
 800f6aa:	d90b      	bls.n	800f6c4 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800f6ac:	f107 0218 	add.w	r2, r7, #24
 800f6b0:	f107 0314 	add.w	r3, r7, #20
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f001 fcea 	bl	8011090 <VL53L0X_perform_ref_spad_management>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800f6c2:	e009      	b.n	800f6d8 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800f6c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f6c8:	461a      	mov	r2, r3
 800f6ca:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f6cc:	6878      	ldr	r0, [r7, #4]
 800f6ce:	f001 feeb 	bl	80114a8 <VL53L0X_set_reference_spads>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800f6d8:	4b94      	ldr	r3, [pc, #592]	; (800f92c <VL53L0X_StaticInit+0x300>)
 800f6da:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800f6dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d10f      	bne.n	800f704 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800f6ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800f6ee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d104      	bne.n	800f700 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800f6fc:	66bb      	str	r3, [r7, #104]	; 0x68
 800f6fe:	e001      	b.n	800f704 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800f700:	4b8a      	ldr	r3, [pc, #552]	; (800f92c <VL53L0X_StaticInit+0x300>)
 800f702:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800f704:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d106      	bne.n	800f71a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800f70c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f70e:	6878      	ldr	r0, [r7, #4]
 800f710:	f003 fdbe 	bl	8013290 <VL53L0X_load_tuning_settings>
 800f714:	4603      	mov	r3, r0
 800f716:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800f71a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d10a      	bne.n	800f738 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800f722:	2300      	movs	r3, #0
 800f724:	9300      	str	r3, [sp, #0]
 800f726:	2304      	movs	r3, #4
 800f728:	2200      	movs	r2, #0
 800f72a:	2100      	movs	r1, #0
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	f001 f8e3 	bl	80108f8 <VL53L0X_SetGpioConfig>
 800f732:	4603      	mov	r3, r0
 800f734:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f738:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d121      	bne.n	800f784 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f740:	2201      	movs	r2, #1
 800f742:	21ff      	movs	r1, #255	; 0xff
 800f744:	6878      	ldr	r0, [r7, #4]
 800f746:	f004 fcb9 	bl	80140bc <VL53L0X_WrByte>
 800f74a:	4603      	mov	r3, r0
 800f74c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800f750:	f107 031a 	add.w	r3, r7, #26
 800f754:	461a      	mov	r2, r3
 800f756:	2184      	movs	r1, #132	; 0x84
 800f758:	6878      	ldr	r0, [r7, #4]
 800f75a:	f004 fd5b 	bl	8014214 <VL53L0X_RdWord>
 800f75e:	4603      	mov	r3, r0
 800f760:	461a      	mov	r2, r3
 800f762:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f766:	4313      	orrs	r3, r2
 800f768:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f76c:	2200      	movs	r2, #0
 800f76e:	21ff      	movs	r1, #255	; 0xff
 800f770:	6878      	ldr	r0, [r7, #4]
 800f772:	f004 fca3 	bl	80140bc <VL53L0X_WrByte>
 800f776:	4603      	mov	r3, r0
 800f778:	461a      	mov	r2, r3
 800f77a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f77e:	4313      	orrs	r3, r2
 800f780:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f784:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d105      	bne.n	800f798 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800f78c:	8b7b      	ldrh	r3, [r7, #26]
 800f78e:	011b      	lsls	r3, r3, #4
 800f790:	461a      	mov	r2, r3
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800f798:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d108      	bne.n	800f7b2 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f7a0:	f107 031c 	add.w	r3, r7, #28
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	6878      	ldr	r0, [r7, #4]
 800f7a8:	f000 f8c2 	bl	800f930 <VL53L0X_GetDeviceParameters>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800f7b2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d110      	bne.n	800f7dc <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800f7ba:	f107 0319 	add.w	r3, r7, #25
 800f7be:	4619      	mov	r1, r3
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 f984 	bl	800face <VL53L0X_GetFractionEnable>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800f7cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d103      	bne.n	800f7dc <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800f7d4:	7e7a      	ldrb	r2, [r7, #25]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800f7dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d10e      	bne.n	800f802 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f103 0410 	add.w	r4, r3, #16
 800f7ea:	f107 051c 	add.w	r5, r7, #28
 800f7ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f7f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f7f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f7f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f7f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f7f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f7fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f7fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800f802:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f806:	2b00      	cmp	r3, #0
 800f808:	d111      	bne.n	800f82e <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800f80a:	f107 0319 	add.w	r3, r7, #25
 800f80e:	461a      	mov	r2, r3
 800f810:	2101      	movs	r1, #1
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f004 fcd4 	bl	80141c0 <VL53L0X_RdByte>
 800f818:	4603      	mov	r3, r0
 800f81a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800f81e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f822:	2b00      	cmp	r3, #0
 800f824:	d103      	bne.n	800f82e <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800f826:	7e7a      	ldrb	r2, [r7, #25]
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800f82e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f832:	2b00      	cmp	r3, #0
 800f834:	d107      	bne.n	800f846 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800f836:	2200      	movs	r2, #0
 800f838:	2100      	movs	r1, #0
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f000 f9bc 	bl	800fbb8 <VL53L0X_SetSequenceStepEnable>
 800f840:	4603      	mov	r3, r0
 800f842:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800f846:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d107      	bne.n	800f85e <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800f84e:	2200      	movs	r2, #0
 800f850:	2102      	movs	r1, #2
 800f852:	6878      	ldr	r0, [r7, #4]
 800f854:	f000 f9b0 	bl	800fbb8 <VL53L0X_SetSequenceStepEnable>
 800f858:	4603      	mov	r3, r0
 800f85a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800f85e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f862:	2b00      	cmp	r3, #0
 800f864:	d103      	bne.n	800f86e <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	2203      	movs	r2, #3
 800f86a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800f86e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f872:	2b00      	cmp	r3, #0
 800f874:	d109      	bne.n	800f88a <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800f876:	f107 0313 	add.w	r3, r7, #19
 800f87a:	461a      	mov	r2, r3
 800f87c:	2100      	movs	r1, #0
 800f87e:	6878      	ldr	r0, [r7, #4]
 800f880:	f000 f982 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 800f884:	4603      	mov	r3, r0
 800f886:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f88a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d103      	bne.n	800f89a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f892:	7cfa      	ldrb	r2, [r7, #19]
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800f89a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d109      	bne.n	800f8b6 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800f8a2:	f107 0313 	add.w	r3, r7, #19
 800f8a6:	461a      	mov	r2, r3
 800f8a8:	2101      	movs	r1, #1
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 f96c 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f8b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d103      	bne.n	800f8c6 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f8be:	7cfa      	ldrb	r2, [r7, #19]
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800f8c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d109      	bne.n	800f8e2 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 800f8ce:	f107 030c 	add.w	r3, r7, #12
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	2103      	movs	r1, #3
 800f8d6:	6878      	ldr	r0, [r7, #4]
 800f8d8:	f002 feb6 	bl	8012648 <get_sequence_step_timeout>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f8e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d103      	bne.n	800f8f2 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f8ea:	68fa      	ldr	r2, [r7, #12]
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800f8f2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d109      	bne.n	800f90e <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 800f8fa:	f107 030c 	add.w	r3, r7, #12
 800f8fe:	461a      	mov	r2, r3
 800f900:	2104      	movs	r1, #4
 800f902:	6878      	ldr	r0, [r7, #4]
 800f904:	f002 fea0 	bl	8012648 <get_sequence_step_timeout>
 800f908:	4603      	mov	r3, r0
 800f90a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f90e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800f912:	2b00      	cmp	r3, #0
 800f914:	d103      	bne.n	800f91e <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f916:	68fa      	ldr	r2, [r7, #12]
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800f91e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800f922:	4618      	mov	r0, r3
 800f924:	3770      	adds	r7, #112	; 0x70
 800f926:	46bd      	mov	sp, r7
 800f928:	bdb0      	pop	{r4, r5, r7, pc}
 800f92a:	bf00      	nop
 800f92c:	20000434 	.word	0x20000434

0800f930 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b084      	sub	sp, #16
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
 800f938:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f93a:	2300      	movs	r3, #0
 800f93c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800f93e:	683b      	ldr	r3, [r7, #0]
 800f940:	4619      	mov	r1, r3
 800f942:	6878      	ldr	r0, [r7, #4]
 800f944:	f000 f8b0 	bl	800faa8 <VL53L0X_GetDeviceMode>
 800f948:	4603      	mov	r3, r0
 800f94a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800f94c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f950:	2b00      	cmp	r3, #0
 800f952:	d107      	bne.n	800f964 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	3308      	adds	r3, #8
 800f958:	4619      	mov	r1, r3
 800f95a:	6878      	ldr	r0, [r7, #4]
 800f95c:	f000 fa78 	bl	800fe50 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800f960:	4603      	mov	r3, r0
 800f962:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800f964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d102      	bne.n	800f972 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800f96c:	683b      	ldr	r3, [r7, #0]
 800f96e:	2200      	movs	r2, #0
 800f970:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800f972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d107      	bne.n	800f98a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800f97a:	683b      	ldr	r3, [r7, #0]
 800f97c:	3310      	adds	r3, #16
 800f97e:	4619      	mov	r1, r3
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 faae 	bl	800fee2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800f986:	4603      	mov	r3, r0
 800f988:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800f98a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d107      	bne.n	800f9a2 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	3314      	adds	r3, #20
 800f996:	4619      	mov	r1, r3
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f7ff fccf 	bl	800f33c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800f9a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d134      	bne.n	800fa14 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	60bb      	str	r3, [r7, #8]
 800f9ae:	e02a      	b.n	800fa06 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800f9b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d12a      	bne.n	800fa0e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800f9b8:	68bb      	ldr	r3, [r7, #8]
 800f9ba:	b299      	uxth	r1, r3
 800f9bc:	68bb      	ldr	r3, [r7, #8]
 800f9be:	3308      	adds	r3, #8
 800f9c0:	009b      	lsls	r3, r3, #2
 800f9c2:	683a      	ldr	r2, [r7, #0]
 800f9c4:	4413      	add	r3, r2
 800f9c6:	3304      	adds	r3, #4
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	6878      	ldr	r0, [r7, #4]
 800f9cc:	f000 fbce 	bl	801016c <VL53L0X_GetLimitCheckValue>
 800f9d0:	4603      	mov	r3, r0
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	7bfb      	ldrb	r3, [r7, #15]
 800f9d6:	4313      	orrs	r3, r2
 800f9d8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800f9da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d117      	bne.n	800fa12 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800f9e2:	68bb      	ldr	r3, [r7, #8]
 800f9e4:	b299      	uxth	r1, r3
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	3318      	adds	r3, #24
 800f9ea:	683a      	ldr	r2, [r7, #0]
 800f9ec:	4413      	add	r3, r2
 800f9ee:	461a      	mov	r2, r3
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 fb35 	bl	8010060 <VL53L0X_GetLimitCheckEnable>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	461a      	mov	r2, r3
 800f9fa:	7bfb      	ldrb	r3, [r7, #15]
 800f9fc:	4313      	orrs	r3, r2
 800f9fe:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	3301      	adds	r3, #1
 800fa04:	60bb      	str	r3, [r7, #8]
 800fa06:	68bb      	ldr	r3, [r7, #8]
 800fa08:	2b05      	cmp	r3, #5
 800fa0a:	ddd1      	ble.n	800f9b0 <VL53L0X_GetDeviceParameters+0x80>
 800fa0c:	e002      	b.n	800fa14 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800fa0e:	bf00      	nop
 800fa10:	e000      	b.n	800fa14 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800fa12:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800fa14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d107      	bne.n	800fa2c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	333c      	adds	r3, #60	; 0x3c
 800fa20:	4619      	mov	r1, r3
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f000 fc30 	bl	8010288 <VL53L0X_GetWrapAroundCheckEnable>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800fa2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d107      	bne.n	800fa44 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	3304      	adds	r3, #4
 800fa38:	4619      	mov	r1, r3
 800fa3a:	6878      	ldr	r0, [r7, #4]
 800fa3c:	f000 f879 	bl	800fb32 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800fa40:	4603      	mov	r3, r0
 800fa42:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800fa44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3710      	adds	r7, #16
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}

0800fa50 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800fa50:	b480      	push	{r7}
 800fa52:	b085      	sub	sp, #20
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
 800fa58:	460b      	mov	r3, r1
 800fa5a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800fa60:	78fb      	ldrb	r3, [r7, #3]
 800fa62:	2b15      	cmp	r3, #21
 800fa64:	bf8c      	ite	hi
 800fa66:	2201      	movhi	r2, #1
 800fa68:	2200      	movls	r2, #0
 800fa6a:	b2d2      	uxtb	r2, r2
 800fa6c:	2a00      	cmp	r2, #0
 800fa6e:	d10e      	bne.n	800fa8e <VL53L0X_SetDeviceMode+0x3e>
 800fa70:	2201      	movs	r2, #1
 800fa72:	409a      	lsls	r2, r3
 800fa74:	4b0b      	ldr	r3, [pc, #44]	; (800faa4 <VL53L0X_SetDeviceMode+0x54>)
 800fa76:	4013      	ands	r3, r2
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	bf14      	ite	ne
 800fa7c:	2301      	movne	r3, #1
 800fa7e:	2300      	moveq	r3, #0
 800fa80:	b2db      	uxtb	r3, r3
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d003      	beq.n	800fa8e <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	78fa      	ldrb	r2, [r7, #3]
 800fa8a:	741a      	strb	r2, [r3, #16]
		break;
 800fa8c:	e001      	b.n	800fa92 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800fa8e:	23f8      	movs	r3, #248	; 0xf8
 800fa90:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800fa92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3714      	adds	r7, #20
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa0:	4770      	bx	lr
 800faa2:	bf00      	nop
 800faa4:	0030000b 	.word	0x0030000b

0800faa8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b085      	sub	sp, #20
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
 800fab0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fab2:	2300      	movs	r3, #0
 800fab4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	7c1a      	ldrb	r2, [r3, #16]
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800fabe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	3714      	adds	r7, #20
 800fac6:	46bd      	mov	sp, r7
 800fac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800facc:	4770      	bx	lr

0800face <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800face:	b580      	push	{r7, lr}
 800fad0:	b084      	sub	sp, #16
 800fad2:	af00      	add	r7, sp, #0
 800fad4:	6078      	str	r0, [r7, #4]
 800fad6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fad8:	2300      	movs	r3, #0
 800fada:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800fadc:	683a      	ldr	r2, [r7, #0]
 800fade:	2109      	movs	r1, #9
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f004 fb6d 	bl	80141c0 <VL53L0X_RdByte>
 800fae6:	4603      	mov	r3, r0
 800fae8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800faea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d106      	bne.n	800fb00 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	781b      	ldrb	r3, [r3, #0]
 800faf6:	f003 0301 	and.w	r3, r3, #1
 800fafa:	b2da      	uxtb	r2, r3
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800fb00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b084      	sub	sp, #16
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
 800fb14:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb16:	2300      	movs	r3, #0
 800fb18:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800fb1a:	6839      	ldr	r1, [r7, #0]
 800fb1c:	6878      	ldr	r0, [r7, #4]
 800fb1e:	f003 fa26 	bl	8012f6e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800fb22:	4603      	mov	r3, r0
 800fb24:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800fb26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	3710      	adds	r7, #16
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	bd80      	pop	{r7, pc}

0800fb32 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800fb32:	b580      	push	{r7, lr}
 800fb34:	b084      	sub	sp, #16
 800fb36:	af00      	add	r7, sp, #0
 800fb38:	6078      	str	r0, [r7, #4]
 800fb3a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800fb40:	6839      	ldr	r1, [r7, #0]
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f003 faf3 	bl	801312e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800fb4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb50:	4618      	mov	r0, r3
 800fb52:	3710      	adds	r7, #16
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	460b      	mov	r3, r1
 800fb62:	70fb      	strb	r3, [r7, #3]
 800fb64:	4613      	mov	r3, r2
 800fb66:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800fb6c:	78ba      	ldrb	r2, [r7, #2]
 800fb6e:	78fb      	ldrb	r3, [r7, #3]
 800fb70:	4619      	mov	r1, r3
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f002 ff3b 	bl	80129ee <VL53L0X_set_vcsel_pulse_period>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800fb7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	3710      	adds	r7, #16
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b086      	sub	sp, #24
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	60f8      	str	r0, [r7, #12]
 800fb90:	460b      	mov	r3, r1
 800fb92:	607a      	str	r2, [r7, #4]
 800fb94:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb96:	2300      	movs	r3, #0
 800fb98:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800fb9a:	7afb      	ldrb	r3, [r7, #11]
 800fb9c:	687a      	ldr	r2, [r7, #4]
 800fb9e:	4619      	mov	r1, r3
 800fba0:	68f8      	ldr	r0, [r7, #12]
 800fba2:	f003 f9ad 	bl	8012f00 <VL53L0X_get_vcsel_pulse_period>
 800fba6:	4603      	mov	r3, r0
 800fba8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800fbaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3718      	adds	r7, #24
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
	...

0800fbb8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b086      	sub	sp, #24
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
 800fbc0:	460b      	mov	r3, r1
 800fbc2:	70fb      	strb	r3, [r7, #3]
 800fbc4:	4613      	mov	r3, r2
 800fbc6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800fbcc:	2300      	movs	r3, #0
 800fbce:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800fbd4:	f107 030f 	add.w	r3, r7, #15
 800fbd8:	461a      	mov	r2, r3
 800fbda:	2101      	movs	r1, #1
 800fbdc:	6878      	ldr	r0, [r7, #4]
 800fbde:	f004 faef 	bl	80141c0 <VL53L0X_RdByte>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800fbe6:	7bfb      	ldrb	r3, [r7, #15]
 800fbe8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800fbea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d15a      	bne.n	800fca8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800fbf2:	78bb      	ldrb	r3, [r7, #2]
 800fbf4:	2b01      	cmp	r3, #1
 800fbf6:	d12b      	bne.n	800fc50 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800fbf8:	78fb      	ldrb	r3, [r7, #3]
 800fbfa:	2b04      	cmp	r3, #4
 800fbfc:	d825      	bhi.n	800fc4a <VL53L0X_SetSequenceStepEnable+0x92>
 800fbfe:	a201      	add	r2, pc, #4	; (adr r2, 800fc04 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800fc00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc04:	0800fc19 	.word	0x0800fc19
 800fc08:	0800fc23 	.word	0x0800fc23
 800fc0c:	0800fc2d 	.word	0x0800fc2d
 800fc10:	0800fc37 	.word	0x0800fc37
 800fc14:	0800fc41 	.word	0x0800fc41
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800fc18:	7dbb      	ldrb	r3, [r7, #22]
 800fc1a:	f043 0310 	orr.w	r3, r3, #16
 800fc1e:	75bb      	strb	r3, [r7, #22]
				break;
 800fc20:	e043      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800fc22:	7dbb      	ldrb	r3, [r7, #22]
 800fc24:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800fc28:	75bb      	strb	r3, [r7, #22]
				break;
 800fc2a:	e03e      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800fc2c:	7dbb      	ldrb	r3, [r7, #22]
 800fc2e:	f043 0304 	orr.w	r3, r3, #4
 800fc32:	75bb      	strb	r3, [r7, #22]
				break;
 800fc34:	e039      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800fc36:	7dbb      	ldrb	r3, [r7, #22]
 800fc38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc3c:	75bb      	strb	r3, [r7, #22]
				break;
 800fc3e:	e034      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800fc40:	7dbb      	ldrb	r3, [r7, #22]
 800fc42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fc46:	75bb      	strb	r3, [r7, #22]
				break;
 800fc48:	e02f      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fc4a:	23fc      	movs	r3, #252	; 0xfc
 800fc4c:	75fb      	strb	r3, [r7, #23]
 800fc4e:	e02c      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800fc50:	78fb      	ldrb	r3, [r7, #3]
 800fc52:	2b04      	cmp	r3, #4
 800fc54:	d825      	bhi.n	800fca2 <VL53L0X_SetSequenceStepEnable+0xea>
 800fc56:	a201      	add	r2, pc, #4	; (adr r2, 800fc5c <VL53L0X_SetSequenceStepEnable+0xa4>)
 800fc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc5c:	0800fc71 	.word	0x0800fc71
 800fc60:	0800fc7b 	.word	0x0800fc7b
 800fc64:	0800fc85 	.word	0x0800fc85
 800fc68:	0800fc8f 	.word	0x0800fc8f
 800fc6c:	0800fc99 	.word	0x0800fc99
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800fc70:	7dbb      	ldrb	r3, [r7, #22]
 800fc72:	f023 0310 	bic.w	r3, r3, #16
 800fc76:	75bb      	strb	r3, [r7, #22]
				break;
 800fc78:	e017      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800fc7a:	7dbb      	ldrb	r3, [r7, #22]
 800fc7c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800fc80:	75bb      	strb	r3, [r7, #22]
				break;
 800fc82:	e012      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800fc84:	7dbb      	ldrb	r3, [r7, #22]
 800fc86:	f023 0304 	bic.w	r3, r3, #4
 800fc8a:	75bb      	strb	r3, [r7, #22]
				break;
 800fc8c:	e00d      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800fc8e:	7dbb      	ldrb	r3, [r7, #22]
 800fc90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fc94:	75bb      	strb	r3, [r7, #22]
				break;
 800fc96:	e008      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800fc98:	7dbb      	ldrb	r3, [r7, #22]
 800fc9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc9e:	75bb      	strb	r3, [r7, #22]
				break;
 800fca0:	e003      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fca2:	23fc      	movs	r3, #252	; 0xfc
 800fca4:	75fb      	strb	r3, [r7, #23]
 800fca6:	e000      	b.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800fca8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800fcaa:	7bfb      	ldrb	r3, [r7, #15]
 800fcac:	7dba      	ldrb	r2, [r7, #22]
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d01e      	beq.n	800fcf0 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800fcb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d107      	bne.n	800fcca <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800fcba:	7dbb      	ldrb	r3, [r7, #22]
 800fcbc:	461a      	mov	r2, r3
 800fcbe:	2101      	movs	r1, #1
 800fcc0:	6878      	ldr	r0, [r7, #4]
 800fcc2:	f004 f9fb 	bl	80140bc <VL53L0X_WrByte>
 800fcc6:	4603      	mov	r3, r0
 800fcc8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800fcca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d103      	bne.n	800fcda <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	7dba      	ldrb	r2, [r7, #22]
 800fcd6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800fcda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d106      	bne.n	800fcf0 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	695b      	ldr	r3, [r3, #20]
 800fce6:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800fce8:	6939      	ldr	r1, [r7, #16]
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f7ff ff0e 	bl	800fb0c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800fcf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	3718      	adds	r7, #24
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800fcfc:	b480      	push	{r7}
 800fcfe:	b087      	sub	sp, #28
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	60f8      	str	r0, [r7, #12]
 800fd04:	607b      	str	r3, [r7, #4]
 800fd06:	460b      	mov	r3, r1
 800fd08:	72fb      	strb	r3, [r7, #11]
 800fd0a:	4613      	mov	r3, r2
 800fd0c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2200      	movs	r2, #0
 800fd16:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800fd18:	7afb      	ldrb	r3, [r7, #11]
 800fd1a:	2b04      	cmp	r3, #4
 800fd1c:	d836      	bhi.n	800fd8c <sequence_step_enabled+0x90>
 800fd1e:	a201      	add	r2, pc, #4	; (adr r2, 800fd24 <sequence_step_enabled+0x28>)
 800fd20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd24:	0800fd39 	.word	0x0800fd39
 800fd28:	0800fd4b 	.word	0x0800fd4b
 800fd2c:	0800fd5d 	.word	0x0800fd5d
 800fd30:	0800fd6f 	.word	0x0800fd6f
 800fd34:	0800fd81 	.word	0x0800fd81
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800fd38:	7abb      	ldrb	r3, [r7, #10]
 800fd3a:	111b      	asrs	r3, r3, #4
 800fd3c:	b2db      	uxtb	r3, r3
 800fd3e:	f003 0301 	and.w	r3, r3, #1
 800fd42:	b2da      	uxtb	r2, r3
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	701a      	strb	r2, [r3, #0]
		break;
 800fd48:	e022      	b.n	800fd90 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800fd4a:	7abb      	ldrb	r3, [r7, #10]
 800fd4c:	10db      	asrs	r3, r3, #3
 800fd4e:	b2db      	uxtb	r3, r3
 800fd50:	f003 0301 	and.w	r3, r3, #1
 800fd54:	b2da      	uxtb	r2, r3
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	701a      	strb	r2, [r3, #0]
		break;
 800fd5a:	e019      	b.n	800fd90 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800fd5c:	7abb      	ldrb	r3, [r7, #10]
 800fd5e:	109b      	asrs	r3, r3, #2
 800fd60:	b2db      	uxtb	r3, r3
 800fd62:	f003 0301 	and.w	r3, r3, #1
 800fd66:	b2da      	uxtb	r2, r3
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	701a      	strb	r2, [r3, #0]
		break;
 800fd6c:	e010      	b.n	800fd90 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800fd6e:	7abb      	ldrb	r3, [r7, #10]
 800fd70:	119b      	asrs	r3, r3, #6
 800fd72:	b2db      	uxtb	r3, r3
 800fd74:	f003 0301 	and.w	r3, r3, #1
 800fd78:	b2da      	uxtb	r2, r3
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	701a      	strb	r2, [r3, #0]
		break;
 800fd7e:	e007      	b.n	800fd90 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800fd80:	7abb      	ldrb	r3, [r7, #10]
 800fd82:	09db      	lsrs	r3, r3, #7
 800fd84:	b2da      	uxtb	r2, r3
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	701a      	strb	r2, [r3, #0]
		break;
 800fd8a:	e001      	b.n	800fd90 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fd8c:	23fc      	movs	r3, #252	; 0xfc
 800fd8e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800fd90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd94:	4618      	mov	r0, r3
 800fd96:	371c      	adds	r7, #28
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9e:	4770      	bx	lr

0800fda0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b084      	sub	sp, #16
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
 800fda8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800fdb2:	f107 030e 	add.w	r3, r7, #14
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	2101      	movs	r1, #1
 800fdba:	6878      	ldr	r0, [r7, #4]
 800fdbc:	f004 fa00 	bl	80141c0 <VL53L0X_RdByte>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800fdc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d107      	bne.n	800fddc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800fdcc:	7bba      	ldrb	r2, [r7, #14]
 800fdce:	683b      	ldr	r3, [r7, #0]
 800fdd0:	2100      	movs	r1, #0
 800fdd2:	6878      	ldr	r0, [r7, #4]
 800fdd4:	f7ff ff92 	bl	800fcfc <sequence_step_enabled>
 800fdd8:	4603      	mov	r3, r0
 800fdda:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800fddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d108      	bne.n	800fdf6 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800fde4:	7bba      	ldrb	r2, [r7, #14]
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	3302      	adds	r3, #2
 800fdea:	2101      	movs	r1, #1
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f7ff ff85 	bl	800fcfc <sequence_step_enabled>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800fdf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d108      	bne.n	800fe10 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800fdfe:	7bba      	ldrb	r2, [r7, #14]
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	3301      	adds	r3, #1
 800fe04:	2102      	movs	r1, #2
 800fe06:	6878      	ldr	r0, [r7, #4]
 800fe08:	f7ff ff78 	bl	800fcfc <sequence_step_enabled>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800fe10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d108      	bne.n	800fe2a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800fe18:	7bba      	ldrb	r2, [r7, #14]
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	3303      	adds	r3, #3
 800fe1e:	2103      	movs	r1, #3
 800fe20:	6878      	ldr	r0, [r7, #4]
 800fe22:	f7ff ff6b 	bl	800fcfc <sequence_step_enabled>
 800fe26:	4603      	mov	r3, r0
 800fe28:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800fe2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d108      	bne.n	800fe44 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800fe32:	7bba      	ldrb	r2, [r7, #14]
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	3304      	adds	r3, #4
 800fe38:	2104      	movs	r1, #4
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f7ff ff5e 	bl	800fcfc <sequence_step_enabled>
 800fe40:	4603      	mov	r3, r0
 800fe42:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800fe44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3710      	adds	r7, #16
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b084      	sub	sp, #16
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
 800fe58:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800fe5e:	f107 030c 	add.w	r3, r7, #12
 800fe62:	461a      	mov	r2, r3
 800fe64:	21f8      	movs	r1, #248	; 0xf8
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f004 f9d4 	bl	8014214 <VL53L0X_RdWord>
 800fe6c:	4603      	mov	r3, r0
 800fe6e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800fe70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d108      	bne.n	800fe8a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800fe78:	f107 0308 	add.w	r3, r7, #8
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	2104      	movs	r1, #4
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f004 f9ff 	bl	8014284 <VL53L0X_RdDWord>
 800fe86:	4603      	mov	r3, r0
 800fe88:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800fe8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d10c      	bne.n	800feac <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800fe92:	89bb      	ldrh	r3, [r7, #12]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d005      	beq.n	800fea4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800fe98:	68bb      	ldr	r3, [r7, #8]
 800fe9a:	89ba      	ldrh	r2, [r7, #12]
 800fe9c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	681a      	ldr	r2, [r3, #0]
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800feac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800feb0:	4618      	mov	r0, r3
 800feb2:	3710      	adds	r7, #16
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}

0800feb8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800feb8:	b480      	push	{r7}
 800feba:	b085      	sub	sp, #20
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
 800fec0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fec2:	2300      	movs	r3, #0
 800fec4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	7f1b      	ldrb	r3, [r3, #28]
 800feca:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	7bba      	ldrb	r2, [r7, #14]
 800fed0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800fed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fed6:	4618      	mov	r0, r3
 800fed8:	3714      	adds	r7, #20
 800feda:	46bd      	mov	sp, r7
 800fedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee0:	4770      	bx	lr

0800fee2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800fee2:	b580      	push	{r7, lr}
 800fee4:	b086      	sub	sp, #24
 800fee6:	af00      	add	r7, sp, #0
 800fee8:	6078      	str	r0, [r7, #4]
 800feea:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800feec:	2300      	movs	r3, #0
 800feee:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800fef0:	f107 030e 	add.w	r3, r7, #14
 800fef4:	461a      	mov	r2, r3
 800fef6:	2120      	movs	r1, #32
 800fef8:	6878      	ldr	r0, [r7, #4]
 800fefa:	f004 f98b 	bl	8014214 <VL53L0X_RdWord>
 800fefe:	4603      	mov	r3, r0
 800ff00:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800ff02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d118      	bne.n	800ff3c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800ff0a:	89fb      	ldrh	r3, [r7, #14]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d109      	bne.n	800ff24 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6a1b      	ldr	r3, [r3, #32]
 800ff14:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	693a      	ldr	r2, [r7, #16]
 800ff1a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	771a      	strb	r2, [r3, #28]
 800ff22:	e00b      	b.n	800ff3c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800ff24:	89fb      	ldrh	r3, [r7, #14]
 800ff26:	00db      	lsls	r3, r3, #3
 800ff28:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	693a      	ldr	r2, [r7, #16]
 800ff2e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	693a      	ldr	r2, [r7, #16]
 800ff34:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	2201      	movs	r2, #1
 800ff3a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ff3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff40:	4618      	mov	r0, r3
 800ff42:	3718      	adds	r7, #24
 800ff44:	46bd      	mov	sp, r7
 800ff46:	bd80      	pop	{r7, pc}

0800ff48 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b086      	sub	sp, #24
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
 800ff50:	460b      	mov	r3, r1
 800ff52:	807b      	strh	r3, [r7, #2]
 800ff54:	4613      	mov	r3, r2
 800ff56:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ff58:	2300      	movs	r3, #0
 800ff5a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800ff60:	2300      	movs	r3, #0
 800ff62:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800ff64:	2300      	movs	r3, #0
 800ff66:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ff68:	887b      	ldrh	r3, [r7, #2]
 800ff6a:	2b05      	cmp	r3, #5
 800ff6c:	d902      	bls.n	800ff74 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ff6e:	23fc      	movs	r3, #252	; 0xfc
 800ff70:	75fb      	strb	r3, [r7, #23]
 800ff72:	e05b      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800ff74:	787b      	ldrb	r3, [r7, #1]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d106      	bne.n	800ff88 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800ff82:	2301      	movs	r3, #1
 800ff84:	73bb      	strb	r3, [r7, #14]
 800ff86:	e00a      	b.n	800ff9e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ff88:	887b      	ldrh	r3, [r7, #2]
 800ff8a:	687a      	ldr	r2, [r7, #4]
 800ff8c:	330c      	adds	r3, #12
 800ff8e:	009b      	lsls	r3, r3, #2
 800ff90:	4413      	add	r3, r2
 800ff92:	685b      	ldr	r3, [r3, #4]
 800ff94:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800ff9a:	2301      	movs	r3, #1
 800ff9c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800ff9e:	887b      	ldrh	r3, [r7, #2]
 800ffa0:	2b05      	cmp	r3, #5
 800ffa2:	d841      	bhi.n	8010028 <VL53L0X_SetLimitCheckEnable+0xe0>
 800ffa4:	a201      	add	r2, pc, #4	; (adr r2, 800ffac <VL53L0X_SetLimitCheckEnable+0x64>)
 800ffa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffaa:	bf00      	nop
 800ffac:	0800ffc5 	.word	0x0800ffc5
 800ffb0:	0800ffcf 	.word	0x0800ffcf
 800ffb4:	0800ffe5 	.word	0x0800ffe5
 800ffb8:	0800ffef 	.word	0x0800ffef
 800ffbc:	0800fff9 	.word	0x0800fff9
 800ffc0:	08010011 	.word	0x08010011

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	7bfa      	ldrb	r2, [r7, #15]
 800ffc8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800ffcc:	e02e      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800ffce:	693b      	ldr	r3, [r7, #16]
 800ffd0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ffd2:	b29b      	uxth	r3, r3
 800ffd4:	461a      	mov	r2, r3
 800ffd6:	2144      	movs	r1, #68	; 0x44
 800ffd8:	6878      	ldr	r0, [r7, #4]
 800ffda:	f004 f893 	bl	8014104 <VL53L0X_WrWord>
 800ffde:	4603      	mov	r3, r0
 800ffe0:	75fb      	strb	r3, [r7, #23]

			break;
 800ffe2:	e023      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	7bfa      	ldrb	r2, [r7, #15]
 800ffe8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800ffec:	e01e      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	7bfa      	ldrb	r2, [r7, #15]
 800fff2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800fff6:	e019      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800fff8:	7bbb      	ldrb	r3, [r7, #14]
 800fffa:	005b      	lsls	r3, r3, #1
 800fffc:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800fffe:	7b7b      	ldrb	r3, [r7, #13]
 8010000:	22fe      	movs	r2, #254	; 0xfe
 8010002:	2160      	movs	r1, #96	; 0x60
 8010004:	6878      	ldr	r0, [r7, #4]
 8010006:	f004 f8a7 	bl	8014158 <VL53L0X_UpdateByte>
 801000a:	4603      	mov	r3, r0
 801000c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 801000e:	e00d      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8010010:	7bbb      	ldrb	r3, [r7, #14]
 8010012:	011b      	lsls	r3, r3, #4
 8010014:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8010016:	7b7b      	ldrb	r3, [r7, #13]
 8010018:	22ef      	movs	r2, #239	; 0xef
 801001a:	2160      	movs	r1, #96	; 0x60
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f004 f89b 	bl	8014158 <VL53L0X_UpdateByte>
 8010022:	4603      	mov	r3, r0
 8010024:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8010026:	e001      	b.n	801002c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010028:	23fc      	movs	r3, #252	; 0xfc
 801002a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 801002c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d10f      	bne.n	8010054 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8010034:	787b      	ldrb	r3, [r7, #1]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d106      	bne.n	8010048 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 801003a:	887b      	ldrh	r3, [r7, #2]
 801003c:	687a      	ldr	r2, [r7, #4]
 801003e:	4413      	add	r3, r2
 8010040:	2200      	movs	r2, #0
 8010042:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8010046:	e005      	b.n	8010054 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010048:	887b      	ldrh	r3, [r7, #2]
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	4413      	add	r3, r2
 801004e:	2201      	movs	r2, #1
 8010050:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010054:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010058:	4618      	mov	r0, r3
 801005a:	3718      	adds	r7, #24
 801005c:	46bd      	mov	sp, r7
 801005e:	bd80      	pop	{r7, pc}

08010060 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8010060:	b480      	push	{r7}
 8010062:	b087      	sub	sp, #28
 8010064:	af00      	add	r7, sp, #0
 8010066:	60f8      	str	r0, [r7, #12]
 8010068:	460b      	mov	r3, r1
 801006a:	607a      	str	r2, [r7, #4]
 801006c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801006e:	2300      	movs	r3, #0
 8010070:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8010072:	897b      	ldrh	r3, [r7, #10]
 8010074:	2b05      	cmp	r3, #5
 8010076:	d905      	bls.n	8010084 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010078:	23fc      	movs	r3, #252	; 0xfc
 801007a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	2200      	movs	r2, #0
 8010080:	701a      	strb	r2, [r3, #0]
 8010082:	e008      	b.n	8010096 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010084:	897b      	ldrh	r3, [r7, #10]
 8010086:	68fa      	ldr	r2, [r7, #12]
 8010088:	4413      	add	r3, r2
 801008a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801008e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	7dba      	ldrb	r2, [r7, #22]
 8010094:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010096:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801009a:	4618      	mov	r0, r3
 801009c:	371c      	adds	r7, #28
 801009e:	46bd      	mov	sp, r7
 80100a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a4:	4770      	bx	lr
	...

080100a8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b086      	sub	sp, #24
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	60f8      	str	r0, [r7, #12]
 80100b0:	460b      	mov	r3, r1
 80100b2:	607a      	str	r2, [r7, #4]
 80100b4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80100b6:	2300      	movs	r3, #0
 80100b8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80100ba:	897b      	ldrh	r3, [r7, #10]
 80100bc:	68fa      	ldr	r2, [r7, #12]
 80100be:	4413      	add	r3, r2
 80100c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80100c4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80100c6:	7dbb      	ldrb	r3, [r7, #22]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d107      	bne.n	80100dc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80100cc:	897b      	ldrh	r3, [r7, #10]
 80100ce:	68fa      	ldr	r2, [r7, #12]
 80100d0:	330c      	adds	r3, #12
 80100d2:	009b      	lsls	r3, r3, #2
 80100d4:	4413      	add	r3, r2
 80100d6:	687a      	ldr	r2, [r7, #4]
 80100d8:	605a      	str	r2, [r3, #4]
 80100da:	e040      	b.n	801015e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80100dc:	897b      	ldrh	r3, [r7, #10]
 80100de:	2b05      	cmp	r3, #5
 80100e0:	d830      	bhi.n	8010144 <VL53L0X_SetLimitCheckValue+0x9c>
 80100e2:	a201      	add	r2, pc, #4	; (adr r2, 80100e8 <VL53L0X_SetLimitCheckValue+0x40>)
 80100e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100e8:	08010101 	.word	0x08010101
 80100ec:	08010109 	.word	0x08010109
 80100f0:	0801011f 	.word	0x0801011f
 80100f4:	08010127 	.word	0x08010127
 80100f8:	0801012f 	.word	0x0801012f
 80100fc:	0801012f 	.word	0x0801012f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	687a      	ldr	r2, [r7, #4]
 8010104:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8010106:	e01f      	b.n	8010148 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 801010c:	b29b      	uxth	r3, r3
 801010e:	461a      	mov	r2, r3
 8010110:	2144      	movs	r1, #68	; 0x44
 8010112:	68f8      	ldr	r0, [r7, #12]
 8010114:	f003 fff6 	bl	8014104 <VL53L0X_WrWord>
 8010118:	4603      	mov	r3, r0
 801011a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 801011c:	e014      	b.n	8010148 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	687a      	ldr	r2, [r7, #4]
 8010122:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8010124:	e010      	b.n	8010148 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	687a      	ldr	r2, [r7, #4]
 801012a:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 801012c:	e00c      	b.n	8010148 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8010132:	b29b      	uxth	r3, r3
 8010134:	461a      	mov	r2, r3
 8010136:	2164      	movs	r1, #100	; 0x64
 8010138:	68f8      	ldr	r0, [r7, #12]
 801013a:	f003 ffe3 	bl	8014104 <VL53L0X_WrWord>
 801013e:	4603      	mov	r3, r0
 8010140:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8010142:	e001      	b.n	8010148 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010144:	23fc      	movs	r3, #252	; 0xfc
 8010146:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8010148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d106      	bne.n	801015e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8010150:	897b      	ldrh	r3, [r7, #10]
 8010152:	68fa      	ldr	r2, [r7, #12]
 8010154:	330c      	adds	r3, #12
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	4413      	add	r3, r2
 801015a:	687a      	ldr	r2, [r7, #4]
 801015c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801015e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010162:	4618      	mov	r0, r3
 8010164:	3718      	adds	r7, #24
 8010166:	46bd      	mov	sp, r7
 8010168:	bd80      	pop	{r7, pc}
 801016a:	bf00      	nop

0801016c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 801016c:	b580      	push	{r7, lr}
 801016e:	b088      	sub	sp, #32
 8010170:	af00      	add	r7, sp, #0
 8010172:	60f8      	str	r0, [r7, #12]
 8010174:	460b      	mov	r3, r1
 8010176:	607a      	str	r2, [r7, #4]
 8010178:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801017a:	2300      	movs	r3, #0
 801017c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 801017e:	2300      	movs	r3, #0
 8010180:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8010182:	897b      	ldrh	r3, [r7, #10]
 8010184:	2b05      	cmp	r3, #5
 8010186:	d847      	bhi.n	8010218 <VL53L0X_GetLimitCheckValue+0xac>
 8010188:	a201      	add	r2, pc, #4	; (adr r2, 8010190 <VL53L0X_GetLimitCheckValue+0x24>)
 801018a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801018e:	bf00      	nop
 8010190:	080101a9 	.word	0x080101a9
 8010194:	080101b5 	.word	0x080101b5
 8010198:	080101db 	.word	0x080101db
 801019c:	080101e7 	.word	0x080101e7
 80101a0:	080101f3 	.word	0x080101f3
 80101a4:	080101f3 	.word	0x080101f3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80101ac:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80101ae:	2300      	movs	r3, #0
 80101b0:	77bb      	strb	r3, [r7, #30]
		break;
 80101b2:	e033      	b.n	801021c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80101b4:	f107 0316 	add.w	r3, r7, #22
 80101b8:	461a      	mov	r2, r3
 80101ba:	2144      	movs	r1, #68	; 0x44
 80101bc:	68f8      	ldr	r0, [r7, #12]
 80101be:	f004 f829 	bl	8014214 <VL53L0X_RdWord>
 80101c2:	4603      	mov	r3, r0
 80101c4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80101c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d102      	bne.n	80101d4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80101ce:	8afb      	ldrh	r3, [r7, #22]
 80101d0:	025b      	lsls	r3, r3, #9
 80101d2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80101d4:	2301      	movs	r3, #1
 80101d6:	77bb      	strb	r3, [r7, #30]
		break;
 80101d8:	e020      	b.n	801021c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101de:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80101e0:	2300      	movs	r3, #0
 80101e2:	77bb      	strb	r3, [r7, #30]
		break;
 80101e4:	e01a      	b.n	801021c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101ea:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80101ec:	2300      	movs	r3, #0
 80101ee:	77bb      	strb	r3, [r7, #30]
		break;
 80101f0:	e014      	b.n	801021c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80101f2:	f107 0316 	add.w	r3, r7, #22
 80101f6:	461a      	mov	r2, r3
 80101f8:	2164      	movs	r1, #100	; 0x64
 80101fa:	68f8      	ldr	r0, [r7, #12]
 80101fc:	f004 f80a 	bl	8014214 <VL53L0X_RdWord>
 8010200:	4603      	mov	r3, r0
 8010202:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8010204:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d102      	bne.n	8010212 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 801020c:	8afb      	ldrh	r3, [r7, #22]
 801020e:	025b      	lsls	r3, r3, #9
 8010210:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8010212:	2300      	movs	r3, #0
 8010214:	77bb      	strb	r3, [r7, #30]
		break;
 8010216:	e001      	b.n	801021c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010218:	23fc      	movs	r3, #252	; 0xfc
 801021a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 801021c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d12a      	bne.n	801027a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8010224:	7fbb      	ldrb	r3, [r7, #30]
 8010226:	2b01      	cmp	r3, #1
 8010228:	d124      	bne.n	8010274 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 801022a:	69bb      	ldr	r3, [r7, #24]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d110      	bne.n	8010252 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8010230:	897b      	ldrh	r3, [r7, #10]
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	330c      	adds	r3, #12
 8010236:	009b      	lsls	r3, r3, #2
 8010238:	4413      	add	r3, r2
 801023a:	685b      	ldr	r3, [r3, #4]
 801023c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	69ba      	ldr	r2, [r7, #24]
 8010242:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8010244:	897b      	ldrh	r3, [r7, #10]
 8010246:	68fa      	ldr	r2, [r7, #12]
 8010248:	4413      	add	r3, r2
 801024a:	2200      	movs	r2, #0
 801024c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8010250:	e013      	b.n	801027a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	69ba      	ldr	r2, [r7, #24]
 8010256:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8010258:	897b      	ldrh	r3, [r7, #10]
 801025a:	68fa      	ldr	r2, [r7, #12]
 801025c:	330c      	adds	r3, #12
 801025e:	009b      	lsls	r3, r3, #2
 8010260:	4413      	add	r3, r2
 8010262:	69ba      	ldr	r2, [r7, #24]
 8010264:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8010266:	897b      	ldrh	r3, [r7, #10]
 8010268:	68fa      	ldr	r2, [r7, #12]
 801026a:	4413      	add	r3, r2
 801026c:	2201      	movs	r2, #1
 801026e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8010272:	e002      	b.n	801027a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	69ba      	ldr	r2, [r7, #24]
 8010278:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 801027a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 801027e:	4618      	mov	r0, r3
 8010280:	3720      	adds	r7, #32
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
 8010286:	bf00      	nop

08010288 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b084      	sub	sp, #16
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
 8010290:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010292:	2300      	movs	r3, #0
 8010294:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8010296:	f107 030e 	add.w	r3, r7, #14
 801029a:	461a      	mov	r2, r3
 801029c:	2101      	movs	r1, #1
 801029e:	6878      	ldr	r0, [r7, #4]
 80102a0:	f003 ff8e 	bl	80141c0 <VL53L0X_RdByte>
 80102a4:	4603      	mov	r3, r0
 80102a6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80102a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d10e      	bne.n	80102ce <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80102b0:	7bba      	ldrb	r2, [r7, #14]
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 80102b8:	7bbb      	ldrb	r3, [r7, #14]
 80102ba:	b25b      	sxtb	r3, r3
 80102bc:	2b00      	cmp	r3, #0
 80102be:	da03      	bge.n	80102c8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80102c0:	683b      	ldr	r3, [r7, #0]
 80102c2:	2201      	movs	r2, #1
 80102c4:	701a      	strb	r2, [r3, #0]
 80102c6:	e002      	b.n	80102ce <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	2200      	movs	r2, #0
 80102cc:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80102ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d104      	bne.n	80102e0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80102d6:	683b      	ldr	r3, [r7, #0]
 80102d8:	781a      	ldrb	r2, [r3, #0]
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80102e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80102e4:	4618      	mov	r0, r3
 80102e6:	3710      	adds	r7, #16
 80102e8:	46bd      	mov	sp, r7
 80102ea:	bd80      	pop	{r7, pc}

080102ec <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b084      	sub	sp, #16
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80102f4:	2300      	movs	r3, #0
 80102f6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80102f8:	f107 030e 	add.w	r3, r7, #14
 80102fc:	4619      	mov	r1, r3
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f7ff fbd2 	bl	800faa8 <VL53L0X_GetDeviceMode>
 8010304:	4603      	mov	r3, r0
 8010306:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8010308:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d107      	bne.n	8010320 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8010310:	7bbb      	ldrb	r3, [r7, #14]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d104      	bne.n	8010320 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8010316:	6878      	ldr	r0, [r7, #4]
 8010318:	f000 f898 	bl	801044c <VL53L0X_StartMeasurement>
 801031c:	4603      	mov	r3, r0
 801031e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8010320:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d104      	bne.n	8010332 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f001 fb3f 	bl	80119ac <VL53L0X_measurement_poll_for_completion>
 801032e:	4603      	mov	r3, r0
 8010330:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8010332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d106      	bne.n	8010348 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 801033a:	7bbb      	ldrb	r3, [r7, #14]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d103      	bne.n	8010348 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	2203      	movs	r2, #3
 8010344:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8010348:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801034c:	4618      	mov	r0, r3
 801034e:	3710      	adds	r7, #16
 8010350:	46bd      	mov	sp, r7
 8010352:	bd80      	pop	{r7, pc}

08010354 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b086      	sub	sp, #24
 8010358:	af00      	add	r7, sp, #0
 801035a:	60f8      	str	r0, [r7, #12]
 801035c:	60b9      	str	r1, [r7, #8]
 801035e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010360:	2300      	movs	r3, #0
 8010362:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8010364:	2301      	movs	r3, #1
 8010366:	687a      	ldr	r2, [r7, #4]
 8010368:	68b9      	ldr	r1, [r7, #8]
 801036a:	68f8      	ldr	r0, [r7, #12]
 801036c:	f001 fae1 	bl	8011932 <VL53L0X_perform_ref_calibration>
 8010370:	4603      	mov	r3, r0
 8010372:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8010374:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010378:	4618      	mov	r0, r3
 801037a:	3718      	adds	r7, #24
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b086      	sub	sp, #24
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
 8010388:	460b      	mov	r3, r1
 801038a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801038c:	2300      	movs	r3, #0
 801038e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8010396:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8010398:	7dbb      	ldrb	r3, [r7, #22]
 801039a:	2b01      	cmp	r3, #1
 801039c:	d005      	beq.n	80103aa <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 801039e:	7dbb      	ldrb	r3, [r7, #22]
 80103a0:	2b02      	cmp	r3, #2
 80103a2:	d002      	beq.n	80103aa <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 80103a4:	7dbb      	ldrb	r3, [r7, #22]
 80103a6:	2b03      	cmp	r3, #3
 80103a8:	d147      	bne.n	801043a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 80103aa:	f107 030c 	add.w	r3, r7, #12
 80103ae:	f107 0210 	add.w	r2, r7, #16
 80103b2:	2101      	movs	r1, #1
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 fbc3 	bl	8010b40 <VL53L0X_GetInterruptThresholds>
 80103ba:	4603      	mov	r3, r0
 80103bc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80103c4:	d803      	bhi.n	80103ce <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80103c6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80103c8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80103cc:	d935      	bls.n	801043a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80103ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d131      	bne.n	801043a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80103d6:	78fb      	ldrb	r3, [r7, #3]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d006      	beq.n	80103ea <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80103dc:	491a      	ldr	r1, [pc, #104]	; (8010448 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f002 ff56 	bl	8013290 <VL53L0X_load_tuning_settings>
 80103e4:	4603      	mov	r3, r0
 80103e6:	75fb      	strb	r3, [r7, #23]
 80103e8:	e027      	b.n	801043a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80103ea:	2204      	movs	r2, #4
 80103ec:	21ff      	movs	r1, #255	; 0xff
 80103ee:	6878      	ldr	r0, [r7, #4]
 80103f0:	f003 fe64 	bl	80140bc <VL53L0X_WrByte>
 80103f4:	4603      	mov	r3, r0
 80103f6:	461a      	mov	r2, r3
 80103f8:	7dfb      	ldrb	r3, [r7, #23]
 80103fa:	4313      	orrs	r3, r2
 80103fc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80103fe:	2200      	movs	r2, #0
 8010400:	2170      	movs	r1, #112	; 0x70
 8010402:	6878      	ldr	r0, [r7, #4]
 8010404:	f003 fe5a 	bl	80140bc <VL53L0X_WrByte>
 8010408:	4603      	mov	r3, r0
 801040a:	461a      	mov	r2, r3
 801040c:	7dfb      	ldrb	r3, [r7, #23]
 801040e:	4313      	orrs	r3, r2
 8010410:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010412:	2200      	movs	r2, #0
 8010414:	21ff      	movs	r1, #255	; 0xff
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f003 fe50 	bl	80140bc <VL53L0X_WrByte>
 801041c:	4603      	mov	r3, r0
 801041e:	461a      	mov	r2, r3
 8010420:	7dfb      	ldrb	r3, [r7, #23]
 8010422:	4313      	orrs	r3, r2
 8010424:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8010426:	2200      	movs	r2, #0
 8010428:	2180      	movs	r1, #128	; 0x80
 801042a:	6878      	ldr	r0, [r7, #4]
 801042c:	f003 fe46 	bl	80140bc <VL53L0X_WrByte>
 8010430:	4603      	mov	r3, r0
 8010432:	461a      	mov	r2, r3
 8010434:	7dfb      	ldrb	r3, [r7, #23]
 8010436:	4313      	orrs	r3, r2
 8010438:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 801043a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 801043e:	4618      	mov	r0, r3
 8010440:	3718      	adds	r7, #24
 8010442:	46bd      	mov	sp, r7
 8010444:	bd80      	pop	{r7, pc}
 8010446:	bf00      	nop
 8010448:	20000528 	.word	0x20000528

0801044c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b086      	sub	sp, #24
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010454:	2300      	movs	r3, #0
 8010456:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8010458:	2301      	movs	r3, #1
 801045a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 801045c:	f107 030e 	add.w	r3, r7, #14
 8010460:	4619      	mov	r1, r3
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f7ff fb20 	bl	800faa8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8010468:	2201      	movs	r2, #1
 801046a:	2180      	movs	r1, #128	; 0x80
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f003 fe25 	bl	80140bc <VL53L0X_WrByte>
 8010472:	4603      	mov	r3, r0
 8010474:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010476:	2201      	movs	r2, #1
 8010478:	21ff      	movs	r1, #255	; 0xff
 801047a:	6878      	ldr	r0, [r7, #4]
 801047c:	f003 fe1e 	bl	80140bc <VL53L0X_WrByte>
 8010480:	4603      	mov	r3, r0
 8010482:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8010484:	2200      	movs	r2, #0
 8010486:	2100      	movs	r1, #0
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f003 fe17 	bl	80140bc <VL53L0X_WrByte>
 801048e:	4603      	mov	r3, r0
 8010490:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8010498:	461a      	mov	r2, r3
 801049a:	2191      	movs	r1, #145	; 0x91
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f003 fe0d 	bl	80140bc <VL53L0X_WrByte>
 80104a2:	4603      	mov	r3, r0
 80104a4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80104a6:	2201      	movs	r2, #1
 80104a8:	2100      	movs	r1, #0
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f003 fe06 	bl	80140bc <VL53L0X_WrByte>
 80104b0:	4603      	mov	r3, r0
 80104b2:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80104b4:	2200      	movs	r2, #0
 80104b6:	21ff      	movs	r1, #255	; 0xff
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f003 fdff 	bl	80140bc <VL53L0X_WrByte>
 80104be:	4603      	mov	r3, r0
 80104c0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80104c2:	2200      	movs	r2, #0
 80104c4:	2180      	movs	r1, #128	; 0x80
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f003 fdf8 	bl	80140bc <VL53L0X_WrByte>
 80104cc:	4603      	mov	r3, r0
 80104ce:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80104d0:	7bbb      	ldrb	r3, [r7, #14]
 80104d2:	2b03      	cmp	r3, #3
 80104d4:	d054      	beq.n	8010580 <VL53L0X_StartMeasurement+0x134>
 80104d6:	2b03      	cmp	r3, #3
 80104d8:	dc6c      	bgt.n	80105b4 <VL53L0X_StartMeasurement+0x168>
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d002      	beq.n	80104e4 <VL53L0X_StartMeasurement+0x98>
 80104de:	2b01      	cmp	r3, #1
 80104e0:	d034      	beq.n	801054c <VL53L0X_StartMeasurement+0x100>
 80104e2:	e067      	b.n	80105b4 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80104e4:	2201      	movs	r2, #1
 80104e6:	2100      	movs	r1, #0
 80104e8:	6878      	ldr	r0, [r7, #4]
 80104ea:	f003 fde7 	bl	80140bc <VL53L0X_WrByte>
 80104ee:	4603      	mov	r3, r0
 80104f0:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80104f2:	7bfb      	ldrb	r3, [r7, #15]
 80104f4:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80104f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d15d      	bne.n	80105ba <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80104fe:	2300      	movs	r3, #0
 8010500:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8010502:	693b      	ldr	r3, [r7, #16]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d008      	beq.n	801051a <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8010508:	f107 030d 	add.w	r3, r7, #13
 801050c:	461a      	mov	r2, r3
 801050e:	2100      	movs	r1, #0
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	f003 fe55 	bl	80141c0 <VL53L0X_RdByte>
 8010516:	4603      	mov	r3, r0
 8010518:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	3301      	adds	r3, #1
 801051e:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8010520:	7b7a      	ldrb	r2, [r7, #13]
 8010522:	7bfb      	ldrb	r3, [r7, #15]
 8010524:	4013      	ands	r3, r2
 8010526:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8010528:	7bfa      	ldrb	r2, [r7, #15]
 801052a:	429a      	cmp	r2, r3
 801052c:	d107      	bne.n	801053e <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 801052e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d103      	bne.n	801053e <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 801053c:	d3e1      	bcc.n	8010502 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8010544:	d339      	bcc.n	80105ba <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8010546:	23f9      	movs	r3, #249	; 0xf9
 8010548:	75fb      	strb	r3, [r7, #23]

		}

		break;
 801054a:	e036      	b.n	80105ba <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 801054c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d105      	bne.n	8010560 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010554:	2101      	movs	r1, #1
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	f7ff ff12 	bl	8010380 <VL53L0X_CheckAndLoadInterruptSettings>
 801055c:	4603      	mov	r3, r0
 801055e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8010560:	2202      	movs	r2, #2
 8010562:	2100      	movs	r1, #0
 8010564:	6878      	ldr	r0, [r7, #4]
 8010566:	f003 fda9 	bl	80140bc <VL53L0X_WrByte>
 801056a:	4603      	mov	r3, r0
 801056c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 801056e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d123      	bne.n	80105be <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	2204      	movs	r2, #4
 801057a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 801057e:	e01e      	b.n	80105be <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8010580:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d105      	bne.n	8010594 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010588:	2101      	movs	r1, #1
 801058a:	6878      	ldr	r0, [r7, #4]
 801058c:	f7ff fef8 	bl	8010380 <VL53L0X_CheckAndLoadInterruptSettings>
 8010590:	4603      	mov	r3, r0
 8010592:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8010594:	2204      	movs	r2, #4
 8010596:	2100      	movs	r1, #0
 8010598:	6878      	ldr	r0, [r7, #4]
 801059a:	f003 fd8f 	bl	80140bc <VL53L0X_WrByte>
 801059e:	4603      	mov	r3, r0
 80105a0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80105a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d10b      	bne.n	80105c2 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2204      	movs	r2, #4
 80105ae:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80105b2:	e006      	b.n	80105c2 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80105b4:	23f8      	movs	r3, #248	; 0xf8
 80105b6:	75fb      	strb	r3, [r7, #23]
 80105b8:	e004      	b.n	80105c4 <VL53L0X_StartMeasurement+0x178>
		break;
 80105ba:	bf00      	nop
 80105bc:	e002      	b.n	80105c4 <VL53L0X_StartMeasurement+0x178>
		break;
 80105be:	bf00      	nop
 80105c0:	e000      	b.n	80105c4 <VL53L0X_StartMeasurement+0x178>
		break;
 80105c2:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80105c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	3718      	adds	r7, #24
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}

080105d0 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
 80105d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80105da:	2300      	movs	r3, #0
 80105dc:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80105e4:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80105e6:	7bbb      	ldrb	r3, [r7, #14]
 80105e8:	2b04      	cmp	r3, #4
 80105ea:	d112      	bne.n	8010612 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80105ec:	f107 0308 	add.w	r3, r7, #8
 80105f0:	4619      	mov	r1, r3
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f000 fb1a 	bl	8010c2c <VL53L0X_GetInterruptMaskStatus>
 80105f8:	4603      	mov	r3, r0
 80105fa:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80105fc:	68bb      	ldr	r3, [r7, #8]
 80105fe:	2b04      	cmp	r3, #4
 8010600:	d103      	bne.n	801060a <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	2201      	movs	r2, #1
 8010606:	701a      	strb	r2, [r3, #0]
 8010608:	e01c      	b.n	8010644 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	2200      	movs	r2, #0
 801060e:	701a      	strb	r2, [r3, #0]
 8010610:	e018      	b.n	8010644 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8010612:	f107 030d 	add.w	r3, r7, #13
 8010616:	461a      	mov	r2, r3
 8010618:	2114      	movs	r1, #20
 801061a:	6878      	ldr	r0, [r7, #4]
 801061c:	f003 fdd0 	bl	80141c0 <VL53L0X_RdByte>
 8010620:	4603      	mov	r3, r0
 8010622:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8010624:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d10b      	bne.n	8010644 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 801062c:	7b7b      	ldrb	r3, [r7, #13]
 801062e:	f003 0301 	and.w	r3, r3, #1
 8010632:	2b00      	cmp	r3, #0
 8010634:	d003      	beq.n	801063e <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	2201      	movs	r2, #1
 801063a:	701a      	strb	r2, [r3, #0]
 801063c:	e002      	b.n	8010644 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	2200      	movs	r2, #0
 8010642:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010644:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010648:	4618      	mov	r0, r3
 801064a:	3710      	adds	r7, #16
 801064c:	46bd      	mov	sp, r7
 801064e:	bd80      	pop	{r7, pc}

08010650 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8010650:	b5b0      	push	{r4, r5, r7, lr}
 8010652:	b096      	sub	sp, #88	; 0x58
 8010654:	af02      	add	r7, sp, #8
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801065a:	2300      	movs	r3, #0
 801065c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8010660:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8010664:	230c      	movs	r3, #12
 8010666:	2114      	movs	r1, #20
 8010668:	6878      	ldr	r0, [r7, #4]
 801066a:	f003 fcfb 	bl	8014064 <VL53L0X_ReadMulti>
 801066e:	4603      	mov	r3, r0
 8010670:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8010674:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8010678:	2b00      	cmp	r3, #0
 801067a:	f040 80d1 	bne.w	8010820 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 801067e:	683b      	ldr	r3, [r7, #0]
 8010680:	2200      	movs	r2, #0
 8010682:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	2200      	movs	r2, #0
 8010688:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 801068a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801068e:	b29b      	uxth	r3, r3
 8010690:	021b      	lsls	r3, r3, #8
 8010692:	b29a      	uxth	r2, r3
 8010694:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010698:	b29b      	uxth	r3, r3
 801069a:	4413      	add	r3, r2
 801069c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	2200      	movs	r2, #0
 80106a4:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80106a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80106aa:	b29b      	uxth	r3, r3
 80106ac:	021b      	lsls	r3, r3, #8
 80106ae:	b29a      	uxth	r2, r3
 80106b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106b4:	b29b      	uxth	r3, r3
 80106b6:	4413      	add	r3, r2
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	025b      	lsls	r3, r3, #9
 80106bc:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80106c2:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80106c4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80106c8:	b29b      	uxth	r3, r3
 80106ca:	021b      	lsls	r3, r3, #8
 80106cc:	b29a      	uxth	r2, r3
 80106ce:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80106d2:	b29b      	uxth	r3, r3
 80106d4:	4413      	add	r3, r2
 80106d6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80106da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80106de:	025b      	lsls	r3, r3, #9
 80106e0:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80106e6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80106ea:	b29b      	uxth	r3, r3
 80106ec:	021b      	lsls	r3, r3, #8
 80106ee:	b29a      	uxth	r2, r3
 80106f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80106f4:	b29b      	uxth	r3, r3
 80106f6:	4413      	add	r3, r2
 80106f8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8010702:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8010704:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010708:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8010712:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 801071a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 801071e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010720:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010724:	d046      	beq.n	80107b4 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8010726:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010728:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 801072c:	fb02 f303 	mul.w	r3, r2, r3
 8010730:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8010734:	4a57      	ldr	r2, [pc, #348]	; (8010894 <VL53L0X_GetRangingMeasurementData+0x244>)
 8010736:	fb82 1203 	smull	r1, r2, r2, r3
 801073a:	1192      	asrs	r2, r2, #6
 801073c:	17db      	asrs	r3, r3, #31
 801073e:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8010740:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	6a1b      	ldr	r3, [r3, #32]
 8010748:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	7f1b      	ldrb	r3, [r3, #28]
 801074e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8010752:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010756:	2b00      	cmp	r3, #0
 8010758:	d02c      	beq.n	80107b4 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 801075a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801075c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8010760:	fb02 f303 	mul.w	r3, r2, r3
 8010764:	121a      	asrs	r2, r3, #8
					<= 0) {
 8010766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8010768:	429a      	cmp	r2, r3
 801076a:	d10d      	bne.n	8010788 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 801076c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8010770:	2b00      	cmp	r3, #0
 8010772:	d004      	beq.n	801077e <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8010774:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8010778:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 801077c:	e016      	b.n	80107ac <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 801077e:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8010782:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8010786:	e011      	b.n	80107ac <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8010788:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 801078c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801078e:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8010792:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010794:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8010798:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 801079c:	121b      	asrs	r3, r3, #8
 801079e:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80107a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107a2:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80107a4:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80107a8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80107ac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80107b0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80107b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d00d      	beq.n	80107d8 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80107bc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80107c0:	089b      	lsrs	r3, r3, #2
 80107c2:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80107c4:	683b      	ldr	r3, [r7, #0]
 80107c6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80107c8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80107cc:	b2db      	uxtb	r3, r3
 80107ce:	019b      	lsls	r3, r3, #6
 80107d0:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	75da      	strb	r2, [r3, #23]
 80107d6:	e006      	b.n	80107e6 <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80107de:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	2200      	movs	r2, #0
 80107e4:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80107e6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80107ea:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80107ee:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80107f2:	9301      	str	r3, [sp, #4]
 80107f4:	683b      	ldr	r3, [r7, #0]
 80107f6:	9300      	str	r3, [sp, #0]
 80107f8:	4613      	mov	r3, r2
 80107fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80107fc:	6878      	ldr	r0, [r7, #4]
 80107fe:	f003 f9e5 	bl	8013bcc <VL53L0X_get_pal_range_status>
 8010802:	4603      	mov	r3, r0
 8010804:	461a      	mov	r2, r3
 8010806:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801080a:	4313      	orrs	r3, r2
 801080c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8010810:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8010814:	2b00      	cmp	r3, #0
 8010816:	d103      	bne.n	8010820 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8010818:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 801081c:	683b      	ldr	r3, [r7, #0]
 801081e:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8010820:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8010824:	2b00      	cmp	r3, #0
 8010826:	d12f      	bne.n	8010888 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	f107 040c 	add.w	r4, r7, #12
 801082e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8010832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010836:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801083a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 801083e:	683b      	ldr	r3, [r7, #0]
 8010840:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8010842:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8010848:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8010850:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8010856:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 801085c:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 801085e:	683b      	ldr	r3, [r7, #0]
 8010860:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8010862:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8010864:	683b      	ldr	r3, [r7, #0]
 8010866:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8010868:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 801086e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8010878:	f107 050c 	add.w	r5, r7, #12
 801087c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801087e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010880:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010884:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010888:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 801088c:	4618      	mov	r0, r3
 801088e:	3750      	adds	r7, #80	; 0x50
 8010890:	46bd      	mov	sp, r7
 8010892:	bdb0      	pop	{r4, r5, r7, pc}
 8010894:	10624dd3 	.word	0x10624dd3

08010898 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b084      	sub	sp, #16
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
 80108a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80108a2:	2300      	movs	r3, #0
 80108a4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80108a6:	2100      	movs	r1, #0
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f7ff f8d1 	bl	800fa50 <VL53L0X_SetDeviceMode>
 80108ae:	4603      	mov	r3, r0
 80108b0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80108b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d104      	bne.n	80108c4 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80108ba:	6878      	ldr	r0, [r7, #4]
 80108bc:	f7ff fd16 	bl	80102ec <VL53L0X_PerformSingleMeasurement>
 80108c0:	4603      	mov	r3, r0
 80108c2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80108c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d105      	bne.n	80108d8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80108cc:	6839      	ldr	r1, [r7, #0]
 80108ce:	6878      	ldr	r0, [r7, #4]
 80108d0:	f7ff febe 	bl	8010650 <VL53L0X_GetRangingMeasurementData>
 80108d4:	4603      	mov	r3, r0
 80108d6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80108d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d105      	bne.n	80108ec <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80108e0:	2100      	movs	r1, #0
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 f962 	bl	8010bac <VL53L0X_ClearInterruptMask>
 80108e8:	4603      	mov	r3, r0
 80108ea:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80108ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80108f0:	4618      	mov	r0, r3
 80108f2:	3710      	adds	r7, #16
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}

080108f8 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80108f8:	b580      	push	{r7, lr}
 80108fa:	b084      	sub	sp, #16
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
 8010900:	4608      	mov	r0, r1
 8010902:	4611      	mov	r1, r2
 8010904:	461a      	mov	r2, r3
 8010906:	4603      	mov	r3, r0
 8010908:	70fb      	strb	r3, [r7, #3]
 801090a:	460b      	mov	r3, r1
 801090c:	70bb      	strb	r3, [r7, #2]
 801090e:	4613      	mov	r3, r2
 8010910:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010912:	2300      	movs	r3, #0
 8010914:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8010916:	78fb      	ldrb	r3, [r7, #3]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d002      	beq.n	8010922 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 801091c:	23f6      	movs	r3, #246	; 0xf6
 801091e:	73fb      	strb	r3, [r7, #15]
 8010920:	e107      	b.n	8010b32 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8010922:	78bb      	ldrb	r3, [r7, #2]
 8010924:	2b14      	cmp	r3, #20
 8010926:	d110      	bne.n	801094a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010928:	7e3b      	ldrb	r3, [r7, #24]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d102      	bne.n	8010934 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 801092e:	2310      	movs	r3, #16
 8010930:	73bb      	strb	r3, [r7, #14]
 8010932:	e001      	b.n	8010938 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8010934:	2301      	movs	r3, #1
 8010936:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8010938:	7bbb      	ldrb	r3, [r7, #14]
 801093a:	461a      	mov	r2, r3
 801093c:	2184      	movs	r1, #132	; 0x84
 801093e:	6878      	ldr	r0, [r7, #4]
 8010940:	f003 fbbc 	bl	80140bc <VL53L0X_WrByte>
 8010944:	4603      	mov	r3, r0
 8010946:	73fb      	strb	r3, [r7, #15]
 8010948:	e0f3      	b.n	8010b32 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 801094a:	78bb      	ldrb	r3, [r7, #2]
 801094c:	2b15      	cmp	r3, #21
 801094e:	f040 8097 	bne.w	8010a80 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8010952:	2201      	movs	r2, #1
 8010954:	21ff      	movs	r1, #255	; 0xff
 8010956:	6878      	ldr	r0, [r7, #4]
 8010958:	f003 fbb0 	bl	80140bc <VL53L0X_WrByte>
 801095c:	4603      	mov	r3, r0
 801095e:	461a      	mov	r2, r3
 8010960:	7bfb      	ldrb	r3, [r7, #15]
 8010962:	4313      	orrs	r3, r2
 8010964:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8010966:	2200      	movs	r2, #0
 8010968:	2100      	movs	r1, #0
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f003 fba6 	bl	80140bc <VL53L0X_WrByte>
 8010970:	4603      	mov	r3, r0
 8010972:	461a      	mov	r2, r3
 8010974:	7bfb      	ldrb	r3, [r7, #15]
 8010976:	4313      	orrs	r3, r2
 8010978:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801097a:	2200      	movs	r2, #0
 801097c:	21ff      	movs	r1, #255	; 0xff
 801097e:	6878      	ldr	r0, [r7, #4]
 8010980:	f003 fb9c 	bl	80140bc <VL53L0X_WrByte>
 8010984:	4603      	mov	r3, r0
 8010986:	461a      	mov	r2, r3
 8010988:	7bfb      	ldrb	r3, [r7, #15]
 801098a:	4313      	orrs	r3, r2
 801098c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801098e:	2201      	movs	r2, #1
 8010990:	2180      	movs	r1, #128	; 0x80
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f003 fb92 	bl	80140bc <VL53L0X_WrByte>
 8010998:	4603      	mov	r3, r0
 801099a:	461a      	mov	r2, r3
 801099c:	7bfb      	ldrb	r3, [r7, #15]
 801099e:	4313      	orrs	r3, r2
 80109a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80109a2:	2202      	movs	r2, #2
 80109a4:	2185      	movs	r1, #133	; 0x85
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f003 fb88 	bl	80140bc <VL53L0X_WrByte>
 80109ac:	4603      	mov	r3, r0
 80109ae:	461a      	mov	r2, r3
 80109b0:	7bfb      	ldrb	r3, [r7, #15]
 80109b2:	4313      	orrs	r3, r2
 80109b4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80109b6:	2204      	movs	r2, #4
 80109b8:	21ff      	movs	r1, #255	; 0xff
 80109ba:	6878      	ldr	r0, [r7, #4]
 80109bc:	f003 fb7e 	bl	80140bc <VL53L0X_WrByte>
 80109c0:	4603      	mov	r3, r0
 80109c2:	461a      	mov	r2, r3
 80109c4:	7bfb      	ldrb	r3, [r7, #15]
 80109c6:	4313      	orrs	r3, r2
 80109c8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80109ca:	2200      	movs	r2, #0
 80109cc:	21cd      	movs	r1, #205	; 0xcd
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f003 fb74 	bl	80140bc <VL53L0X_WrByte>
 80109d4:	4603      	mov	r3, r0
 80109d6:	461a      	mov	r2, r3
 80109d8:	7bfb      	ldrb	r3, [r7, #15]
 80109da:	4313      	orrs	r3, r2
 80109dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80109de:	2211      	movs	r2, #17
 80109e0:	21cc      	movs	r1, #204	; 0xcc
 80109e2:	6878      	ldr	r0, [r7, #4]
 80109e4:	f003 fb6a 	bl	80140bc <VL53L0X_WrByte>
 80109e8:	4603      	mov	r3, r0
 80109ea:	461a      	mov	r2, r3
 80109ec:	7bfb      	ldrb	r3, [r7, #15]
 80109ee:	4313      	orrs	r3, r2
 80109f0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80109f2:	2207      	movs	r2, #7
 80109f4:	21ff      	movs	r1, #255	; 0xff
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	f003 fb60 	bl	80140bc <VL53L0X_WrByte>
 80109fc:	4603      	mov	r3, r0
 80109fe:	461a      	mov	r2, r3
 8010a00:	7bfb      	ldrb	r3, [r7, #15]
 8010a02:	4313      	orrs	r3, r2
 8010a04:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8010a06:	2200      	movs	r2, #0
 8010a08:	21be      	movs	r1, #190	; 0xbe
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f003 fb56 	bl	80140bc <VL53L0X_WrByte>
 8010a10:	4603      	mov	r3, r0
 8010a12:	461a      	mov	r2, r3
 8010a14:	7bfb      	ldrb	r3, [r7, #15]
 8010a16:	4313      	orrs	r3, r2
 8010a18:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8010a1a:	2206      	movs	r2, #6
 8010a1c:	21ff      	movs	r1, #255	; 0xff
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f003 fb4c 	bl	80140bc <VL53L0X_WrByte>
 8010a24:	4603      	mov	r3, r0
 8010a26:	461a      	mov	r2, r3
 8010a28:	7bfb      	ldrb	r3, [r7, #15]
 8010a2a:	4313      	orrs	r3, r2
 8010a2c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8010a2e:	2209      	movs	r2, #9
 8010a30:	21cc      	movs	r1, #204	; 0xcc
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f003 fb42 	bl	80140bc <VL53L0X_WrByte>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	7bfb      	ldrb	r3, [r7, #15]
 8010a3e:	4313      	orrs	r3, r2
 8010a40:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8010a42:	2200      	movs	r2, #0
 8010a44:	21ff      	movs	r1, #255	; 0xff
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	f003 fb38 	bl	80140bc <VL53L0X_WrByte>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	461a      	mov	r2, r3
 8010a50:	7bfb      	ldrb	r3, [r7, #15]
 8010a52:	4313      	orrs	r3, r2
 8010a54:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8010a56:	2201      	movs	r2, #1
 8010a58:	21ff      	movs	r1, #255	; 0xff
 8010a5a:	6878      	ldr	r0, [r7, #4]
 8010a5c:	f003 fb2e 	bl	80140bc <VL53L0X_WrByte>
 8010a60:	4603      	mov	r3, r0
 8010a62:	461a      	mov	r2, r3
 8010a64:	7bfb      	ldrb	r3, [r7, #15]
 8010a66:	4313      	orrs	r3, r2
 8010a68:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	2100      	movs	r1, #0
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f003 fb24 	bl	80140bc <VL53L0X_WrByte>
 8010a74:	4603      	mov	r3, r0
 8010a76:	461a      	mov	r2, r3
 8010a78:	7bfb      	ldrb	r3, [r7, #15]
 8010a7a:	4313      	orrs	r3, r2
 8010a7c:	73fb      	strb	r3, [r7, #15]
 8010a7e:	e058      	b.n	8010b32 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8010a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d121      	bne.n	8010acc <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8010a88:	787b      	ldrb	r3, [r7, #1]
 8010a8a:	2b04      	cmp	r3, #4
 8010a8c:	d81b      	bhi.n	8010ac6 <VL53L0X_SetGpioConfig+0x1ce>
 8010a8e:	a201      	add	r2, pc, #4	; (adr r2, 8010a94 <VL53L0X_SetGpioConfig+0x19c>)
 8010a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a94:	08010aa9 	.word	0x08010aa9
 8010a98:	08010aaf 	.word	0x08010aaf
 8010a9c:	08010ab5 	.word	0x08010ab5
 8010aa0:	08010abb 	.word	0x08010abb
 8010aa4:	08010ac1 	.word	0x08010ac1
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	73bb      	strb	r3, [r7, #14]
				break;
 8010aac:	e00f      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8010aae:	2301      	movs	r3, #1
 8010ab0:	73bb      	strb	r3, [r7, #14]
				break;
 8010ab2:	e00c      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8010ab4:	2302      	movs	r3, #2
 8010ab6:	73bb      	strb	r3, [r7, #14]
				break;
 8010ab8:	e009      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8010aba:	2303      	movs	r3, #3
 8010abc:	73bb      	strb	r3, [r7, #14]
				break;
 8010abe:	e006      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8010ac0:	2304      	movs	r3, #4
 8010ac2:	73bb      	strb	r3, [r7, #14]
				break;
 8010ac4:	e003      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8010ac6:	23f5      	movs	r3, #245	; 0xf5
 8010ac8:	73fb      	strb	r3, [r7, #15]
 8010aca:	e000      	b.n	8010ace <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8010acc:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8010ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d107      	bne.n	8010ae6 <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8010ad6:	7bbb      	ldrb	r3, [r7, #14]
 8010ad8:	461a      	mov	r2, r3
 8010ada:	210a      	movs	r1, #10
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f003 faed 	bl	80140bc <VL53L0X_WrByte>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8010ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d10f      	bne.n	8010b0e <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010aee:	7e3b      	ldrb	r3, [r7, #24]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d102      	bne.n	8010afa <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8010af4:	2300      	movs	r3, #0
 8010af6:	73bb      	strb	r3, [r7, #14]
 8010af8:	e001      	b.n	8010afe <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8010afa:	2310      	movs	r3, #16
 8010afc:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8010afe:	7bbb      	ldrb	r3, [r7, #14]
 8010b00:	22ef      	movs	r2, #239	; 0xef
 8010b02:	2184      	movs	r1, #132	; 0x84
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f003 fb27 	bl	8014158 <VL53L0X_UpdateByte>
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8010b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d103      	bne.n	8010b1e <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	787a      	ldrb	r2, [r7, #1]
 8010b1a:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8010b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d105      	bne.n	8010b32 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8010b26:	2100      	movs	r1, #0
 8010b28:	6878      	ldr	r0, [r7, #4]
 8010b2a:	f000 f83f 	bl	8010bac <VL53L0X_ClearInterruptMask>
 8010b2e:	4603      	mov	r3, r0
 8010b30:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010b36:	4618      	mov	r0, r3
 8010b38:	3710      	adds	r7, #16
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}
 8010b3e:	bf00      	nop

08010b40 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b086      	sub	sp, #24
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	60f8      	str	r0, [r7, #12]
 8010b48:	607a      	str	r2, [r7, #4]
 8010b4a:	603b      	str	r3, [r7, #0]
 8010b4c:	460b      	mov	r3, r1
 8010b4e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010b50:	2300      	movs	r3, #0
 8010b52:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8010b54:	f107 0314 	add.w	r3, r7, #20
 8010b58:	461a      	mov	r2, r3
 8010b5a:	210e      	movs	r1, #14
 8010b5c:	68f8      	ldr	r0, [r7, #12]
 8010b5e:	f003 fb59 	bl	8014214 <VL53L0X_RdWord>
 8010b62:	4603      	mov	r3, r0
 8010b64:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010b66:	8abb      	ldrh	r3, [r7, #20]
 8010b68:	045b      	lsls	r3, r3, #17
 8010b6a:	461a      	mov	r2, r3
 8010b6c:	4b0e      	ldr	r3, [pc, #56]	; (8010ba8 <VL53L0X_GetInterruptThresholds+0x68>)
 8010b6e:	4013      	ands	r3, r2
 8010b70:	687a      	ldr	r2, [r7, #4]
 8010b72:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8010b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d10f      	bne.n	8010b9c <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8010b7c:	f107 0314 	add.w	r3, r7, #20
 8010b80:	461a      	mov	r2, r3
 8010b82:	210c      	movs	r1, #12
 8010b84:	68f8      	ldr	r0, [r7, #12]
 8010b86:	f003 fb45 	bl	8014214 <VL53L0X_RdWord>
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010b8e:	8abb      	ldrh	r3, [r7, #20]
 8010b90:	045b      	lsls	r3, r3, #17
 8010b92:	461a      	mov	r2, r3
 8010b94:	4b04      	ldr	r3, [pc, #16]	; (8010ba8 <VL53L0X_GetInterruptThresholds+0x68>)
 8010b96:	4013      	ands	r3, r2
		*pThresholdHigh =
 8010b98:	683a      	ldr	r2, [r7, #0]
 8010b9a:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010b9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3718      	adds	r7, #24
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	1ffe0000 	.word	0x1ffe0000

08010bac <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
 8010bb4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8010bbe:	2201      	movs	r2, #1
 8010bc0:	210b      	movs	r1, #11
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f003 fa7a 	bl	80140bc <VL53L0X_WrByte>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8010bcc:	2200      	movs	r2, #0
 8010bce:	210b      	movs	r1, #11
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f003 fa73 	bl	80140bc <VL53L0X_WrByte>
 8010bd6:	4603      	mov	r3, r0
 8010bd8:	461a      	mov	r2, r3
 8010bda:	7bfb      	ldrb	r3, [r7, #15]
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8010be0:	f107 030d 	add.w	r3, r7, #13
 8010be4:	461a      	mov	r2, r3
 8010be6:	2113      	movs	r1, #19
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f003 fae9 	bl	80141c0 <VL53L0X_RdByte>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	7bfb      	ldrb	r3, [r7, #15]
 8010bf4:	4313      	orrs	r3, r2
 8010bf6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8010bf8:	7bbb      	ldrb	r3, [r7, #14]
 8010bfa:	3301      	adds	r3, #1
 8010bfc:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8010bfe:	7b7b      	ldrb	r3, [r7, #13]
 8010c00:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d006      	beq.n	8010c16 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8010c08:	7bbb      	ldrb	r3, [r7, #14]
 8010c0a:	2b02      	cmp	r3, #2
 8010c0c:	d803      	bhi.n	8010c16 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8010c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d0d3      	beq.n	8010bbe <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8010c16:	7bbb      	ldrb	r3, [r7, #14]
 8010c18:	2b02      	cmp	r3, #2
 8010c1a:	d901      	bls.n	8010c20 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8010c1c:	23f4      	movs	r3, #244	; 0xf4
 8010c1e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8010c20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3710      	adds	r7, #16
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}

08010c2c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8010c2c:	b580      	push	{r7, lr}
 8010c2e:	b084      	sub	sp, #16
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
 8010c34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010c36:	2300      	movs	r3, #0
 8010c38:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8010c3a:	f107 030e 	add.w	r3, r7, #14
 8010c3e:	461a      	mov	r2, r3
 8010c40:	2113      	movs	r1, #19
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f003 fabc 	bl	80141c0 <VL53L0X_RdByte>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8010c4c:	7bbb      	ldrb	r3, [r7, #14]
 8010c4e:	f003 0207 	and.w	r2, r3, #7
 8010c52:	683b      	ldr	r3, [r7, #0]
 8010c54:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8010c56:	7bbb      	ldrb	r3, [r7, #14]
 8010c58:	f003 0318 	and.w	r3, r3, #24
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d001      	beq.n	8010c64 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8010c60:	23fa      	movs	r3, #250	; 0xfa
 8010c62:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8010c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	3710      	adds	r7, #16
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}

08010c70 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b086      	sub	sp, #24
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	60f8      	str	r0, [r7, #12]
 8010c78:	60b9      	str	r1, [r7, #8]
 8010c7a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8010c80:	687a      	ldr	r2, [r7, #4]
 8010c82:	68b9      	ldr	r1, [r7, #8]
 8010c84:	68f8      	ldr	r0, [r7, #12]
 8010c86:	f000 fa03 	bl	8011090 <VL53L0X_perform_ref_spad_management>
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8010c8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010c92:	4618      	mov	r0, r3
 8010c94:	3718      	adds	r7, #24
 8010c96:	46bd      	mov	sp, r7
 8010c98:	bd80      	pop	{r7, pc}

08010c9a <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8010c9a:	b580      	push	{r7, lr}
 8010c9c:	b084      	sub	sp, #16
 8010c9e:	af00      	add	r7, sp, #0
 8010ca0:	6078      	str	r0, [r7, #4]
 8010ca2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8010ca8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8010cac:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8010cae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010cb2:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8010cb4:	f107 0308 	add.w	r3, r7, #8
 8010cb8:	461a      	mov	r2, r3
 8010cba:	2128      	movs	r1, #40	; 0x28
 8010cbc:	6878      	ldr	r0, [r7, #4]
 8010cbe:	f003 faa9 	bl	8014214 <VL53L0X_RdWord>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8010cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d11e      	bne.n	8010d0c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8010cce:	893b      	ldrh	r3, [r7, #8]
 8010cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010cd4:	b29b      	uxth	r3, r3
 8010cd6:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8010cd8:	893b      	ldrh	r3, [r7, #8]
 8010cda:	461a      	mov	r2, r3
 8010cdc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	dd0b      	ble.n	8010cfc <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8010ce4:	893a      	ldrh	r2, [r7, #8]
 8010ce6:	897b      	ldrh	r3, [r7, #10]
 8010ce8:	1ad3      	subs	r3, r2, r3
 8010cea:	b29b      	uxth	r3, r3
 8010cec:	b21b      	sxth	r3, r3
 8010cee:	461a      	mov	r2, r3
					* 250;
 8010cf0:	23fa      	movs	r3, #250	; 0xfa
 8010cf2:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8010cf6:	683b      	ldr	r3, [r7, #0]
 8010cf8:	601a      	str	r2, [r3, #0]
 8010cfa:	e007      	b.n	8010d0c <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8010cfc:	893b      	ldrh	r3, [r7, #8]
 8010cfe:	b21b      	sxth	r3, r3
 8010d00:	461a      	mov	r2, r3
 8010d02:	23fa      	movs	r3, #250	; 0xfa
 8010d04:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8010d08:	683b      	ldr	r3, [r7, #0]
 8010d0a:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8010d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010d10:	4618      	mov	r0, r3
 8010d12:	3710      	adds	r7, #16
 8010d14:	46bd      	mov	sp, r7
 8010d16:	bd80      	pop	{r7, pc}

08010d18 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b08b      	sub	sp, #44	; 0x2c
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	60f8      	str	r0, [r7, #12]
 8010d20:	60b9      	str	r1, [r7, #8]
 8010d22:	607a      	str	r2, [r7, #4]
 8010d24:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8010d26:	2308      	movs	r3, #8
 8010d28:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8010d2e:	683b      	ldr	r3, [r7, #0]
 8010d30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010d34:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8010d36:	687a      	ldr	r2, [r7, #4]
 8010d38:	69bb      	ldr	r3, [r7, #24]
 8010d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d3e:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	69ba      	ldr	r2, [r7, #24]
 8010d44:	fbb3 f2f2 	udiv	r2, r3, r2
 8010d48:	69b9      	ldr	r1, [r7, #24]
 8010d4a:	fb01 f202 	mul.w	r2, r1, r2
 8010d4e:	1a9b      	subs	r3, r3, r2
 8010d50:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010d52:	697b      	ldr	r3, [r7, #20]
 8010d54:	627b      	str	r3, [r7, #36]	; 0x24
 8010d56:	e030      	b.n	8010dba <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8010d58:	2300      	movs	r3, #0
 8010d5a:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8010d5c:	68fa      	ldr	r2, [r7, #12]
 8010d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d60:	4413      	add	r3, r2
 8010d62:	781b      	ldrb	r3, [r3, #0]
 8010d64:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8010d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d11e      	bne.n	8010dac <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8010d6e:	7ffa      	ldrb	r2, [r7, #31]
 8010d70:	693b      	ldr	r3, [r7, #16]
 8010d72:	fa42 f303 	asr.w	r3, r2, r3
 8010d76:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8010d78:	693b      	ldr	r3, [r7, #16]
 8010d7a:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8010d7c:	e016      	b.n	8010dac <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8010d7e:	7ffb      	ldrb	r3, [r7, #31]
 8010d80:	f003 0301 	and.w	r3, r3, #1
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d00b      	beq.n	8010da0 <get_next_good_spad+0x88>
				success = 1;
 8010d88:	2301      	movs	r3, #1
 8010d8a:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8010d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d8e:	69ba      	ldr	r2, [r7, #24]
 8010d90:	fb02 f203 	mul.w	r2, r2, r3
 8010d94:	6a3b      	ldr	r3, [r7, #32]
 8010d96:	4413      	add	r3, r2
 8010d98:	461a      	mov	r2, r3
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	601a      	str	r2, [r3, #0]
				break;
 8010d9e:	e009      	b.n	8010db4 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8010da0:	7ffb      	ldrb	r3, [r7, #31]
 8010da2:	085b      	lsrs	r3, r3, #1
 8010da4:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8010da6:	6a3b      	ldr	r3, [r7, #32]
 8010da8:	3301      	adds	r3, #1
 8010daa:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8010dac:	6a3a      	ldr	r2, [r7, #32]
 8010dae:	69bb      	ldr	r3, [r7, #24]
 8010db0:	429a      	cmp	r2, r3
 8010db2:	d3e4      	bcc.n	8010d7e <get_next_good_spad+0x66>
				coarseIndex++) {
 8010db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010db6:	3301      	adds	r3, #1
 8010db8:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010dba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010dbc:	68bb      	ldr	r3, [r7, #8]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d202      	bcs.n	8010dc8 <get_next_good_spad+0xb0>
 8010dc2:	7fbb      	ldrb	r3, [r7, #30]
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d0c7      	beq.n	8010d58 <get_next_good_spad+0x40>
		}
	}
}
 8010dc8:	bf00      	nop
 8010dca:	372c      	adds	r7, #44	; 0x2c
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd2:	4770      	bx	lr

08010dd4 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8010dd4:	b480      	push	{r7}
 8010dd6:	b085      	sub	sp, #20
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8010ddc:	2301      	movs	r3, #1
 8010dde:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	099b      	lsrs	r3, r3, #6
 8010de4:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8010de6:	4a07      	ldr	r2, [pc, #28]	; (8010e04 <is_aperture+0x30>)
 8010de8:	68bb      	ldr	r3, [r7, #8]
 8010dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d101      	bne.n	8010df6 <is_aperture+0x22>
		isAperture = 0;
 8010df2:	2300      	movs	r3, #0
 8010df4:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8010df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3714      	adds	r7, #20
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e02:	4770      	bx	lr
 8010e04:	200006e0 	.word	0x200006e0

08010e08 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8010e08:	b480      	push	{r7}
 8010e0a:	b089      	sub	sp, #36	; 0x24
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	60f8      	str	r0, [r7, #12]
 8010e10:	60b9      	str	r1, [r7, #8]
 8010e12:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010e14:	2300      	movs	r3, #0
 8010e16:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8010e18:	2308      	movs	r3, #8
 8010e1a:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8010e1c:	687a      	ldr	r2, [r7, #4]
 8010e1e:	69bb      	ldr	r3, [r7, #24]
 8010e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e24:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	69ba      	ldr	r2, [r7, #24]
 8010e2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010e2e:	69b9      	ldr	r1, [r7, #24]
 8010e30:	fb01 f202 	mul.w	r2, r1, r2
 8010e34:	1a9b      	subs	r3, r3, r2
 8010e36:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8010e38:	697a      	ldr	r2, [r7, #20]
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	429a      	cmp	r2, r3
 8010e3e:	d302      	bcc.n	8010e46 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010e40:	23ce      	movs	r3, #206	; 0xce
 8010e42:	77fb      	strb	r3, [r7, #31]
 8010e44:	e010      	b.n	8010e68 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8010e46:	68fa      	ldr	r2, [r7, #12]
 8010e48:	697b      	ldr	r3, [r7, #20]
 8010e4a:	4413      	add	r3, r2
 8010e4c:	781b      	ldrb	r3, [r3, #0]
 8010e4e:	b25a      	sxtb	r2, r3
 8010e50:	2101      	movs	r1, #1
 8010e52:	693b      	ldr	r3, [r7, #16]
 8010e54:	fa01 f303 	lsl.w	r3, r1, r3
 8010e58:	b25b      	sxtb	r3, r3
 8010e5a:	4313      	orrs	r3, r2
 8010e5c:	b259      	sxtb	r1, r3
 8010e5e:	68fa      	ldr	r2, [r7, #12]
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	4413      	add	r3, r2
 8010e64:	b2ca      	uxtb	r2, r1
 8010e66:	701a      	strb	r2, [r3, #0]

	return status;
 8010e68:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	3724      	adds	r7, #36	; 0x24
 8010e70:	46bd      	mov	sp, r7
 8010e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e76:	4770      	bx	lr

08010e78 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b084      	sub	sp, #16
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
 8010e80:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8010e82:	2306      	movs	r3, #6
 8010e84:	683a      	ldr	r2, [r7, #0]
 8010e86:	21b0      	movs	r1, #176	; 0xb0
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f003 f8bb 	bl	8014004 <VL53L0X_WriteMulti>
 8010e8e:	4603      	mov	r3, r0
 8010e90:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8010e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3710      	adds	r7, #16
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}

08010e9e <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8010e9e:	b580      	push	{r7, lr}
 8010ea0:	b084      	sub	sp, #16
 8010ea2:	af00      	add	r7, sp, #0
 8010ea4:	6078      	str	r0, [r7, #4]
 8010ea6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8010ea8:	2306      	movs	r3, #6
 8010eaa:	683a      	ldr	r2, [r7, #0]
 8010eac:	21b0      	movs	r1, #176	; 0xb0
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	f003 f8d8 	bl	8014064 <VL53L0X_ReadMulti>
 8010eb4:	4603      	mov	r3, r0
 8010eb6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8010eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	3710      	adds	r7, #16
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	bd80      	pop	{r7, pc}

08010ec4 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b08c      	sub	sp, #48	; 0x30
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	60f8      	str	r0, [r7, #12]
 8010ecc:	607a      	str	r2, [r7, #4]
 8010ece:	603b      	str	r3, [r7, #0]
 8010ed0:	460b      	mov	r3, r1
 8010ed2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8010eda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010edc:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8010ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ee0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ee6:	e02b      	b.n	8010f40 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8010ee8:	f107 031c 	add.w	r3, r7, #28
 8010eec:	6a3a      	ldr	r2, [r7, #32]
 8010eee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f7ff ff11 	bl	8010d18 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8010ef6:	69fb      	ldr	r3, [r7, #28]
 8010ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010efc:	d103      	bne.n	8010f06 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010efe:	23ce      	movs	r3, #206	; 0xce
 8010f00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8010f04:	e020      	b.n	8010f48 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8010f06:	69fb      	ldr	r3, [r7, #28]
 8010f08:	461a      	mov	r2, r3
 8010f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f0c:	4413      	add	r3, r2
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f7ff ff60 	bl	8010dd4 <is_aperture>
 8010f14:	4603      	mov	r3, r0
 8010f16:	461a      	mov	r2, r3
 8010f18:	7afb      	ldrb	r3, [r7, #11]
 8010f1a:	4293      	cmp	r3, r2
 8010f1c:	d003      	beq.n	8010f26 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010f1e:	23ce      	movs	r3, #206	; 0xce
 8010f20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8010f24:	e010      	b.n	8010f48 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8010f26:	69fb      	ldr	r3, [r7, #28]
 8010f28:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8010f2a:	6a3a      	ldr	r2, [r7, #32]
 8010f2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010f2e:	6838      	ldr	r0, [r7, #0]
 8010f30:	f7ff ff6a 	bl	8010e08 <enable_spad_bit>
		currentSpad++;
 8010f34:	6a3b      	ldr	r3, [r7, #32]
 8010f36:	3301      	adds	r3, #1
 8010f38:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8010f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f3c:	3301      	adds	r3, #1
 8010f3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010f40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d3cf      	bcc.n	8010ee8 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8010f48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010f4a:	6a3a      	ldr	r2, [r7, #32]
 8010f4c:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8010f4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d106      	bne.n	8010f64 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8010f56:	6839      	ldr	r1, [r7, #0]
 8010f58:	68f8      	ldr	r0, [r7, #12]
 8010f5a:	f7ff ff8d 	bl	8010e78 <set_ref_spad_map>
 8010f5e:	4603      	mov	r3, r0
 8010f60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8010f64:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d121      	bne.n	8010fb0 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8010f6c:	f107 0314 	add.w	r3, r7, #20
 8010f70:	4619      	mov	r1, r3
 8010f72:	68f8      	ldr	r0, [r7, #12]
 8010f74:	f7ff ff93 	bl	8010e9e <get_ref_spad_map>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8010f82:	e011      	b.n	8010fa8 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8010f84:	683a      	ldr	r2, [r7, #0]
 8010f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f88:	4413      	add	r3, r2
 8010f8a:	781a      	ldrb	r2, [r3, #0]
 8010f8c:	f107 0114 	add.w	r1, r7, #20
 8010f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f92:	440b      	add	r3, r1
 8010f94:	781b      	ldrb	r3, [r3, #0]
 8010f96:	429a      	cmp	r2, r3
 8010f98:	d003      	beq.n	8010fa2 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010f9a:	23ce      	movs	r3, #206	; 0xce
 8010f9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8010fa0:	e006      	b.n	8010fb0 <enable_ref_spads+0xec>
			}
			i++;
 8010fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fa4:	3301      	adds	r3, #1
 8010fa6:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8010fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fac:	429a      	cmp	r2, r3
 8010fae:	d3e9      	bcc.n	8010f84 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8010fb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	3730      	adds	r7, #48	; 0x30
 8010fb8:	46bd      	mov	sp, r7
 8010fba:	bd80      	pop	{r7, pc}

08010fbc <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8010fbc:	b580      	push	{r7, lr}
 8010fbe:	b08a      	sub	sp, #40	; 0x28
 8010fc0:	af00      	add	r7, sp, #0
 8010fc2:	6078      	str	r0, [r7, #4]
 8010fc4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8010fd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8010fdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d107      	bne.n	8010ff4 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8010fe4:	22c0      	movs	r2, #192	; 0xc0
 8010fe6:	2101      	movs	r1, #1
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f003 f867 	bl	80140bc <VL53L0X_WrByte>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8010ff4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d108      	bne.n	801100e <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8010ffc:	f107 0308 	add.w	r3, r7, #8
 8011000:	4619      	mov	r1, r3
 8011002:	6878      	ldr	r0, [r7, #4]
 8011004:	f7ff fc48 	bl	8010898 <VL53L0X_PerformSingleRangingMeasurement>
 8011008:	4603      	mov	r3, r0
 801100a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 801100e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011012:	2b00      	cmp	r3, #0
 8011014:	d107      	bne.n	8011026 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011016:	2201      	movs	r2, #1
 8011018:	21ff      	movs	r1, #255	; 0xff
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f003 f84e 	bl	80140bc <VL53L0X_WrByte>
 8011020:	4603      	mov	r3, r0
 8011022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8011026:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801102a:	2b00      	cmp	r3, #0
 801102c:	d107      	bne.n	801103e <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 801102e:	683a      	ldr	r2, [r7, #0]
 8011030:	21b6      	movs	r1, #182	; 0xb6
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f003 f8ee 	bl	8014214 <VL53L0X_RdWord>
 8011038:	4603      	mov	r3, r0
 801103a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 801103e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011042:	2b00      	cmp	r3, #0
 8011044:	d107      	bne.n	8011056 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011046:	2200      	movs	r2, #0
 8011048:	21ff      	movs	r1, #255	; 0xff
 801104a:	6878      	ldr	r0, [r7, #4]
 801104c:	f003 f836 	bl	80140bc <VL53L0X_WrByte>
 8011050:	4603      	mov	r3, r0
 8011052:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8011056:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801105a:	2b00      	cmp	r3, #0
 801105c:	d112      	bne.n	8011084 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801105e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011062:	461a      	mov	r2, r3
 8011064:	2101      	movs	r1, #1
 8011066:	6878      	ldr	r0, [r7, #4]
 8011068:	f003 f828 	bl	80140bc <VL53L0X_WrByte>
 801106c:	4603      	mov	r3, r0
 801106e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8011072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011076:	2b00      	cmp	r3, #0
 8011078:	d104      	bne.n	8011084 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8011080:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8011084:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011088:	4618      	mov	r0, r3
 801108a:	3728      	adds	r7, #40	; 0x28
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}

08011090 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8011090:	b590      	push	{r4, r7, lr}
 8011092:	b09d      	sub	sp, #116	; 0x74
 8011094:	af06      	add	r7, sp, #24
 8011096:	60f8      	str	r0, [r7, #12]
 8011098:	60b9      	str	r1, [r7, #8]
 801109a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801109c:	2300      	movs	r3, #0
 801109e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80110a2:	23b4      	movs	r3, #180	; 0xb4
 80110a4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 80110a8:	2303      	movs	r3, #3
 80110aa:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 80110ac:	232c      	movs	r3, #44	; 0x2c
 80110ae:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 80110b0:	2300      	movs	r3, #0
 80110b2:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 80110b4:	2300      	movs	r3, #0
 80110b6:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80110b8:	2300      	movs	r3, #0
 80110ba:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80110bc:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80110c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80110c2:	2300      	movs	r3, #0
 80110c4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 80110ca:	2306      	movs	r3, #6
 80110cc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 80110ce:	2300      	movs	r3, #0
 80110d0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80110d2:	2300      	movs	r3, #0
 80110d4:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80110d6:	2300      	movs	r3, #0
 80110d8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80110dc:	2300      	movs	r3, #0
 80110de:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80110e0:	2300      	movs	r3, #0
 80110e2:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80110e4:	2300      	movs	r3, #0
 80110e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80110e8:	2300      	movs	r3, #0
 80110ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 80110f4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80110f6:	2300      	movs	r3, #0
 80110f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80110fa:	e009      	b.n	8011110 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80110fc:	68fa      	ldr	r2, [r7, #12]
 80110fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011100:	4413      	add	r3, r2
 8011102:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8011106:	2200      	movs	r2, #0
 8011108:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 801110a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801110c:	3301      	adds	r3, #1
 801110e:	64bb      	str	r3, [r7, #72]	; 0x48
 8011110:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011114:	429a      	cmp	r2, r3
 8011116:	d3f1      	bcc.n	80110fc <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011118:	2201      	movs	r2, #1
 801111a:	21ff      	movs	r1, #255	; 0xff
 801111c:	68f8      	ldr	r0, [r7, #12]
 801111e:	f002 ffcd 	bl	80140bc <VL53L0X_WrByte>
 8011122:	4603      	mov	r3, r0
 8011124:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8011128:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801112c:	2b00      	cmp	r3, #0
 801112e:	d107      	bne.n	8011140 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8011130:	2200      	movs	r2, #0
 8011132:	214f      	movs	r1, #79	; 0x4f
 8011134:	68f8      	ldr	r0, [r7, #12]
 8011136:	f002 ffc1 	bl	80140bc <VL53L0X_WrByte>
 801113a:	4603      	mov	r3, r0
 801113c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8011140:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011144:	2b00      	cmp	r3, #0
 8011146:	d107      	bne.n	8011158 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8011148:	222c      	movs	r2, #44	; 0x2c
 801114a:	214e      	movs	r1, #78	; 0x4e
 801114c:	68f8      	ldr	r0, [r7, #12]
 801114e:	f002 ffb5 	bl	80140bc <VL53L0X_WrByte>
 8011152:	4603      	mov	r3, r0
 8011154:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8011158:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801115c:	2b00      	cmp	r3, #0
 801115e:	d107      	bne.n	8011170 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011160:	2200      	movs	r2, #0
 8011162:	21ff      	movs	r1, #255	; 0xff
 8011164:	68f8      	ldr	r0, [r7, #12]
 8011166:	f002 ffa9 	bl	80140bc <VL53L0X_WrByte>
 801116a:	4603      	mov	r3, r0
 801116c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8011170:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011174:	2b00      	cmp	r3, #0
 8011176:	d109      	bne.n	801118c <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8011178:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801117c:	461a      	mov	r2, r3
 801117e:	21b6      	movs	r1, #182	; 0xb6
 8011180:	68f8      	ldr	r0, [r7, #12]
 8011182:	f002 ff9b 	bl	80140bc <VL53L0X_WrByte>
 8011186:	4603      	mov	r3, r0
 8011188:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 801118c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011190:	2b00      	cmp	r3, #0
 8011192:	d107      	bne.n	80111a4 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8011194:	2200      	movs	r2, #0
 8011196:	2180      	movs	r1, #128	; 0x80
 8011198:	68f8      	ldr	r0, [r7, #12]
 801119a:	f002 ff8f 	bl	80140bc <VL53L0X_WrByte>
 801119e:	4603      	mov	r3, r0
 80111a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80111a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d10a      	bne.n	80111c2 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80111ac:	f107 0210 	add.w	r2, r7, #16
 80111b0:	f107 0111 	add.w	r1, r7, #17
 80111b4:	2300      	movs	r3, #0
 80111b6:	68f8      	ldr	r0, [r7, #12]
 80111b8:	f000 fbbb 	bl	8011932 <VL53L0X_perform_ref_calibration>
 80111bc:	4603      	mov	r3, r0
 80111be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80111c2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d121      	bne.n	801120e <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80111ca:	2300      	movs	r3, #0
 80111cc:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 80111ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80111d0:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80111d2:	2300      	movs	r3, #0
 80111d4:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80111d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111d8:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80111e6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80111ea:	f107 0218 	add.w	r2, r7, #24
 80111ee:	9204      	str	r2, [sp, #16]
 80111f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111f2:	9203      	str	r2, [sp, #12]
 80111f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80111f6:	9202      	str	r2, [sp, #8]
 80111f8:	9301      	str	r3, [sp, #4]
 80111fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111fc:	9300      	str	r3, [sp, #0]
 80111fe:	4623      	mov	r3, r4
 8011200:	4602      	mov	r2, r0
 8011202:	68f8      	ldr	r0, [r7, #12]
 8011204:	f7ff fe5e 	bl	8010ec4 <enable_ref_spads>
 8011208:	4603      	mov	r3, r0
 801120a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 801120e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011212:	2b00      	cmp	r3, #0
 8011214:	d174      	bne.n	8011300 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8011216:	69bb      	ldr	r3, [r7, #24]
 8011218:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 801121a:	f107 0312 	add.w	r3, r7, #18
 801121e:	4619      	mov	r1, r3
 8011220:	68f8      	ldr	r0, [r7, #12]
 8011222:	f7ff fecb 	bl	8010fbc <perform_ref_signal_measurement>
 8011226:	4603      	mov	r3, r0
 8011228:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 801122c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011230:	2b00      	cmp	r3, #0
 8011232:	d161      	bne.n	80112f8 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8011234:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8011236:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011238:	429a      	cmp	r2, r3
 801123a:	d25d      	bcs.n	80112f8 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 801123c:	2300      	movs	r3, #0
 801123e:	64bb      	str	r3, [r7, #72]	; 0x48
 8011240:	e009      	b.n	8011256 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011242:	68fa      	ldr	r2, [r7, #12]
 8011244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011246:	4413      	add	r3, r2
 8011248:	f503 7392 	add.w	r3, r3, #292	; 0x124
 801124c:	2200      	movs	r2, #0
 801124e:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8011250:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011252:	3301      	adds	r3, #1
 8011254:	64bb      	str	r3, [r7, #72]	; 0x48
 8011256:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801125a:	429a      	cmp	r2, r3
 801125c:	d3f1      	bcc.n	8011242 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 801125e:	e002      	b.n	8011266 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8011260:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011262:	3301      	adds	r3, #1
 8011264:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8011266:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 801126a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801126c:	4413      	add	r3, r2
 801126e:	4618      	mov	r0, r3
 8011270:	f7ff fdb0 	bl	8010dd4 <is_aperture>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d103      	bne.n	8011282 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 801127a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801127c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801127e:	429a      	cmp	r2, r3
 8011280:	d3ee      	bcc.n	8011260 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8011282:	2301      	movs	r3, #1
 8011284:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8011286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011288:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8011296:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801129a:	f107 0218 	add.w	r2, r7, #24
 801129e:	9204      	str	r2, [sp, #16]
 80112a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80112a2:	9203      	str	r2, [sp, #12]
 80112a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80112a6:	9202      	str	r2, [sp, #8]
 80112a8:	9301      	str	r3, [sp, #4]
 80112aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112ac:	9300      	str	r3, [sp, #0]
 80112ae:	4623      	mov	r3, r4
 80112b0:	4602      	mov	r2, r0
 80112b2:	68f8      	ldr	r0, [r7, #12]
 80112b4:	f7ff fe06 	bl	8010ec4 <enable_ref_spads>
 80112b8:	4603      	mov	r3, r0
 80112ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80112be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d11b      	bne.n	80112fe <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80112c6:	69bb      	ldr	r3, [r7, #24]
 80112c8:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80112ca:	f107 0312 	add.w	r3, r7, #18
 80112ce:	4619      	mov	r1, r3
 80112d0:	68f8      	ldr	r0, [r7, #12]
 80112d2:	f7ff fe73 	bl	8010fbc <perform_ref_signal_measurement>
 80112d6:	4603      	mov	r3, r0
 80112d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80112dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d10c      	bne.n	80112fe <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80112e4:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80112e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80112e8:	429a      	cmp	r2, r3
 80112ea:	d208      	bcs.n	80112fe <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80112ec:	2301      	movs	r3, #1
 80112ee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 80112f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112f4:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80112f6:	e002      	b.n	80112fe <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80112f8:	2300      	movs	r3, #0
 80112fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80112fc:	e000      	b.n	8011300 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80112fe:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8011300:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8011304:	2b00      	cmp	r3, #0
 8011306:	f040 80af 	bne.w	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 801130a:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 801130c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801130e:	429a      	cmp	r2, r3
 8011310:	f240 80aa 	bls.w	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8011314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011316:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 801131a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801131c:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8011324:	f107 031c 	add.w	r3, r7, #28
 8011328:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801132a:	4618      	mov	r0, r3
 801132c:	f00c fd8e 	bl	801de4c <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8011330:	8a7b      	ldrh	r3, [r7, #18]
 8011332:	461a      	mov	r2, r3
 8011334:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011336:	1ad3      	subs	r3, r2, r3
 8011338:	2b00      	cmp	r3, #0
 801133a:	bfb8      	it	lt
 801133c:	425b      	neglt	r3, r3
 801133e:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8011340:	2300      	movs	r3, #0
 8011342:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8011346:	e086      	b.n	8011456 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 801134e:	f107 0314 	add.w	r3, r7, #20
 8011352:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011354:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011356:	f7ff fcdf 	bl	8010d18 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011360:	d103      	bne.n	801136a <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011362:	23ce      	movs	r3, #206	; 0xce
 8011364:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8011368:	e07e      	b.n	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 801136a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 801136e:	697a      	ldr	r2, [r7, #20]
 8011370:	4413      	add	r3, r2
 8011372:	4618      	mov	r0, r3
 8011374:	f7ff fd2e 	bl	8010dd4 <is_aperture>
 8011378:	4603      	mov	r3, r0
 801137a:	461a      	mov	r2, r3
 801137c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801137e:	4293      	cmp	r3, r2
 8011380:	d003      	beq.n	801138a <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8011382:	2301      	movs	r3, #1
 8011384:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 8011388:	e06e      	b.n	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 801138a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801138c:	3301      	adds	r3, #1
 801138e:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8011390:	697b      	ldr	r3, [r7, #20]
 8011392:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 801139a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801139c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801139e:	4618      	mov	r0, r3
 80113a0:	f7ff fd32 	bl	8010e08 <enable_spad_bit>
 80113a4:	4603      	mov	r3, r0
 80113a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80113aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d10c      	bne.n	80113cc <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80113b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113b4:	3301      	adds	r3, #1
 80113b6:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 80113be:	4619      	mov	r1, r3
 80113c0:	68f8      	ldr	r0, [r7, #12]
 80113c2:	f7ff fd59 	bl	8010e78 <set_ref_spad_map>
 80113c6:	4603      	mov	r3, r0
 80113c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80113cc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d146      	bne.n	8011462 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80113d4:	f107 0312 	add.w	r3, r7, #18
 80113d8:	4619      	mov	r1, r3
 80113da:	68f8      	ldr	r0, [r7, #12]
 80113dc:	f7ff fdee 	bl	8010fbc <perform_ref_signal_measurement>
 80113e0:	4603      	mov	r3, r0
 80113e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80113e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d13b      	bne.n	8011466 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80113ee:	8a7b      	ldrh	r3, [r7, #18]
 80113f0:	461a      	mov	r2, r3
 80113f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80113f4:	1ad3      	subs	r3, r2, r3
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	bfb8      	it	lt
 80113fa:	425b      	neglt	r3, r3
 80113fc:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 80113fe:	8a7b      	ldrh	r3, [r7, #18]
 8011400:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011402:	429a      	cmp	r2, r3
 8011404:	d21c      	bcs.n	8011440 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8011406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011408:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801140a:	429a      	cmp	r2, r3
 801140c:	d914      	bls.n	8011438 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 801140e:	f107 031c 	add.w	r3, r7, #28
 8011412:	4619      	mov	r1, r3
 8011414:	68f8      	ldr	r0, [r7, #12]
 8011416:	f7ff fd2f 	bl	8010e78 <set_ref_spad_map>
 801141a:	4603      	mov	r3, r0
 801141c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8011426:	f107 011c 	add.w	r1, r7, #28
 801142a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801142c:	4618      	mov	r0, r3
 801142e:	f00c fd0d 	bl	801de4c <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8011432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011434:	3b01      	subs	r3, #1
 8011436:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8011438:	2301      	movs	r3, #1
 801143a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801143e:	e00a      	b.n	8011456 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8011440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011442:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 801144a:	f107 031c 	add.w	r3, r7, #28
 801144e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011450:	4618      	mov	r0, r3
 8011452:	f00c fcfb 	bl	801de4c <memcpy>
		while (!complete) {
 8011456:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801145a:	2b00      	cmp	r3, #0
 801145c:	f43f af74 	beq.w	8011348 <VL53L0X_perform_ref_spad_management+0x2b8>
 8011460:	e002      	b.n	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8011462:	bf00      	nop
 8011464:	e000      	b.n	8011468 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8011466:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8011468:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 801146c:	2b00      	cmp	r3, #0
 801146e:	d115      	bne.n	801149c <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8011470:	68bb      	ldr	r3, [r7, #8]
 8011472:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011474:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 801147c:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	2201      	movs	r2, #1
 8011482:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	b2da      	uxtb	r2, r3
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	781a      	ldrb	r2, [r3, #0]
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 801149c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80114a0:	4618      	mov	r0, r3
 80114a2:	375c      	adds	r7, #92	; 0x5c
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bd90      	pop	{r4, r7, pc}

080114a8 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80114a8:	b590      	push	{r4, r7, lr}
 80114aa:	b093      	sub	sp, #76	; 0x4c
 80114ac:	af06      	add	r7, sp, #24
 80114ae:	60f8      	str	r0, [r7, #12]
 80114b0:	60b9      	str	r1, [r7, #8]
 80114b2:	4613      	mov	r3, r2
 80114b4:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80114b6:	2300      	movs	r3, #0
 80114b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80114bc:	2300      	movs	r3, #0
 80114be:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80114c0:	23b4      	movs	r3, #180	; 0xb4
 80114c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80114c6:	2306      	movs	r3, #6
 80114c8:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80114ca:	232c      	movs	r3, #44	; 0x2c
 80114cc:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80114ce:	2201      	movs	r2, #1
 80114d0:	21ff      	movs	r1, #255	; 0xff
 80114d2:	68f8      	ldr	r0, [r7, #12]
 80114d4:	f002 fdf2 	bl	80140bc <VL53L0X_WrByte>
 80114d8:	4603      	mov	r3, r0
 80114da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80114de:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d107      	bne.n	80114f6 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80114e6:	2200      	movs	r2, #0
 80114e8:	214f      	movs	r1, #79	; 0x4f
 80114ea:	68f8      	ldr	r0, [r7, #12]
 80114ec:	f002 fde6 	bl	80140bc <VL53L0X_WrByte>
 80114f0:	4603      	mov	r3, r0
 80114f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80114f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d107      	bne.n	801150e <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80114fe:	222c      	movs	r2, #44	; 0x2c
 8011500:	214e      	movs	r1, #78	; 0x4e
 8011502:	68f8      	ldr	r0, [r7, #12]
 8011504:	f002 fdda 	bl	80140bc <VL53L0X_WrByte>
 8011508:	4603      	mov	r3, r0
 801150a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 801150e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8011512:	2b00      	cmp	r3, #0
 8011514:	d107      	bne.n	8011526 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011516:	2200      	movs	r2, #0
 8011518:	21ff      	movs	r1, #255	; 0xff
 801151a:	68f8      	ldr	r0, [r7, #12]
 801151c:	f002 fdce 	bl	80140bc <VL53L0X_WrByte>
 8011520:	4603      	mov	r3, r0
 8011522:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8011526:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801152a:	2b00      	cmp	r3, #0
 801152c:	d109      	bne.n	8011542 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 801152e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011532:	461a      	mov	r2, r3
 8011534:	21b6      	movs	r1, #182	; 0xb6
 8011536:	68f8      	ldr	r0, [r7, #12]
 8011538:	f002 fdc0 	bl	80140bc <VL53L0X_WrByte>
 801153c:	4603      	mov	r3, r0
 801153e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8011542:	2300      	movs	r3, #0
 8011544:	627b      	str	r3, [r7, #36]	; 0x24
 8011546:	e009      	b.n	801155c <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011548:	68fa      	ldr	r2, [r7, #12]
 801154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801154c:	4413      	add	r3, r2
 801154e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8011552:	2200      	movs	r2, #0
 8011554:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8011556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011558:	3301      	adds	r3, #1
 801155a:	627b      	str	r3, [r7, #36]	; 0x24
 801155c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801155e:	69fb      	ldr	r3, [r7, #28]
 8011560:	429a      	cmp	r2, r3
 8011562:	d3f1      	bcc.n	8011548 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8011564:	79fb      	ldrb	r3, [r7, #7]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d011      	beq.n	801158e <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801156a:	e002      	b.n	8011572 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 801156c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801156e:	3301      	adds	r3, #1
 8011570:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011572:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011578:	4413      	add	r3, r2
 801157a:	4618      	mov	r0, r3
 801157c:	f7ff fc2a 	bl	8010dd4 <is_aperture>
 8011580:	4603      	mov	r3, r0
 8011582:	2b00      	cmp	r3, #0
 8011584:	d103      	bne.n	801158e <VL53L0X_set_reference_spads+0xe6>
 8011586:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011588:	69bb      	ldr	r3, [r7, #24]
 801158a:	429a      	cmp	r2, r3
 801158c:	d3ee      	bcc.n	801156c <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 801159a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801159e:	79f9      	ldrb	r1, [r7, #7]
 80115a0:	f107 0214 	add.w	r2, r7, #20
 80115a4:	9204      	str	r2, [sp, #16]
 80115a6:	68ba      	ldr	r2, [r7, #8]
 80115a8:	9203      	str	r2, [sp, #12]
 80115aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80115ac:	9202      	str	r2, [sp, #8]
 80115ae:	9301      	str	r3, [sp, #4]
 80115b0:	69fb      	ldr	r3, [r7, #28]
 80115b2:	9300      	str	r3, [sp, #0]
 80115b4:	4623      	mov	r3, r4
 80115b6:	4602      	mov	r2, r0
 80115b8:	68f8      	ldr	r0, [r7, #12]
 80115ba:	f7ff fc83 	bl	8010ec4 <enable_ref_spads>
 80115be:	4603      	mov	r3, r0
 80115c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80115c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d10c      	bne.n	80115e6 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	2201      	movs	r2, #1
 80115d0:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80115d4:	68bb      	ldr	r3, [r7, #8]
 80115d6:	b2da      	uxtb	r2, r3
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	79fa      	ldrb	r2, [r7, #7]
 80115e2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80115e6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80115ea:	4618      	mov	r0, r3
 80115ec:	3734      	adds	r7, #52	; 0x34
 80115ee:	46bd      	mov	sp, r7
 80115f0:	bd90      	pop	{r4, r7, pc}

080115f2 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80115f2:	b580      	push	{r7, lr}
 80115f4:	b084      	sub	sp, #16
 80115f6:	af00      	add	r7, sp, #0
 80115f8:	6078      	str	r0, [r7, #4]
 80115fa:	460b      	mov	r3, r1
 80115fc:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80115fe:	2300      	movs	r3, #0
 8011600:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8011602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d10a      	bne.n	8011620 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 801160a:	78fb      	ldrb	r3, [r7, #3]
 801160c:	f043 0301 	orr.w	r3, r3, #1
 8011610:	b2db      	uxtb	r3, r3
 8011612:	461a      	mov	r2, r3
 8011614:	2100      	movs	r1, #0
 8011616:	6878      	ldr	r0, [r7, #4]
 8011618:	f002 fd50 	bl	80140bc <VL53L0X_WrByte>
 801161c:	4603      	mov	r3, r0
 801161e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8011620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d104      	bne.n	8011632 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8011628:	6878      	ldr	r0, [r7, #4]
 801162a:	f000 f9bf 	bl	80119ac <VL53L0X_measurement_poll_for_completion>
 801162e:	4603      	mov	r3, r0
 8011630:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8011632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d105      	bne.n	8011646 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801163a:	2100      	movs	r1, #0
 801163c:	6878      	ldr	r0, [r7, #4]
 801163e:	f7ff fab5 	bl	8010bac <VL53L0X_ClearInterruptMask>
 8011642:	4603      	mov	r3, r0
 8011644:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8011646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d106      	bne.n	801165c <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 801164e:	2200      	movs	r2, #0
 8011650:	2100      	movs	r1, #0
 8011652:	6878      	ldr	r0, [r7, #4]
 8011654:	f002 fd32 	bl	80140bc <VL53L0X_WrByte>
 8011658:	4603      	mov	r3, r0
 801165a:	73fb      	strb	r3, [r7, #15]

	return Status;
 801165c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011660:	4618      	mov	r0, r3
 8011662:	3710      	adds	r7, #16
 8011664:	46bd      	mov	sp, r7
 8011666:	bd80      	pop	{r7, pc}

08011668 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8011668:	b580      	push	{r7, lr}
 801166a:	b084      	sub	sp, #16
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
 8011670:	4608      	mov	r0, r1
 8011672:	4611      	mov	r1, r2
 8011674:	461a      	mov	r2, r3
 8011676:	4603      	mov	r3, r0
 8011678:	70fb      	strb	r3, [r7, #3]
 801167a:	460b      	mov	r3, r1
 801167c:	70bb      	strb	r3, [r7, #2]
 801167e:	4613      	mov	r3, r2
 8011680:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011682:	2300      	movs	r3, #0
 8011684:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8011686:	2300      	movs	r3, #0
 8011688:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801168a:	2201      	movs	r2, #1
 801168c:	21ff      	movs	r1, #255	; 0xff
 801168e:	6878      	ldr	r0, [r7, #4]
 8011690:	f002 fd14 	bl	80140bc <VL53L0X_WrByte>
 8011694:	4603      	mov	r3, r0
 8011696:	461a      	mov	r2, r3
 8011698:	7bfb      	ldrb	r3, [r7, #15]
 801169a:	4313      	orrs	r3, r2
 801169c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801169e:	2200      	movs	r2, #0
 80116a0:	2100      	movs	r1, #0
 80116a2:	6878      	ldr	r0, [r7, #4]
 80116a4:	f002 fd0a 	bl	80140bc <VL53L0X_WrByte>
 80116a8:	4603      	mov	r3, r0
 80116aa:	461a      	mov	r2, r3
 80116ac:	7bfb      	ldrb	r3, [r7, #15]
 80116ae:	4313      	orrs	r3, r2
 80116b0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80116b2:	2200      	movs	r2, #0
 80116b4:	21ff      	movs	r1, #255	; 0xff
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	f002 fd00 	bl	80140bc <VL53L0X_WrByte>
 80116bc:	4603      	mov	r3, r0
 80116be:	461a      	mov	r2, r3
 80116c0:	7bfb      	ldrb	r3, [r7, #15]
 80116c2:	4313      	orrs	r3, r2
 80116c4:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80116c6:	78fb      	ldrb	r3, [r7, #3]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d01e      	beq.n	801170a <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80116cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d009      	beq.n	80116e8 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80116d4:	69ba      	ldr	r2, [r7, #24]
 80116d6:	21cb      	movs	r1, #203	; 0xcb
 80116d8:	6878      	ldr	r0, [r7, #4]
 80116da:	f002 fd71 	bl	80141c0 <VL53L0X_RdByte>
 80116de:	4603      	mov	r3, r0
 80116e0:	461a      	mov	r2, r3
 80116e2:	7bfb      	ldrb	r3, [r7, #15]
 80116e4:	4313      	orrs	r3, r2
 80116e6:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80116e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d02a      	beq.n	8011746 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80116f0:	f107 030e 	add.w	r3, r7, #14
 80116f4:	461a      	mov	r2, r3
 80116f6:	21ee      	movs	r1, #238	; 0xee
 80116f8:	6878      	ldr	r0, [r7, #4]
 80116fa:	f002 fd61 	bl	80141c0 <VL53L0X_RdByte>
 80116fe:	4603      	mov	r3, r0
 8011700:	461a      	mov	r2, r3
 8011702:	7bfb      	ldrb	r3, [r7, #15]
 8011704:	4313      	orrs	r3, r2
 8011706:	73fb      	strb	r3, [r7, #15]
 8011708:	e01d      	b.n	8011746 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 801170a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d00a      	beq.n	8011728 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8011712:	78bb      	ldrb	r3, [r7, #2]
 8011714:	461a      	mov	r2, r3
 8011716:	21cb      	movs	r1, #203	; 0xcb
 8011718:	6878      	ldr	r0, [r7, #4]
 801171a:	f002 fccf 	bl	80140bc <VL53L0X_WrByte>
 801171e:	4603      	mov	r3, r0
 8011720:	461a      	mov	r2, r3
 8011722:	7bfb      	ldrb	r3, [r7, #15]
 8011724:	4313      	orrs	r3, r2
 8011726:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8011728:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801172c:	2b00      	cmp	r3, #0
 801172e:	d00a      	beq.n	8011746 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8011730:	787b      	ldrb	r3, [r7, #1]
 8011732:	2280      	movs	r2, #128	; 0x80
 8011734:	21ee      	movs	r1, #238	; 0xee
 8011736:	6878      	ldr	r0, [r7, #4]
 8011738:	f002 fd0e 	bl	8014158 <VL53L0X_UpdateByte>
 801173c:	4603      	mov	r3, r0
 801173e:	461a      	mov	r2, r3
 8011740:	7bfb      	ldrb	r3, [r7, #15]
 8011742:	4313      	orrs	r3, r2
 8011744:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011746:	2201      	movs	r2, #1
 8011748:	21ff      	movs	r1, #255	; 0xff
 801174a:	6878      	ldr	r0, [r7, #4]
 801174c:	f002 fcb6 	bl	80140bc <VL53L0X_WrByte>
 8011750:	4603      	mov	r3, r0
 8011752:	461a      	mov	r2, r3
 8011754:	7bfb      	ldrb	r3, [r7, #15]
 8011756:	4313      	orrs	r3, r2
 8011758:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 801175a:	2201      	movs	r2, #1
 801175c:	2100      	movs	r1, #0
 801175e:	6878      	ldr	r0, [r7, #4]
 8011760:	f002 fcac 	bl	80140bc <VL53L0X_WrByte>
 8011764:	4603      	mov	r3, r0
 8011766:	461a      	mov	r2, r3
 8011768:	7bfb      	ldrb	r3, [r7, #15]
 801176a:	4313      	orrs	r3, r2
 801176c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801176e:	2200      	movs	r2, #0
 8011770:	21ff      	movs	r1, #255	; 0xff
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f002 fca2 	bl	80140bc <VL53L0X_WrByte>
 8011778:	4603      	mov	r3, r0
 801177a:	461a      	mov	r2, r3
 801177c:	7bfb      	ldrb	r3, [r7, #15]
 801177e:	4313      	orrs	r3, r2
 8011780:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8011782:	7bbb      	ldrb	r3, [r7, #14]
 8011784:	f023 0310 	bic.w	r3, r3, #16
 8011788:	b2da      	uxtb	r2, r3
 801178a:	69fb      	ldr	r3, [r7, #28]
 801178c:	701a      	strb	r2, [r3, #0]

	return Status;
 801178e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011792:	4618      	mov	r0, r3
 8011794:	3710      	adds	r7, #16
 8011796:	46bd      	mov	sp, r7
 8011798:	bd80      	pop	{r7, pc}

0801179a <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 801179a:	b580      	push	{r7, lr}
 801179c:	b08a      	sub	sp, #40	; 0x28
 801179e:	af04      	add	r7, sp, #16
 80117a0:	60f8      	str	r0, [r7, #12]
 80117a2:	60b9      	str	r1, [r7, #8]
 80117a4:	4611      	mov	r1, r2
 80117a6:	461a      	mov	r2, r3
 80117a8:	460b      	mov	r3, r1
 80117aa:	71fb      	strb	r3, [r7, #7]
 80117ac:	4613      	mov	r3, r2
 80117ae:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80117b0:	2300      	movs	r3, #0
 80117b2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80117b4:	2300      	movs	r3, #0
 80117b6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80117b8:	2300      	movs	r3, #0
 80117ba:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80117bc:	2300      	movs	r3, #0
 80117be:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80117c0:	2300      	movs	r3, #0
 80117c2:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80117c4:	79bb      	ldrb	r3, [r7, #6]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d003      	beq.n	80117d2 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80117d0:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80117d2:	2201      	movs	r2, #1
 80117d4:	2101      	movs	r1, #1
 80117d6:	68f8      	ldr	r0, [r7, #12]
 80117d8:	f002 fc70 	bl	80140bc <VL53L0X_WrByte>
 80117dc:	4603      	mov	r3, r0
 80117de:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80117e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d105      	bne.n	80117f4 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80117e8:	2140      	movs	r1, #64	; 0x40
 80117ea:	68f8      	ldr	r0, [r7, #12]
 80117ec:	f7ff ff01 	bl	80115f2 <VL53L0X_perform_single_ref_calibration>
 80117f0:	4603      	mov	r3, r0
 80117f2:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80117f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d115      	bne.n	8011828 <VL53L0X_perform_vhv_calibration+0x8e>
 80117fc:	79fb      	ldrb	r3, [r7, #7]
 80117fe:	2b01      	cmp	r3, #1
 8011800:	d112      	bne.n	8011828 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8011802:	7d39      	ldrb	r1, [r7, #20]
 8011804:	7d7a      	ldrb	r2, [r7, #21]
 8011806:	2300      	movs	r3, #0
 8011808:	9303      	str	r3, [sp, #12]
 801180a:	2301      	movs	r3, #1
 801180c:	9302      	str	r3, [sp, #8]
 801180e:	f107 0313 	add.w	r3, r7, #19
 8011812:	9301      	str	r3, [sp, #4]
 8011814:	68bb      	ldr	r3, [r7, #8]
 8011816:	9300      	str	r3, [sp, #0]
 8011818:	460b      	mov	r3, r1
 801181a:	2101      	movs	r1, #1
 801181c:	68f8      	ldr	r0, [r7, #12]
 801181e:	f7ff ff23 	bl	8011668 <VL53L0X_ref_calibration_io>
 8011822:	4603      	mov	r3, r0
 8011824:	75fb      	strb	r3, [r7, #23]
 8011826:	e002      	b.n	801182e <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8011828:	68bb      	ldr	r3, [r7, #8]
 801182a:	2200      	movs	r2, #0
 801182c:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 801182e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011832:	2b00      	cmp	r3, #0
 8011834:	d112      	bne.n	801185c <VL53L0X_perform_vhv_calibration+0xc2>
 8011836:	79bb      	ldrb	r3, [r7, #6]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d00f      	beq.n	801185c <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801183c:	7dbb      	ldrb	r3, [r7, #22]
 801183e:	461a      	mov	r2, r3
 8011840:	2101      	movs	r1, #1
 8011842:	68f8      	ldr	r0, [r7, #12]
 8011844:	f002 fc3a 	bl	80140bc <VL53L0X_WrByte>
 8011848:	4603      	mov	r3, r0
 801184a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 801184c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d103      	bne.n	801185c <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	7dba      	ldrb	r2, [r7, #22]
 8011858:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 801185c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011860:	4618      	mov	r0, r3
 8011862:	3718      	adds	r7, #24
 8011864:	46bd      	mov	sp, r7
 8011866:	bd80      	pop	{r7, pc}

08011868 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8011868:	b580      	push	{r7, lr}
 801186a:	b08a      	sub	sp, #40	; 0x28
 801186c:	af04      	add	r7, sp, #16
 801186e:	60f8      	str	r0, [r7, #12]
 8011870:	60b9      	str	r1, [r7, #8]
 8011872:	4611      	mov	r1, r2
 8011874:	461a      	mov	r2, r3
 8011876:	460b      	mov	r3, r1
 8011878:	71fb      	strb	r3, [r7, #7]
 801187a:	4613      	mov	r3, r2
 801187c:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801187e:	2300      	movs	r3, #0
 8011880:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8011882:	2300      	movs	r3, #0
 8011884:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8011886:	2300      	movs	r3, #0
 8011888:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 801188a:	2300      	movs	r3, #0
 801188c:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 801188e:	79bb      	ldrb	r3, [r7, #6]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d003      	beq.n	801189c <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 801189a:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 801189c:	2202      	movs	r2, #2
 801189e:	2101      	movs	r1, #1
 80118a0:	68f8      	ldr	r0, [r7, #12]
 80118a2:	f002 fc0b 	bl	80140bc <VL53L0X_WrByte>
 80118a6:	4603      	mov	r3, r0
 80118a8:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80118aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d105      	bne.n	80118be <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80118b2:	2100      	movs	r1, #0
 80118b4:	68f8      	ldr	r0, [r7, #12]
 80118b6:	f7ff fe9c 	bl	80115f2 <VL53L0X_perform_single_ref_calibration>
 80118ba:	4603      	mov	r3, r0
 80118bc:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80118be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d115      	bne.n	80118f2 <VL53L0X_perform_phase_calibration+0x8a>
 80118c6:	79fb      	ldrb	r3, [r7, #7]
 80118c8:	2b01      	cmp	r3, #1
 80118ca:	d112      	bne.n	80118f2 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80118cc:	7d39      	ldrb	r1, [r7, #20]
 80118ce:	7d7a      	ldrb	r2, [r7, #21]
 80118d0:	2301      	movs	r3, #1
 80118d2:	9303      	str	r3, [sp, #12]
 80118d4:	2300      	movs	r3, #0
 80118d6:	9302      	str	r3, [sp, #8]
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	9301      	str	r3, [sp, #4]
 80118dc:	f107 0313 	add.w	r3, r7, #19
 80118e0:	9300      	str	r3, [sp, #0]
 80118e2:	460b      	mov	r3, r1
 80118e4:	2101      	movs	r1, #1
 80118e6:	68f8      	ldr	r0, [r7, #12]
 80118e8:	f7ff febe 	bl	8011668 <VL53L0X_ref_calibration_io>
 80118ec:	4603      	mov	r3, r0
 80118ee:	75fb      	strb	r3, [r7, #23]
 80118f0:	e002      	b.n	80118f8 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	2200      	movs	r2, #0
 80118f6:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80118f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d112      	bne.n	8011926 <VL53L0X_perform_phase_calibration+0xbe>
 8011900:	79bb      	ldrb	r3, [r7, #6]
 8011902:	2b00      	cmp	r3, #0
 8011904:	d00f      	beq.n	8011926 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8011906:	7dbb      	ldrb	r3, [r7, #22]
 8011908:	461a      	mov	r2, r3
 801190a:	2101      	movs	r1, #1
 801190c:	68f8      	ldr	r0, [r7, #12]
 801190e:	f002 fbd5 	bl	80140bc <VL53L0X_WrByte>
 8011912:	4603      	mov	r3, r0
 8011914:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8011916:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801191a:	2b00      	cmp	r3, #0
 801191c:	d103      	bne.n	8011926 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	7dba      	ldrb	r2, [r7, #22]
 8011922:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8011926:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801192a:	4618      	mov	r0, r3
 801192c:	3718      	adds	r7, #24
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}

08011932 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8011932:	b580      	push	{r7, lr}
 8011934:	b086      	sub	sp, #24
 8011936:	af00      	add	r7, sp, #0
 8011938:	60f8      	str	r0, [r7, #12]
 801193a:	60b9      	str	r1, [r7, #8]
 801193c:	607a      	str	r2, [r7, #4]
 801193e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011940:	2300      	movs	r3, #0
 8011942:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8011944:	2300      	movs	r3, #0
 8011946:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 801194e:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8011950:	78fa      	ldrb	r2, [r7, #3]
 8011952:	2300      	movs	r3, #0
 8011954:	68b9      	ldr	r1, [r7, #8]
 8011956:	68f8      	ldr	r0, [r7, #12]
 8011958:	f7ff ff1f 	bl	801179a <VL53L0X_perform_vhv_calibration>
 801195c:	4603      	mov	r3, r0
 801195e:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8011960:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d107      	bne.n	8011978 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8011968:	78fa      	ldrb	r2, [r7, #3]
 801196a:	2300      	movs	r3, #0
 801196c:	6879      	ldr	r1, [r7, #4]
 801196e:	68f8      	ldr	r0, [r7, #12]
 8011970:	f7ff ff7a 	bl	8011868 <VL53L0X_perform_phase_calibration>
 8011974:	4603      	mov	r3, r0
 8011976:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8011978:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d10f      	bne.n	80119a0 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8011980:	7dbb      	ldrb	r3, [r7, #22]
 8011982:	461a      	mov	r2, r3
 8011984:	2101      	movs	r1, #1
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f002 fb98 	bl	80140bc <VL53L0X_WrByte>
 801198c:	4603      	mov	r3, r0
 801198e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8011990:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d103      	bne.n	80119a0 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	7dba      	ldrb	r2, [r7, #22]
 801199c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80119a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	3718      	adds	r7, #24
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}

080119ac <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b086      	sub	sp, #24
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80119b4:	2300      	movs	r3, #0
 80119b6:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80119b8:	2300      	movs	r3, #0
 80119ba:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80119bc:	2300      	movs	r3, #0
 80119be:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80119c0:	f107 030f 	add.w	r3, r7, #15
 80119c4:	4619      	mov	r1, r3
 80119c6:	6878      	ldr	r0, [r7, #4]
 80119c8:	f7fe fe02 	bl	80105d0 <VL53L0X_GetMeasurementDataReady>
 80119cc:	4603      	mov	r3, r0
 80119ce:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80119d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d110      	bne.n	80119fa <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80119d8:	7bfb      	ldrb	r3, [r7, #15]
 80119da:	2b01      	cmp	r3, #1
 80119dc:	d00f      	beq.n	80119fe <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80119de:	693b      	ldr	r3, [r7, #16]
 80119e0:	3301      	adds	r3, #1
 80119e2:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80119e4:	693b      	ldr	r3, [r7, #16]
 80119e6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80119ea:	d302      	bcc.n	80119f2 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80119ec:	23f9      	movs	r3, #249	; 0xf9
 80119ee:	75fb      	strb	r3, [r7, #23]
			break;
 80119f0:	e006      	b.n	8011a00 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80119f2:	6878      	ldr	r0, [r7, #4]
 80119f4:	f002 fc82 	bl	80142fc <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80119f8:	e7e2      	b.n	80119c0 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80119fa:	bf00      	nop
 80119fc:	e000      	b.n	8011a00 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80119fe:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8011a00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011a04:	4618      	mov	r0, r3
 8011a06:	3718      	adds	r7, #24
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	bd80      	pop	{r7, pc}

08011a0c <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8011a0c:	b480      	push	{r7}
 8011a0e:	b085      	sub	sp, #20
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	4603      	mov	r3, r0
 8011a14:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8011a16:	2300      	movs	r3, #0
 8011a18:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8011a1a:	79fb      	ldrb	r3, [r7, #7]
 8011a1c:	3301      	adds	r3, #1
 8011a1e:	b2db      	uxtb	r3, r3
 8011a20:	005b      	lsls	r3, r3, #1
 8011a22:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8011a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a26:	4618      	mov	r0, r3
 8011a28:	3714      	adds	r7, #20
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a30:	4770      	bx	lr

08011a32 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8011a32:	b480      	push	{r7}
 8011a34:	b085      	sub	sp, #20
 8011a36:	af00      	add	r7, sp, #0
 8011a38:	4603      	mov	r3, r0
 8011a3a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8011a40:	79fb      	ldrb	r3, [r7, #7]
 8011a42:	085b      	lsrs	r3, r3, #1
 8011a44:	b2db      	uxtb	r3, r3
 8011a46:	3b01      	subs	r3, #1
 8011a48:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8011a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3714      	adds	r7, #20
 8011a50:	46bd      	mov	sp, r7
 8011a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a56:	4770      	bx	lr

08011a58 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b085      	sub	sp, #20
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8011a60:	2300      	movs	r3, #0
 8011a62:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8011a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011a68:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8011a6a:	e002      	b.n	8011a72 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	089b      	lsrs	r3, r3, #2
 8011a70:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8011a72:	68ba      	ldr	r2, [r7, #8]
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	429a      	cmp	r2, r3
 8011a78:	d8f8      	bhi.n	8011a6c <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8011a7a:	e017      	b.n	8011aac <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8011a7c:	68fa      	ldr	r2, [r7, #12]
 8011a7e:	68bb      	ldr	r3, [r7, #8]
 8011a80:	4413      	add	r3, r2
 8011a82:	687a      	ldr	r2, [r7, #4]
 8011a84:	429a      	cmp	r2, r3
 8011a86:	d30b      	bcc.n	8011aa0 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8011a88:	68fa      	ldr	r2, [r7, #12]
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	4413      	add	r3, r2
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	1ad3      	subs	r3, r2, r3
 8011a92:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	085b      	lsrs	r3, r3, #1
 8011a98:	68ba      	ldr	r2, [r7, #8]
 8011a9a:	4413      	add	r3, r2
 8011a9c:	60fb      	str	r3, [r7, #12]
 8011a9e:	e002      	b.n	8011aa6 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8011aa0:	68fb      	ldr	r3, [r7, #12]
 8011aa2:	085b      	lsrs	r3, r3, #1
 8011aa4:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8011aa6:	68bb      	ldr	r3, [r7, #8]
 8011aa8:	089b      	lsrs	r3, r3, #2
 8011aaa:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8011aac:	68bb      	ldr	r3, [r7, #8]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d1e4      	bne.n	8011a7c <VL53L0X_isqrt+0x24>
	}

	return res;
 8011ab2:	68fb      	ldr	r3, [r7, #12]
}
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	3714      	adds	r7, #20
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011abe:	4770      	bx	lr

08011ac0 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b086      	sub	sp, #24
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8011acc:	2200      	movs	r2, #0
 8011ace:	2183      	movs	r1, #131	; 0x83
 8011ad0:	6878      	ldr	r0, [r7, #4]
 8011ad2:	f002 faf3 	bl	80140bc <VL53L0X_WrByte>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	461a      	mov	r2, r3
 8011ada:	7dfb      	ldrb	r3, [r7, #23]
 8011adc:	4313      	orrs	r3, r2
 8011ade:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8011ae0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d11e      	bne.n	8011b26 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8011ae8:	2300      	movs	r3, #0
 8011aea:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8011aec:	f107 030f 	add.w	r3, r7, #15
 8011af0:	461a      	mov	r2, r3
 8011af2:	2183      	movs	r1, #131	; 0x83
 8011af4:	6878      	ldr	r0, [r7, #4]
 8011af6:	f002 fb63 	bl	80141c0 <VL53L0X_RdByte>
 8011afa:	4603      	mov	r3, r0
 8011afc:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8011afe:	7bfb      	ldrb	r3, [r7, #15]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d10a      	bne.n	8011b1a <VL53L0X_device_read_strobe+0x5a>
 8011b04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d106      	bne.n	8011b1a <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	3301      	adds	r3, #1
 8011b10:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8011b12:	693b      	ldr	r3, [r7, #16]
 8011b14:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8011b18:	d3e8      	bcc.n	8011aec <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8011b1a:	693b      	ldr	r3, [r7, #16]
 8011b1c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8011b20:	d301      	bcc.n	8011b26 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8011b22:	23f9      	movs	r3, #249	; 0xf9
 8011b24:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8011b26:	2201      	movs	r2, #1
 8011b28:	2183      	movs	r1, #131	; 0x83
 8011b2a:	6878      	ldr	r0, [r7, #4]
 8011b2c:	f002 fac6 	bl	80140bc <VL53L0X_WrByte>
 8011b30:	4603      	mov	r3, r0
 8011b32:	461a      	mov	r2, r3
 8011b34:	7dfb      	ldrb	r3, [r7, #23]
 8011b36:	4313      	orrs	r3, r2
 8011b38:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8011b3a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	3718      	adds	r7, #24
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}

08011b46 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8011b46:	b580      	push	{r7, lr}
 8011b48:	b098      	sub	sp, #96	; 0x60
 8011b4a:	af00      	add	r7, sp, #0
 8011b4c:	6078      	str	r0, [r7, #4]
 8011b4e:	460b      	mov	r3, r1
 8011b50:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011b52:	2300      	movs	r3, #0
 8011b54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8011b5e:	2300      	movs	r3, #0
 8011b60:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8011b64:	2300      	movs	r3, #0
 8011b66:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8011b68:	2300      	movs	r3, #0
 8011b6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8011b70:	2300      	movs	r3, #0
 8011b72:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8011b76:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8011b7a:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8011b80:	2300      	movs	r3, #0
 8011b82:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8011b84:	2300      	movs	r3, #0
 8011b86:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8011b8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8011b92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011b96:	2b07      	cmp	r3, #7
 8011b98:	f000 8408 	beq.w	80123ac <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8011b9c:	2201      	movs	r2, #1
 8011b9e:	2180      	movs	r1, #128	; 0x80
 8011ba0:	6878      	ldr	r0, [r7, #4]
 8011ba2:	f002 fa8b 	bl	80140bc <VL53L0X_WrByte>
 8011ba6:	4603      	mov	r3, r0
 8011ba8:	461a      	mov	r2, r3
 8011baa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011bae:	4313      	orrs	r3, r2
 8011bb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011bb4:	2201      	movs	r2, #1
 8011bb6:	21ff      	movs	r1, #255	; 0xff
 8011bb8:	6878      	ldr	r0, [r7, #4]
 8011bba:	f002 fa7f 	bl	80140bc <VL53L0X_WrByte>
 8011bbe:	4603      	mov	r3, r0
 8011bc0:	461a      	mov	r2, r3
 8011bc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011bc6:	4313      	orrs	r3, r2
 8011bc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8011bcc:	2200      	movs	r2, #0
 8011bce:	2100      	movs	r1, #0
 8011bd0:	6878      	ldr	r0, [r7, #4]
 8011bd2:	f002 fa73 	bl	80140bc <VL53L0X_WrByte>
 8011bd6:	4603      	mov	r3, r0
 8011bd8:	461a      	mov	r2, r3
 8011bda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011bde:	4313      	orrs	r3, r2
 8011be0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8011be4:	2206      	movs	r2, #6
 8011be6:	21ff      	movs	r1, #255	; 0xff
 8011be8:	6878      	ldr	r0, [r7, #4]
 8011bea:	f002 fa67 	bl	80140bc <VL53L0X_WrByte>
 8011bee:	4603      	mov	r3, r0
 8011bf0:	461a      	mov	r2, r3
 8011bf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011bf6:	4313      	orrs	r3, r2
 8011bf8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8011bfc:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8011c00:	461a      	mov	r2, r3
 8011c02:	2183      	movs	r1, #131	; 0x83
 8011c04:	6878      	ldr	r0, [r7, #4]
 8011c06:	f002 fadb 	bl	80141c0 <VL53L0X_RdByte>
 8011c0a:	4603      	mov	r3, r0
 8011c0c:	461a      	mov	r2, r3
 8011c0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c12:	4313      	orrs	r3, r2
 8011c14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8011c18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011c1c:	f043 0304 	orr.w	r3, r3, #4
 8011c20:	b2db      	uxtb	r3, r3
 8011c22:	461a      	mov	r2, r3
 8011c24:	2183      	movs	r1, #131	; 0x83
 8011c26:	6878      	ldr	r0, [r7, #4]
 8011c28:	f002 fa48 	bl	80140bc <VL53L0X_WrByte>
 8011c2c:	4603      	mov	r3, r0
 8011c2e:	461a      	mov	r2, r3
 8011c30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c34:	4313      	orrs	r3, r2
 8011c36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8011c3a:	2207      	movs	r2, #7
 8011c3c:	21ff      	movs	r1, #255	; 0xff
 8011c3e:	6878      	ldr	r0, [r7, #4]
 8011c40:	f002 fa3c 	bl	80140bc <VL53L0X_WrByte>
 8011c44:	4603      	mov	r3, r0
 8011c46:	461a      	mov	r2, r3
 8011c48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c4c:	4313      	orrs	r3, r2
 8011c4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8011c52:	2201      	movs	r2, #1
 8011c54:	2181      	movs	r1, #129	; 0x81
 8011c56:	6878      	ldr	r0, [r7, #4]
 8011c58:	f002 fa30 	bl	80140bc <VL53L0X_WrByte>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	461a      	mov	r2, r3
 8011c60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c64:	4313      	orrs	r3, r2
 8011c66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8011c6a:	6878      	ldr	r0, [r7, #4]
 8011c6c:	f002 fb46 	bl	80142fc <VL53L0X_PollingDelay>
 8011c70:	4603      	mov	r3, r0
 8011c72:	461a      	mov	r2, r3
 8011c74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c78:	4313      	orrs	r3, r2
 8011c7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8011c7e:	2201      	movs	r2, #1
 8011c80:	2180      	movs	r1, #128	; 0x80
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f002 fa1a 	bl	80140bc <VL53L0X_WrByte>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011c90:	4313      	orrs	r3, r2
 8011c92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8011c96:	78fb      	ldrb	r3, [r7, #3]
 8011c98:	f003 0301 	and.w	r3, r3, #1
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	f000 8098 	beq.w	8011dd2 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8011ca2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011ca6:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	f040 8091 	bne.w	8011dd2 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8011cb0:	226b      	movs	r2, #107	; 0x6b
 8011cb2:	2194      	movs	r1, #148	; 0x94
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f002 fa01 	bl	80140bc <VL53L0X_WrByte>
 8011cba:	4603      	mov	r3, r0
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011cc2:	4313      	orrs	r3, r2
 8011cc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f7ff fef9 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	461a      	mov	r2, r3
 8011cd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011cd6:	4313      	orrs	r3, r2
 8011cd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011cdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011ce0:	461a      	mov	r2, r3
 8011ce2:	2190      	movs	r1, #144	; 0x90
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f002 facd 	bl	8014284 <VL53L0X_RdDWord>
 8011cea:	4603      	mov	r3, r0
 8011cec:	461a      	mov	r2, r3
 8011cee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011cf2:	4313      	orrs	r3, r2
 8011cf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8011cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cfa:	0a1b      	lsrs	r3, r3, #8
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d02:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8011d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d08:	0bdb      	lsrs	r3, r3, #15
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	f003 0301 	and.w	r3, r3, #1
 8011d10:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8011d14:	2224      	movs	r2, #36	; 0x24
 8011d16:	2194      	movs	r1, #148	; 0x94
 8011d18:	6878      	ldr	r0, [r7, #4]
 8011d1a:	f002 f9cf 	bl	80140bc <VL53L0X_WrByte>
 8011d1e:	4603      	mov	r3, r0
 8011d20:	461a      	mov	r2, r3
 8011d22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011d26:	4313      	orrs	r3, r2
 8011d28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011d2c:	6878      	ldr	r0, [r7, #4]
 8011d2e:	f7ff fec7 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011d32:	4603      	mov	r3, r0
 8011d34:	461a      	mov	r2, r3
 8011d36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011d3a:	4313      	orrs	r3, r2
 8011d3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011d40:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011d44:	461a      	mov	r2, r3
 8011d46:	2190      	movs	r1, #144	; 0x90
 8011d48:	6878      	ldr	r0, [r7, #4]
 8011d4a:	f002 fa9b 	bl	8014284 <VL53L0X_RdDWord>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	461a      	mov	r2, r3
 8011d52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011d56:	4313      	orrs	r3, r2
 8011d58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8011d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d5e:	0e1b      	lsrs	r3, r3, #24
 8011d60:	b2db      	uxtb	r3, r3
 8011d62:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8011d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d66:	0c1b      	lsrs	r3, r3, #16
 8011d68:	b2db      	uxtb	r3, r3
 8011d6a:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8011d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d6e:	0a1b      	lsrs	r3, r3, #8
 8011d70:	b2db      	uxtb	r3, r3
 8011d72:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8011d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d76:	b2db      	uxtb	r3, r3
 8011d78:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8011d7a:	2225      	movs	r2, #37	; 0x25
 8011d7c:	2194      	movs	r1, #148	; 0x94
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f002 f99c 	bl	80140bc <VL53L0X_WrByte>
 8011d84:	4603      	mov	r3, r0
 8011d86:	461a      	mov	r2, r3
 8011d88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011d8c:	4313      	orrs	r3, r2
 8011d8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011d92:	6878      	ldr	r0, [r7, #4]
 8011d94:	f7ff fe94 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011d98:	4603      	mov	r3, r0
 8011d9a:	461a      	mov	r2, r3
 8011d9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011da0:	4313      	orrs	r3, r2
 8011da2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011da6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011daa:	461a      	mov	r2, r3
 8011dac:	2190      	movs	r1, #144	; 0x90
 8011dae:	6878      	ldr	r0, [r7, #4]
 8011db0:	f002 fa68 	bl	8014284 <VL53L0X_RdDWord>
 8011db4:	4603      	mov	r3, r0
 8011db6:	461a      	mov	r2, r3
 8011db8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011dbc:	4313      	orrs	r3, r2
 8011dbe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8011dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dc4:	0e1b      	lsrs	r3, r3, #24
 8011dc6:	b2db      	uxtb	r3, r3
 8011dc8:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8011dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dcc:	0c1b      	lsrs	r3, r3, #16
 8011dce:	b2db      	uxtb	r3, r3
 8011dd0:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8011dd2:	78fb      	ldrb	r3, [r7, #3]
 8011dd4:	f003 0302 	and.w	r3, r3, #2
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	f000 8189 	beq.w	80120f0 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8011dde:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011de2:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	f040 8182 	bne.w	80120f0 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8011dec:	2202      	movs	r2, #2
 8011dee:	2194      	movs	r1, #148	; 0x94
 8011df0:	6878      	ldr	r0, [r7, #4]
 8011df2:	f002 f963 	bl	80140bc <VL53L0X_WrByte>
 8011df6:	4603      	mov	r3, r0
 8011df8:	461a      	mov	r2, r3
 8011dfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011dfe:	4313      	orrs	r3, r2
 8011e00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011e04:	6878      	ldr	r0, [r7, #4]
 8011e06:	f7ff fe5b 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	461a      	mov	r2, r3
 8011e0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e12:	4313      	orrs	r3, r2
 8011e14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8011e18:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8011e1c:	461a      	mov	r2, r3
 8011e1e:	2190      	movs	r1, #144	; 0x90
 8011e20:	6878      	ldr	r0, [r7, #4]
 8011e22:	f002 f9cd 	bl	80141c0 <VL53L0X_RdByte>
 8011e26:	4603      	mov	r3, r0
 8011e28:	461a      	mov	r2, r3
 8011e2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e2e:	4313      	orrs	r3, r2
 8011e30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8011e34:	227b      	movs	r2, #123	; 0x7b
 8011e36:	2194      	movs	r1, #148	; 0x94
 8011e38:	6878      	ldr	r0, [r7, #4]
 8011e3a:	f002 f93f 	bl	80140bc <VL53L0X_WrByte>
 8011e3e:	4603      	mov	r3, r0
 8011e40:	461a      	mov	r2, r3
 8011e42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e46:	4313      	orrs	r3, r2
 8011e48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f7ff fe37 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011e52:	4603      	mov	r3, r0
 8011e54:	461a      	mov	r2, r3
 8011e56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e5a:	4313      	orrs	r3, r2
 8011e5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8011e60:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8011e64:	461a      	mov	r2, r3
 8011e66:	2190      	movs	r1, #144	; 0x90
 8011e68:	6878      	ldr	r0, [r7, #4]
 8011e6a:	f002 f9a9 	bl	80141c0 <VL53L0X_RdByte>
 8011e6e:	4603      	mov	r3, r0
 8011e70:	461a      	mov	r2, r3
 8011e72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e76:	4313      	orrs	r3, r2
 8011e78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8011e7c:	2277      	movs	r2, #119	; 0x77
 8011e7e:	2194      	movs	r1, #148	; 0x94
 8011e80:	6878      	ldr	r0, [r7, #4]
 8011e82:	f002 f91b 	bl	80140bc <VL53L0X_WrByte>
 8011e86:	4603      	mov	r3, r0
 8011e88:	461a      	mov	r2, r3
 8011e8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011e8e:	4313      	orrs	r3, r2
 8011e90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011e94:	6878      	ldr	r0, [r7, #4]
 8011e96:	f7ff fe13 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	461a      	mov	r2, r3
 8011e9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011ea2:	4313      	orrs	r3, r2
 8011ea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011ea8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011eac:	461a      	mov	r2, r3
 8011eae:	2190      	movs	r1, #144	; 0x90
 8011eb0:	6878      	ldr	r0, [r7, #4]
 8011eb2:	f002 f9e7 	bl	8014284 <VL53L0X_RdDWord>
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	461a      	mov	r2, r3
 8011eba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011ebe:	4313      	orrs	r3, r2
 8011ec0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8011ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ec6:	0e5b      	lsrs	r3, r3, #25
 8011ec8:	b2db      	uxtb	r3, r3
 8011eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ece:	b2db      	uxtb	r3, r3
 8011ed0:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8011ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ed4:	0c9b      	lsrs	r3, r3, #18
 8011ed6:	b2db      	uxtb	r3, r3
 8011ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011edc:	b2db      	uxtb	r3, r3
 8011ede:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8011ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ee2:	0adb      	lsrs	r3, r3, #11
 8011ee4:	b2db      	uxtb	r3, r3
 8011ee6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011eea:	b2db      	uxtb	r3, r3
 8011eec:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8011eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ef0:	091b      	lsrs	r3, r3, #4
 8011ef2:	b2db      	uxtb	r3, r3
 8011ef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ef8:	b2db      	uxtb	r3, r3
 8011efa:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8011efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011efe:	b2db      	uxtb	r3, r3
 8011f00:	00db      	lsls	r3, r3, #3
 8011f02:	b2db      	uxtb	r3, r3
 8011f04:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8011f08:	b2db      	uxtb	r3, r3
 8011f0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8011f0e:	2278      	movs	r2, #120	; 0x78
 8011f10:	2194      	movs	r1, #148	; 0x94
 8011f12:	6878      	ldr	r0, [r7, #4]
 8011f14:	f002 f8d2 	bl	80140bc <VL53L0X_WrByte>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	461a      	mov	r2, r3
 8011f1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011f20:	4313      	orrs	r3, r2
 8011f22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8011f26:	6878      	ldr	r0, [r7, #4]
 8011f28:	f7ff fdca 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	461a      	mov	r2, r3
 8011f30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011f34:	4313      	orrs	r3, r2
 8011f36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011f3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011f3e:	461a      	mov	r2, r3
 8011f40:	2190      	movs	r1, #144	; 0x90
 8011f42:	6878      	ldr	r0, [r7, #4]
 8011f44:	f002 f99e 	bl	8014284 <VL53L0X_RdDWord>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	461a      	mov	r2, r3
 8011f4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011f50:	4313      	orrs	r3, r2
 8011f52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8011f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f58:	0f5b      	lsrs	r3, r3, #29
 8011f5a:	b2db      	uxtb	r3, r3
 8011f5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f60:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8011f62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011f66:	4413      	add	r3, r2
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8011f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f6e:	0d9b      	lsrs	r3, r3, #22
 8011f70:	b2db      	uxtb	r3, r3
 8011f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f76:	b2db      	uxtb	r3, r3
 8011f78:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8011f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f7c:	0bdb      	lsrs	r3, r3, #15
 8011f7e:	b2db      	uxtb	r3, r3
 8011f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8011f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f8a:	0a1b      	lsrs	r3, r3, #8
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f92:	b2db      	uxtb	r3, r3
 8011f94:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8011f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f98:	085b      	lsrs	r3, r3, #1
 8011f9a:	b2db      	uxtb	r3, r3
 8011f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011fa0:	b2db      	uxtb	r3, r3
 8011fa2:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8011fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fa6:	b2db      	uxtb	r3, r3
 8011fa8:	019b      	lsls	r3, r3, #6
 8011faa:	b2db      	uxtb	r3, r3
 8011fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011fb0:	b2db      	uxtb	r3, r3
 8011fb2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8011fb6:	2279      	movs	r2, #121	; 0x79
 8011fb8:	2194      	movs	r1, #148	; 0x94
 8011fba:	6878      	ldr	r0, [r7, #4]
 8011fbc:	f002 f87e 	bl	80140bc <VL53L0X_WrByte>
 8011fc0:	4603      	mov	r3, r0
 8011fc2:	461a      	mov	r2, r3
 8011fc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011fc8:	4313      	orrs	r3, r2
 8011fca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7ff fd76 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	461a      	mov	r2, r3
 8011fd8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011fdc:	4313      	orrs	r3, r2
 8011fde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011fe2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8011fe6:	461a      	mov	r2, r3
 8011fe8:	2190      	movs	r1, #144	; 0x90
 8011fea:	6878      	ldr	r0, [r7, #4]
 8011fec:	f002 f94a 	bl	8014284 <VL53L0X_RdDWord>
 8011ff0:	4603      	mov	r3, r0
 8011ff2:	461a      	mov	r2, r3
 8011ff4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011ff8:	4313      	orrs	r3, r2
 8011ffa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8011ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012000:	0e9b      	lsrs	r3, r3, #26
 8012002:	b2db      	uxtb	r3, r3
 8012004:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012008:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 801200a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801200e:	4413      	add	r3, r2
 8012010:	b2db      	uxtb	r3, r3
 8012012:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8012014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012016:	0cdb      	lsrs	r3, r3, #19
 8012018:	b2db      	uxtb	r3, r3
 801201a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801201e:	b2db      	uxtb	r3, r3
 8012020:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8012022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012024:	0b1b      	lsrs	r3, r3, #12
 8012026:	b2db      	uxtb	r3, r3
 8012028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801202c:	b2db      	uxtb	r3, r3
 801202e:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8012030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012032:	095b      	lsrs	r3, r3, #5
 8012034:	b2db      	uxtb	r3, r3
 8012036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801203a:	b2db      	uxtb	r3, r3
 801203c:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 801203e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012040:	b2db      	uxtb	r3, r3
 8012042:	009b      	lsls	r3, r3, #2
 8012044:	b2db      	uxtb	r3, r3
 8012046:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 801204a:	b2db      	uxtb	r3, r3
 801204c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8012050:	227a      	movs	r2, #122	; 0x7a
 8012052:	2194      	movs	r1, #148	; 0x94
 8012054:	6878      	ldr	r0, [r7, #4]
 8012056:	f002 f831 	bl	80140bc <VL53L0X_WrByte>
 801205a:	4603      	mov	r3, r0
 801205c:	461a      	mov	r2, r3
 801205e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012062:	4313      	orrs	r3, r2
 8012064:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8012068:	6878      	ldr	r0, [r7, #4]
 801206a:	f7ff fd29 	bl	8011ac0 <VL53L0X_device_read_strobe>
 801206e:	4603      	mov	r3, r0
 8012070:	461a      	mov	r2, r3
 8012072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012076:	4313      	orrs	r3, r2
 8012078:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801207c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012080:	461a      	mov	r2, r3
 8012082:	2190      	movs	r1, #144	; 0x90
 8012084:	6878      	ldr	r0, [r7, #4]
 8012086:	f002 f8fd 	bl	8014284 <VL53L0X_RdDWord>
 801208a:	4603      	mov	r3, r0
 801208c:	461a      	mov	r2, r3
 801208e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012092:	4313      	orrs	r3, r2
 8012094:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8012098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801209a:	0f9b      	lsrs	r3, r3, #30
 801209c:	b2db      	uxtb	r3, r3
 801209e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120a2:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 80120a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80120a8:	4413      	add	r3, r2
 80120aa:	b2db      	uxtb	r3, r3
 80120ac:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80120ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120b0:	0ddb      	lsrs	r3, r3, #23
 80120b2:	b2db      	uxtb	r3, r3
 80120b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120b8:	b2db      	uxtb	r3, r3
 80120ba:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80120bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120be:	0c1b      	lsrs	r3, r3, #16
 80120c0:	b2db      	uxtb	r3, r3
 80120c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120c6:	b2db      	uxtb	r3, r3
 80120c8:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80120ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120cc:	0a5b      	lsrs	r3, r3, #9
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120d4:	b2db      	uxtb	r3, r3
 80120d6:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80120da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120dc:	089b      	lsrs	r3, r3, #2
 80120de:	b2db      	uxtb	r3, r3
 80120e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80120e4:	b2db      	uxtb	r3, r3
 80120e6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 80120ea:	2300      	movs	r3, #0
 80120ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 80120f0:	78fb      	ldrb	r3, [r7, #3]
 80120f2:	f003 0304 	and.w	r3, r3, #4
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	f000 80f1 	beq.w	80122de <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80120fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012100:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8012104:	2b00      	cmp	r3, #0
 8012106:	f040 80ea 	bne.w	80122de <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801210a:	227b      	movs	r2, #123	; 0x7b
 801210c:	2194      	movs	r1, #148	; 0x94
 801210e:	6878      	ldr	r0, [r7, #4]
 8012110:	f001 ffd4 	bl	80140bc <VL53L0X_WrByte>
 8012114:	4603      	mov	r3, r0
 8012116:	461a      	mov	r2, r3
 8012118:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801211c:	4313      	orrs	r3, r2
 801211e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8012122:	6878      	ldr	r0, [r7, #4]
 8012124:	f7ff fccc 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8012128:	4603      	mov	r3, r0
 801212a:	461a      	mov	r2, r3
 801212c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012130:	4313      	orrs	r3, r2
 8012132:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8012136:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801213a:	461a      	mov	r2, r3
 801213c:	2190      	movs	r1, #144	; 0x90
 801213e:	6878      	ldr	r0, [r7, #4]
 8012140:	f002 f8a0 	bl	8014284 <VL53L0X_RdDWord>
 8012144:	4603      	mov	r3, r0
 8012146:	461a      	mov	r2, r3
 8012148:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801214c:	4313      	orrs	r3, r2
 801214e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8012152:	227c      	movs	r2, #124	; 0x7c
 8012154:	2194      	movs	r1, #148	; 0x94
 8012156:	6878      	ldr	r0, [r7, #4]
 8012158:	f001 ffb0 	bl	80140bc <VL53L0X_WrByte>
 801215c:	4603      	mov	r3, r0
 801215e:	461a      	mov	r2, r3
 8012160:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012164:	4313      	orrs	r3, r2
 8012166:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 801216a:	6878      	ldr	r0, [r7, #4]
 801216c:	f7ff fca8 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8012170:	4603      	mov	r3, r0
 8012172:	461a      	mov	r2, r3
 8012174:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012178:	4313      	orrs	r3, r2
 801217a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 801217e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012182:	461a      	mov	r2, r3
 8012184:	2190      	movs	r1, #144	; 0x90
 8012186:	6878      	ldr	r0, [r7, #4]
 8012188:	f002 f87c 	bl	8014284 <VL53L0X_RdDWord>
 801218c:	4603      	mov	r3, r0
 801218e:	461a      	mov	r2, r3
 8012190:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012194:	4313      	orrs	r3, r2
 8012196:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 801219a:	2273      	movs	r2, #115	; 0x73
 801219c:	2194      	movs	r1, #148	; 0x94
 801219e:	6878      	ldr	r0, [r7, #4]
 80121a0:	f001 ff8c 	bl	80140bc <VL53L0X_WrByte>
 80121a4:	4603      	mov	r3, r0
 80121a6:	461a      	mov	r2, r3
 80121a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80121ac:	4313      	orrs	r3, r2
 80121ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80121b2:	6878      	ldr	r0, [r7, #4]
 80121b4:	f7ff fc84 	bl	8011ac0 <VL53L0X_device_read_strobe>
 80121b8:	4603      	mov	r3, r0
 80121ba:	461a      	mov	r2, r3
 80121bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80121c0:	4313      	orrs	r3, r2
 80121c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80121c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80121ca:	461a      	mov	r2, r3
 80121cc:	2190      	movs	r1, #144	; 0x90
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f002 f858 	bl	8014284 <VL53L0X_RdDWord>
 80121d4:	4603      	mov	r3, r0
 80121d6:	461a      	mov	r2, r3
 80121d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80121dc:	4313      	orrs	r3, r2
 80121de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 80121e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121e4:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80121e6:	b29b      	uxth	r3, r3
 80121e8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80121ea:	2274      	movs	r2, #116	; 0x74
 80121ec:	2194      	movs	r1, #148	; 0x94
 80121ee:	6878      	ldr	r0, [r7, #4]
 80121f0:	f001 ff64 	bl	80140bc <VL53L0X_WrByte>
 80121f4:	4603      	mov	r3, r0
 80121f6:	461a      	mov	r2, r3
 80121f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80121fc:	4313      	orrs	r3, r2
 80121fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f7ff fc5c 	bl	8011ac0 <VL53L0X_device_read_strobe>
 8012208:	4603      	mov	r3, r0
 801220a:	461a      	mov	r2, r3
 801220c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012210:	4313      	orrs	r3, r2
 8012212:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012216:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801221a:	461a      	mov	r2, r3
 801221c:	2190      	movs	r1, #144	; 0x90
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f002 f830 	bl	8014284 <VL53L0X_RdDWord>
 8012224:	4603      	mov	r3, r0
 8012226:	461a      	mov	r2, r3
 8012228:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801222c:	4313      	orrs	r3, r2
 801222e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8012232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012234:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8012236:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012238:	4313      	orrs	r3, r2
 801223a:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 801223c:	2275      	movs	r2, #117	; 0x75
 801223e:	2194      	movs	r1, #148	; 0x94
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f001 ff3b 	bl	80140bc <VL53L0X_WrByte>
 8012246:	4603      	mov	r3, r0
 8012248:	461a      	mov	r2, r3
 801224a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801224e:	4313      	orrs	r3, r2
 8012250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8012254:	6878      	ldr	r0, [r7, #4]
 8012256:	f7ff fc33 	bl	8011ac0 <VL53L0X_device_read_strobe>
 801225a:	4603      	mov	r3, r0
 801225c:	461a      	mov	r2, r3
 801225e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012262:	4313      	orrs	r3, r2
 8012264:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012268:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801226c:	461a      	mov	r2, r3
 801226e:	2190      	movs	r1, #144	; 0x90
 8012270:	6878      	ldr	r0, [r7, #4]
 8012272:	f002 f807 	bl	8014284 <VL53L0X_RdDWord>
 8012276:	4603      	mov	r3, r0
 8012278:	461a      	mov	r2, r3
 801227a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801227e:	4313      	orrs	r3, r2
 8012280:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8012284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012286:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8012288:	b29b      	uxth	r3, r3
 801228a:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 801228c:	2276      	movs	r2, #118	; 0x76
 801228e:	2194      	movs	r1, #148	; 0x94
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f001 ff13 	bl	80140bc <VL53L0X_WrByte>
 8012296:	4603      	mov	r3, r0
 8012298:	461a      	mov	r2, r3
 801229a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801229e:	4313      	orrs	r3, r2
 80122a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f7ff fc0b 	bl	8011ac0 <VL53L0X_device_read_strobe>
 80122aa:	4603      	mov	r3, r0
 80122ac:	461a      	mov	r2, r3
 80122ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80122b2:	4313      	orrs	r3, r2
 80122b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80122b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80122bc:	461a      	mov	r2, r3
 80122be:	2190      	movs	r1, #144	; 0x90
 80122c0:	6878      	ldr	r0, [r7, #4]
 80122c2:	f001 ffdf 	bl	8014284 <VL53L0X_RdDWord>
 80122c6:	4603      	mov	r3, r0
 80122c8:	461a      	mov	r2, r3
 80122ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80122ce:	4313      	orrs	r3, r2
 80122d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80122d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d6:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80122d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80122da:	4313      	orrs	r3, r2
 80122dc:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80122de:	2200      	movs	r2, #0
 80122e0:	2181      	movs	r1, #129	; 0x81
 80122e2:	6878      	ldr	r0, [r7, #4]
 80122e4:	f001 feea 	bl	80140bc <VL53L0X_WrByte>
 80122e8:	4603      	mov	r3, r0
 80122ea:	461a      	mov	r2, r3
 80122ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80122f0:	4313      	orrs	r3, r2
 80122f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80122f6:	2206      	movs	r2, #6
 80122f8:	21ff      	movs	r1, #255	; 0xff
 80122fa:	6878      	ldr	r0, [r7, #4]
 80122fc:	f001 fede 	bl	80140bc <VL53L0X_WrByte>
 8012300:	4603      	mov	r3, r0
 8012302:	461a      	mov	r2, r3
 8012304:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012308:	4313      	orrs	r3, r2
 801230a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801230e:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8012312:	461a      	mov	r2, r3
 8012314:	2183      	movs	r1, #131	; 0x83
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f001 ff52 	bl	80141c0 <VL53L0X_RdByte>
 801231c:	4603      	mov	r3, r0
 801231e:	461a      	mov	r2, r3
 8012320:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012324:	4313      	orrs	r3, r2
 8012326:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 801232a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801232e:	f023 0304 	bic.w	r3, r3, #4
 8012332:	b2db      	uxtb	r3, r3
 8012334:	461a      	mov	r2, r3
 8012336:	2183      	movs	r1, #131	; 0x83
 8012338:	6878      	ldr	r0, [r7, #4]
 801233a:	f001 febf 	bl	80140bc <VL53L0X_WrByte>
 801233e:	4603      	mov	r3, r0
 8012340:	461a      	mov	r2, r3
 8012342:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012346:	4313      	orrs	r3, r2
 8012348:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801234c:	2201      	movs	r2, #1
 801234e:	21ff      	movs	r1, #255	; 0xff
 8012350:	6878      	ldr	r0, [r7, #4]
 8012352:	f001 feb3 	bl	80140bc <VL53L0X_WrByte>
 8012356:	4603      	mov	r3, r0
 8012358:	461a      	mov	r2, r3
 801235a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801235e:	4313      	orrs	r3, r2
 8012360:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8012364:	2201      	movs	r2, #1
 8012366:	2100      	movs	r1, #0
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f001 fea7 	bl	80140bc <VL53L0X_WrByte>
 801236e:	4603      	mov	r3, r0
 8012370:	461a      	mov	r2, r3
 8012372:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012376:	4313      	orrs	r3, r2
 8012378:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801237c:	2200      	movs	r2, #0
 801237e:	21ff      	movs	r1, #255	; 0xff
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f001 fe9b 	bl	80140bc <VL53L0X_WrByte>
 8012386:	4603      	mov	r3, r0
 8012388:	461a      	mov	r2, r3
 801238a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801238e:	4313      	orrs	r3, r2
 8012390:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8012394:	2200      	movs	r2, #0
 8012396:	2180      	movs	r1, #128	; 0x80
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f001 fe8f 	bl	80140bc <VL53L0X_WrByte>
 801239e:	4603      	mov	r3, r0
 80123a0:	461a      	mov	r2, r3
 80123a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80123a6:	4313      	orrs	r3, r2
 80123a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80123ac:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	f040 808f 	bne.w	80124d4 <VL53L0X_get_info_from_device+0x98e>
 80123b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80123ba:	2b07      	cmp	r3, #7
 80123bc:	f000 808a 	beq.w	80124d4 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80123c0:	78fb      	ldrb	r3, [r7, #3]
 80123c2:	f003 0301 	and.w	r3, r3, #1
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d024      	beq.n	8012414 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80123ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80123ce:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d11e      	bne.n	8012414 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80123dc:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80123e6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80123ea:	2300      	movs	r3, #0
 80123ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80123ee:	e00e      	b.n	801240e <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 80123f0:	f107 0208 	add.w	r2, r7, #8
 80123f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123f6:	4413      	add	r3, r2
 80123f8:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 80123fa:	687a      	ldr	r2, [r7, #4]
 80123fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80123fe:	4413      	add	r3, r2
 8012400:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8012404:	460a      	mov	r2, r1
 8012406:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8012408:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801240a:	3301      	adds	r3, #1
 801240c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801240e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012410:	2b05      	cmp	r3, #5
 8012412:	dded      	ble.n	80123f0 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8012414:	78fb      	ldrb	r3, [r7, #3]
 8012416:	f003 0302 	and.w	r3, r3, #2
 801241a:	2b00      	cmp	r3, #0
 801241c:	d018      	beq.n	8012450 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 801241e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012422:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8012426:	2b00      	cmp	r3, #0
 8012428:	d112      	bne.n	8012450 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801242a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8012434:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	33f3      	adds	r3, #243	; 0xf3
 8012442:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8012444:	f107 0310 	add.w	r3, r7, #16
 8012448:	4619      	mov	r1, r3
 801244a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801244c:	f00b fdee 	bl	801e02c <strcpy>

		}

		if (((option & 4) == 4) &&
 8012450:	78fb      	ldrb	r3, [r7, #3]
 8012452:	f003 0304 	and.w	r3, r3, #4
 8012456:	2b00      	cmp	r3, #0
 8012458:	d030      	beq.n	80124bc <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 801245a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801245e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8012462:	2b00      	cmp	r3, #0
 8012464:	d12a      	bne.n	80124bc <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8012466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801246e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8012476:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012478:	025b      	lsls	r3, r3, #9
 801247a:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012480:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8012484:	2300      	movs	r3, #0
 8012486:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 801248a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801248c:	2b00      	cmp	r3, #0
 801248e:	d011      	beq.n	80124b4 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8012490:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012492:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012494:	1ad3      	subs	r3, r2, r3
 8012496:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8012498:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801249a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801249e:	fb02 f303 	mul.w	r3, r2, r3
 80124a2:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 80124a4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 80124a8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80124ac:	425b      	negs	r3, r3
 80124ae:	b29b      	uxth	r3, r3
 80124b0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80124b4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80124bc:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80124c0:	78fb      	ldrb	r3, [r7, #3]
 80124c2:	4313      	orrs	r3, r2
 80124c4:	b2db      	uxtb	r3, r3
 80124c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80124ca:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80124d4:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 80124d8:	4618      	mov	r0, r3
 80124da:	3760      	adds	r7, #96	; 0x60
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}

080124e0 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 80124e0:	b480      	push	{r7}
 80124e2:	b087      	sub	sp, #28
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	6078      	str	r0, [r7, #4]
 80124e8:	460b      	mov	r3, r1
 80124ea:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 80124ec:	f240 6277 	movw	r2, #1655	; 0x677
 80124f0:	f04f 0300 	mov.w	r3, #0
 80124f4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 80124f8:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80124fc:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 80124fe:	78fb      	ldrb	r3, [r7, #3]
 8012500:	68fa      	ldr	r2, [r7, #12]
 8012502:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8012506:	693a      	ldr	r2, [r7, #16]
 8012508:	fb02 f303 	mul.w	r3, r2, r3
 801250c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 801250e:	68bb      	ldr	r3, [r7, #8]
}
 8012510:	4618      	mov	r0, r3
 8012512:	371c      	adds	r7, #28
 8012514:	46bd      	mov	sp, r7
 8012516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801251a:	4770      	bx	lr

0801251c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 801251c:	b480      	push	{r7}
 801251e:	b087      	sub	sp, #28
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8012524:	2300      	movs	r3, #0
 8012526:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8012528:	2300      	movs	r3, #0
 801252a:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 801252c:	2300      	movs	r3, #0
 801252e:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	2b00      	cmp	r3, #0
 8012534:	d017      	beq.n	8012566 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	3b01      	subs	r3, #1
 801253a:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 801253c:	e005      	b.n	801254a <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 801253e:	693b      	ldr	r3, [r7, #16]
 8012540:	085b      	lsrs	r3, r3, #1
 8012542:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8012544:	89fb      	ldrh	r3, [r7, #14]
 8012546:	3301      	adds	r3, #1
 8012548:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8012550:	2b00      	cmp	r3, #0
 8012552:	d1f4      	bne.n	801253e <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8012554:	89fb      	ldrh	r3, [r7, #14]
 8012556:	021b      	lsls	r3, r3, #8
 8012558:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 801255a:	693b      	ldr	r3, [r7, #16]
 801255c:	b29b      	uxth	r3, r3
 801255e:	b2db      	uxtb	r3, r3
 8012560:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8012562:	4413      	add	r3, r2
 8012564:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8012566:	8afb      	ldrh	r3, [r7, #22]

}
 8012568:	4618      	mov	r0, r3
 801256a:	371c      	adds	r7, #28
 801256c:	46bd      	mov	sp, r7
 801256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012572:	4770      	bx	lr

08012574 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8012574:	b480      	push	{r7}
 8012576:	b085      	sub	sp, #20
 8012578:	af00      	add	r7, sp, #0
 801257a:	4603      	mov	r3, r0
 801257c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 801257e:	2300      	movs	r3, #0
 8012580:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8012582:	88fb      	ldrh	r3, [r7, #6]
 8012584:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8012586:	88fa      	ldrh	r2, [r7, #6]
 8012588:	0a12      	lsrs	r2, r2, #8
 801258a:	b292      	uxth	r2, r2
 801258c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 801258e:	3301      	adds	r3, #1
 8012590:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8012592:	68fb      	ldr	r3, [r7, #12]
}
 8012594:	4618      	mov	r0, r3
 8012596:	3714      	adds	r7, #20
 8012598:	46bd      	mov	sp, r7
 801259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801259e:	4770      	bx	lr

080125a0 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b088      	sub	sp, #32
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	60f8      	str	r0, [r7, #12]
 80125a8:	60b9      	str	r1, [r7, #8]
 80125aa:	4613      	mov	r3, r2
 80125ac:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80125ae:	2300      	movs	r3, #0
 80125b0:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80125b2:	79fb      	ldrb	r3, [r7, #7]
 80125b4:	4619      	mov	r1, r3
 80125b6:	68f8      	ldr	r0, [r7, #12]
 80125b8:	f7ff ff92 	bl	80124e0 <VL53L0X_calc_macro_period_ps>
 80125bc:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80125be:	69bb      	ldr	r3, [r7, #24]
 80125c0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80125c4:	4a0a      	ldr	r2, [pc, #40]	; (80125f0 <VL53L0X_calc_timeout_mclks+0x50>)
 80125c6:	fba2 2303 	umull	r2, r3, r2, r3
 80125ca:	099b      	lsrs	r3, r3, #6
 80125cc:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80125ce:	68bb      	ldr	r3, [r7, #8]
 80125d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80125d4:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 80125d8:	697b      	ldr	r3, [r7, #20]
 80125da:	085b      	lsrs	r3, r3, #1
 80125dc:	441a      	add	r2, r3
	timeout_period_mclks =
 80125de:	697b      	ldr	r3, [r7, #20]
 80125e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80125e4:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 80125e6:	69fb      	ldr	r3, [r7, #28]
}
 80125e8:	4618      	mov	r0, r3
 80125ea:	3720      	adds	r7, #32
 80125ec:	46bd      	mov	sp, r7
 80125ee:	bd80      	pop	{r7, pc}
 80125f0:	10624dd3 	.word	0x10624dd3

080125f4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b086      	sub	sp, #24
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
 80125fc:	460b      	mov	r3, r1
 80125fe:	807b      	strh	r3, [r7, #2]
 8012600:	4613      	mov	r3, r2
 8012602:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8012604:	2300      	movs	r3, #0
 8012606:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8012608:	787b      	ldrb	r3, [r7, #1]
 801260a:	4619      	mov	r1, r3
 801260c:	6878      	ldr	r0, [r7, #4]
 801260e:	f7ff ff67 	bl	80124e0 <VL53L0X_calc_macro_period_ps>
 8012612:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8012614:	693b      	ldr	r3, [r7, #16]
 8012616:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801261a:	4a0a      	ldr	r2, [pc, #40]	; (8012644 <VL53L0X_calc_timeout_us+0x50>)
 801261c:	fba2 2303 	umull	r2, r3, r2, r3
 8012620:	099b      	lsrs	r3, r3, #6
 8012622:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8012624:	887b      	ldrh	r3, [r7, #2]
 8012626:	68fa      	ldr	r2, [r7, #12]
 8012628:	fb02 f303 	mul.w	r3, r2, r3
 801262c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8012630:	4a04      	ldr	r2, [pc, #16]	; (8012644 <VL53L0X_calc_timeout_us+0x50>)
 8012632:	fba2 2303 	umull	r2, r3, r2, r3
 8012636:	099b      	lsrs	r3, r3, #6
 8012638:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 801263a:	697b      	ldr	r3, [r7, #20]
}
 801263c:	4618      	mov	r0, r3
 801263e:	3718      	adds	r7, #24
 8012640:	46bd      	mov	sp, r7
 8012642:	bd80      	pop	{r7, pc}
 8012644:	10624dd3 	.word	0x10624dd3

08012648 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8012648:	b580      	push	{r7, lr}
 801264a:	b08c      	sub	sp, #48	; 0x30
 801264c:	af00      	add	r7, sp, #0
 801264e:	60f8      	str	r0, [r7, #12]
 8012650:	460b      	mov	r3, r1
 8012652:	607a      	str	r2, [r7, #4]
 8012654:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012656:	2300      	movs	r3, #0
 8012658:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 801265c:	2300      	movs	r3, #0
 801265e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8012662:	2300      	movs	r3, #0
 8012664:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8012666:	2300      	movs	r3, #0
 8012668:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 801266a:	2300      	movs	r3, #0
 801266c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801266e:	7afb      	ldrb	r3, [r7, #11]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d005      	beq.n	8012680 <get_sequence_step_timeout+0x38>
 8012674:	7afb      	ldrb	r3, [r7, #11]
 8012676:	2b01      	cmp	r3, #1
 8012678:	d002      	beq.n	8012680 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 801267a:	7afb      	ldrb	r3, [r7, #11]
 801267c:	2b02      	cmp	r3, #2
 801267e:	d128      	bne.n	80126d2 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8012680:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8012684:	461a      	mov	r2, r3
 8012686:	2100      	movs	r1, #0
 8012688:	68f8      	ldr	r0, [r7, #12]
 801268a:	f7fd fa7d 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 801268e:	4603      	mov	r3, r0
 8012690:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8012694:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8012698:	2b00      	cmp	r3, #0
 801269a:	d109      	bne.n	80126b0 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 801269c:	f107 0320 	add.w	r3, r7, #32
 80126a0:	461a      	mov	r2, r3
 80126a2:	2146      	movs	r1, #70	; 0x46
 80126a4:	68f8      	ldr	r0, [r7, #12]
 80126a6:	f001 fd8b 	bl	80141c0 <VL53L0X_RdByte>
 80126aa:	4603      	mov	r3, r0
 80126ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80126b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80126b4:	b29b      	uxth	r3, r3
 80126b6:	4618      	mov	r0, r3
 80126b8:	f7ff ff5c 	bl	8012574 <VL53L0X_decode_timeout>
 80126bc:	4603      	mov	r3, r0
 80126be:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80126c0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80126c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80126c6:	4619      	mov	r1, r3
 80126c8:	68f8      	ldr	r0, [r7, #12]
 80126ca:	f7ff ff93 	bl	80125f4 <VL53L0X_calc_timeout_us>
 80126ce:	62b8      	str	r0, [r7, #40]	; 0x28
 80126d0:	e092      	b.n	80127f8 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80126d2:	7afb      	ldrb	r3, [r7, #11]
 80126d4:	2b03      	cmp	r3, #3
 80126d6:	d135      	bne.n	8012744 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80126d8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80126dc:	461a      	mov	r2, r3
 80126de:	2100      	movs	r1, #0
 80126e0:	68f8      	ldr	r0, [r7, #12]
 80126e2:	f7fd fa51 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 80126e6:	4603      	mov	r3, r0
 80126e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80126ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	f040 8081 	bne.w	80127f8 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80126f6:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80126fa:	461a      	mov	r2, r3
 80126fc:	2100      	movs	r1, #0
 80126fe:	68f8      	ldr	r0, [r7, #12]
 8012700:	f7fd fa42 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 8012704:	4603      	mov	r3, r0
 8012706:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 801270a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801270e:	2b00      	cmp	r3, #0
 8012710:	d109      	bne.n	8012726 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8012712:	f107 031e 	add.w	r3, r7, #30
 8012716:	461a      	mov	r2, r3
 8012718:	2151      	movs	r1, #81	; 0x51
 801271a:	68f8      	ldr	r0, [r7, #12]
 801271c:	f001 fd7a 	bl	8014214 <VL53L0X_RdWord>
 8012720:	4603      	mov	r3, r0
 8012722:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8012726:	8bfb      	ldrh	r3, [r7, #30]
 8012728:	4618      	mov	r0, r3
 801272a:	f7ff ff23 	bl	8012574 <VL53L0X_decode_timeout>
 801272e:	4603      	mov	r3, r0
 8012730:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8012732:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8012736:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012738:	4619      	mov	r1, r3
 801273a:	68f8      	ldr	r0, [r7, #12]
 801273c:	f7ff ff5a 	bl	80125f4 <VL53L0X_calc_timeout_us>
 8012740:	62b8      	str	r0, [r7, #40]	; 0x28
 8012742:	e059      	b.n	80127f8 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012744:	7afb      	ldrb	r3, [r7, #11]
 8012746:	2b04      	cmp	r3, #4
 8012748:	d156      	bne.n	80127f8 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801274a:	f107 0314 	add.w	r3, r7, #20
 801274e:	4619      	mov	r1, r3
 8012750:	68f8      	ldr	r0, [r7, #12]
 8012752:	f7fd fb25 	bl	800fda0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8012756:	2300      	movs	r3, #0
 8012758:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 801275a:	7dfb      	ldrb	r3, [r7, #23]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d01d      	beq.n	801279c <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8012760:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8012764:	461a      	mov	r2, r3
 8012766:	2100      	movs	r1, #0
 8012768:	68f8      	ldr	r0, [r7, #12]
 801276a:	f7fd fa0d 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 801276e:	4603      	mov	r3, r0
 8012770:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8012774:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8012778:	2b00      	cmp	r3, #0
 801277a:	d10f      	bne.n	801279c <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 801277c:	f107 031e 	add.w	r3, r7, #30
 8012780:	461a      	mov	r2, r3
 8012782:	2151      	movs	r1, #81	; 0x51
 8012784:	68f8      	ldr	r0, [r7, #12]
 8012786:	f001 fd45 	bl	8014214 <VL53L0X_RdWord>
 801278a:	4603      	mov	r3, r0
 801278c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8012790:	8bfb      	ldrh	r3, [r7, #30]
 8012792:	4618      	mov	r0, r3
 8012794:	f7ff feee 	bl	8012574 <VL53L0X_decode_timeout>
 8012798:	4603      	mov	r3, r0
 801279a:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 801279c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d109      	bne.n	80127b8 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80127a4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80127a8:	461a      	mov	r2, r3
 80127aa:	2101      	movs	r1, #1
 80127ac:	68f8      	ldr	r0, [r7, #12]
 80127ae:	f7fd f9eb 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 80127b2:	4603      	mov	r3, r0
 80127b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80127b8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d10f      	bne.n	80127e0 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 80127c0:	f107 031c 	add.w	r3, r7, #28
 80127c4:	461a      	mov	r2, r3
 80127c6:	2171      	movs	r1, #113	; 0x71
 80127c8:	68f8      	ldr	r0, [r7, #12]
 80127ca:	f001 fd23 	bl	8014214 <VL53L0X_RdWord>
 80127ce:	4603      	mov	r3, r0
 80127d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80127d4:	8bbb      	ldrh	r3, [r7, #28]
 80127d6:	4618      	mov	r0, r3
 80127d8:	f7ff fecc 	bl	8012574 <VL53L0X_decode_timeout>
 80127dc:	4603      	mov	r3, r0
 80127de:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80127e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80127e2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80127e4:	1ad3      	subs	r3, r2, r3
 80127e6:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80127e8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80127ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80127ee:	4619      	mov	r1, r3
 80127f0:	68f8      	ldr	r0, [r7, #12]
 80127f2:	f7ff feff 	bl	80125f4 <VL53L0X_calc_timeout_us>
 80127f6:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80127fc:	601a      	str	r2, [r3, #0]

	return Status;
 80127fe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8012802:	4618      	mov	r0, r3
 8012804:	3730      	adds	r7, #48	; 0x30
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}

0801280a <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 801280a:	b580      	push	{r7, lr}
 801280c:	b08a      	sub	sp, #40	; 0x28
 801280e:	af00      	add	r7, sp, #0
 8012810:	60f8      	str	r0, [r7, #12]
 8012812:	460b      	mov	r3, r1
 8012814:	607a      	str	r2, [r7, #4]
 8012816:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012818:	2300      	movs	r3, #0
 801281a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 801281e:	7afb      	ldrb	r3, [r7, #11]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d005      	beq.n	8012830 <set_sequence_step_timeout+0x26>
 8012824:	7afb      	ldrb	r3, [r7, #11]
 8012826:	2b01      	cmp	r3, #1
 8012828:	d002      	beq.n	8012830 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 801282a:	7afb      	ldrb	r3, [r7, #11]
 801282c:	2b02      	cmp	r3, #2
 801282e:	d138      	bne.n	80128a2 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8012830:	f107 031b 	add.w	r3, r7, #27
 8012834:	461a      	mov	r2, r3
 8012836:	2100      	movs	r1, #0
 8012838:	68f8      	ldr	r0, [r7, #12]
 801283a:	f7fd f9a5 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 801283e:	4603      	mov	r3, r0
 8012840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8012844:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012848:	2b00      	cmp	r3, #0
 801284a:	d11a      	bne.n	8012882 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 801284c:	7efb      	ldrb	r3, [r7, #27]
 801284e:	461a      	mov	r2, r3
 8012850:	6879      	ldr	r1, [r7, #4]
 8012852:	68f8      	ldr	r0, [r7, #12]
 8012854:	f7ff fea4 	bl	80125a0 <VL53L0X_calc_timeout_mclks>
 8012858:	4603      	mov	r3, r0
 801285a:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 801285c:	8bbb      	ldrh	r3, [r7, #28]
 801285e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012862:	d903      	bls.n	801286c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8012864:	23ff      	movs	r3, #255	; 0xff
 8012866:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801286a:	e004      	b.n	8012876 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 801286c:	8bbb      	ldrh	r3, [r7, #28]
 801286e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8012870:	3b01      	subs	r3, #1
 8012872:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8012876:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801287a:	b29a      	uxth	r2, r3
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8012882:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012886:	2b00      	cmp	r3, #0
 8012888:	f040 80ab 	bne.w	80129e2 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 801288c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012890:	461a      	mov	r2, r3
 8012892:	2146      	movs	r1, #70	; 0x46
 8012894:	68f8      	ldr	r0, [r7, #12]
 8012896:	f001 fc11 	bl	80140bc <VL53L0X_WrByte>
 801289a:	4603      	mov	r3, r0
 801289c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 80128a0:	e09f      	b.n	80129e2 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80128a2:	7afb      	ldrb	r3, [r7, #11]
 80128a4:	2b03      	cmp	r3, #3
 80128a6:	d135      	bne.n	8012914 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 80128a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d11b      	bne.n	80128e8 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80128b0:	f107 031b 	add.w	r3, r7, #27
 80128b4:	461a      	mov	r2, r3
 80128b6:	2100      	movs	r1, #0
 80128b8:	68f8      	ldr	r0, [r7, #12]
 80128ba:	f7fd f965 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 80128be:	4603      	mov	r3, r0
 80128c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80128c4:	7efb      	ldrb	r3, [r7, #27]
 80128c6:	461a      	mov	r2, r3
 80128c8:	6879      	ldr	r1, [r7, #4]
 80128ca:	68f8      	ldr	r0, [r7, #12]
 80128cc:	f7ff fe68 	bl	80125a0 <VL53L0X_calc_timeout_mclks>
 80128d0:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 80128d2:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 80128d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80128d6:	4618      	mov	r0, r3
 80128d8:	f7ff fe20 	bl	801251c <VL53L0X_encode_timeout>
 80128dc:	4603      	mov	r3, r0
 80128de:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80128e0:	8b3a      	ldrh	r2, [r7, #24]
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80128e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d108      	bne.n	8012902 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 80128f0:	8b3b      	ldrh	r3, [r7, #24]
 80128f2:	461a      	mov	r2, r3
 80128f4:	2151      	movs	r1, #81	; 0x51
 80128f6:	68f8      	ldr	r0, [r7, #12]
 80128f8:	f001 fc04 	bl	8014104 <VL53L0X_WrWord>
 80128fc:	4603      	mov	r3, r0
 80128fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8012902:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012906:	2b00      	cmp	r3, #0
 8012908:	d16b      	bne.n	80129e2 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	687a      	ldr	r2, [r7, #4]
 801290e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8012912:	e066      	b.n	80129e2 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012914:	7afb      	ldrb	r3, [r7, #11]
 8012916:	2b04      	cmp	r3, #4
 8012918:	d160      	bne.n	80129dc <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 801291a:	f107 0310 	add.w	r3, r7, #16
 801291e:	4619      	mov	r1, r3
 8012920:	68f8      	ldr	r0, [r7, #12]
 8012922:	f7fd fa3d 	bl	800fda0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8012926:	2300      	movs	r3, #0
 8012928:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 801292a:	7cfb      	ldrb	r3, [r7, #19]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d01d      	beq.n	801296c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8012930:	f107 031b 	add.w	r3, r7, #27
 8012934:	461a      	mov	r2, r3
 8012936:	2100      	movs	r1, #0
 8012938:	68f8      	ldr	r0, [r7, #12]
 801293a:	f7fd f925 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 801293e:	4603      	mov	r3, r0
 8012940:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8012944:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012948:	2b00      	cmp	r3, #0
 801294a:	d10f      	bne.n	801296c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 801294c:	f107 0318 	add.w	r3, r7, #24
 8012950:	461a      	mov	r2, r3
 8012952:	2151      	movs	r1, #81	; 0x51
 8012954:	68f8      	ldr	r0, [r7, #12]
 8012956:	f001 fc5d 	bl	8014214 <VL53L0X_RdWord>
 801295a:	4603      	mov	r3, r0
 801295c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8012960:	8b3b      	ldrh	r3, [r7, #24]
 8012962:	4618      	mov	r0, r3
 8012964:	f7ff fe06 	bl	8012574 <VL53L0X_decode_timeout>
 8012968:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 801296a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 801296c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012970:	2b00      	cmp	r3, #0
 8012972:	d109      	bne.n	8012988 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8012974:	f107 031b 	add.w	r3, r7, #27
 8012978:	461a      	mov	r2, r3
 801297a:	2101      	movs	r1, #1
 801297c:	68f8      	ldr	r0, [r7, #12]
 801297e:	f7fd f903 	bl	800fb88 <VL53L0X_GetVcselPulsePeriod>
 8012982:	4603      	mov	r3, r0
 8012984:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8012988:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801298c:	2b00      	cmp	r3, #0
 801298e:	d128      	bne.n	80129e2 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8012990:	7efb      	ldrb	r3, [r7, #27]
 8012992:	461a      	mov	r2, r3
 8012994:	6879      	ldr	r1, [r7, #4]
 8012996:	68f8      	ldr	r0, [r7, #12]
 8012998:	f7ff fe02 	bl	80125a0 <VL53L0X_calc_timeout_mclks>
 801299c:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 801299e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80129a0:	6a3a      	ldr	r2, [r7, #32]
 80129a2:	4413      	add	r3, r2
 80129a4:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80129a6:	6a38      	ldr	r0, [r7, #32]
 80129a8:	f7ff fdb8 	bl	801251c <VL53L0X_encode_timeout>
 80129ac:	4603      	mov	r3, r0
 80129ae:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 80129b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d108      	bne.n	80129ca <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 80129b8:	8bfb      	ldrh	r3, [r7, #30]
 80129ba:	461a      	mov	r2, r3
 80129bc:	2171      	movs	r1, #113	; 0x71
 80129be:	68f8      	ldr	r0, [r7, #12]
 80129c0:	f001 fba0 	bl	8014104 <VL53L0X_WrWord>
 80129c4:	4603      	mov	r3, r0
 80129c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80129ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d107      	bne.n	80129e2 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	687a      	ldr	r2, [r7, #4]
 80129d6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 80129da:	e002      	b.n	80129e2 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80129dc:	23fc      	movs	r3, #252	; 0xfc
 80129de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 80129e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3728      	adds	r7, #40	; 0x28
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}

080129ee <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80129ee:	b580      	push	{r7, lr}
 80129f0:	b08a      	sub	sp, #40	; 0x28
 80129f2:	af00      	add	r7, sp, #0
 80129f4:	6078      	str	r0, [r7, #4]
 80129f6:	460b      	mov	r3, r1
 80129f8:	70fb      	strb	r3, [r7, #3]
 80129fa:	4613      	mov	r3, r2
 80129fc:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80129fe:	2300      	movs	r3, #0
 8012a00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8012a04:	230c      	movs	r3, #12
 8012a06:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8012a0a:	2312      	movs	r3, #18
 8012a0c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8012a10:	2308      	movs	r3, #8
 8012a12:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8012a16:	230e      	movs	r3, #14
 8012a18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8012a20:	78bb      	ldrb	r3, [r7, #2]
 8012a22:	f003 0301 	and.w	r3, r3, #1
 8012a26:	b2db      	uxtb	r3, r3
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d003      	beq.n	8012a34 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012a2c:	23fc      	movs	r3, #252	; 0xfc
 8012a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012a32:	e020      	b.n	8012a76 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8012a34:	78fb      	ldrb	r3, [r7, #3]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10d      	bne.n	8012a56 <VL53L0X_set_vcsel_pulse_period+0x68>
 8012a3a:	78ba      	ldrb	r2, [r7, #2]
 8012a3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012a40:	429a      	cmp	r2, r3
 8012a42:	d304      	bcc.n	8012a4e <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8012a44:	78ba      	ldrb	r2, [r7, #2]
 8012a46:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8012a4a:	429a      	cmp	r2, r3
 8012a4c:	d903      	bls.n	8012a56 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012a4e:	23fc      	movs	r3, #252	; 0xfc
 8012a50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012a54:	e00f      	b.n	8012a76 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8012a56:	78fb      	ldrb	r3, [r7, #3]
 8012a58:	2b01      	cmp	r3, #1
 8012a5a:	d10c      	bne.n	8012a76 <VL53L0X_set_vcsel_pulse_period+0x88>
 8012a5c:	78ba      	ldrb	r2, [r7, #2]
 8012a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012a62:	429a      	cmp	r2, r3
 8012a64:	d304      	bcc.n	8012a70 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8012a66:	78ba      	ldrb	r2, [r7, #2]
 8012a68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012a6c:	429a      	cmp	r2, r3
 8012a6e:	d902      	bls.n	8012a76 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012a70:	23fc      	movs	r3, #252	; 0xfc
 8012a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8012a76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d002      	beq.n	8012a84 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8012a7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012a82:	e239      	b.n	8012ef8 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8012a84:	78fb      	ldrb	r3, [r7, #3]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d150      	bne.n	8012b2c <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8012a8a:	78bb      	ldrb	r3, [r7, #2]
 8012a8c:	2b0c      	cmp	r3, #12
 8012a8e:	d110      	bne.n	8012ab2 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8012a90:	2218      	movs	r2, #24
 8012a92:	2157      	movs	r1, #87	; 0x57
 8012a94:	6878      	ldr	r0, [r7, #4]
 8012a96:	f001 fb11 	bl	80140bc <VL53L0X_WrByte>
 8012a9a:	4603      	mov	r3, r0
 8012a9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8012aa0:	2208      	movs	r2, #8
 8012aa2:	2156      	movs	r1, #86	; 0x56
 8012aa4:	6878      	ldr	r0, [r7, #4]
 8012aa6:	f001 fb09 	bl	80140bc <VL53L0X_WrByte>
 8012aaa:	4603      	mov	r3, r0
 8012aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012ab0:	e17f      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8012ab2:	78bb      	ldrb	r3, [r7, #2]
 8012ab4:	2b0e      	cmp	r3, #14
 8012ab6:	d110      	bne.n	8012ada <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8012ab8:	2230      	movs	r2, #48	; 0x30
 8012aba:	2157      	movs	r1, #87	; 0x57
 8012abc:	6878      	ldr	r0, [r7, #4]
 8012abe:	f001 fafd 	bl	80140bc <VL53L0X_WrByte>
 8012ac2:	4603      	mov	r3, r0
 8012ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8012ac8:	2208      	movs	r2, #8
 8012aca:	2156      	movs	r1, #86	; 0x56
 8012acc:	6878      	ldr	r0, [r7, #4]
 8012ace:	f001 faf5 	bl	80140bc <VL53L0X_WrByte>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012ad8:	e16b      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8012ada:	78bb      	ldrb	r3, [r7, #2]
 8012adc:	2b10      	cmp	r3, #16
 8012ade:	d110      	bne.n	8012b02 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8012ae0:	2240      	movs	r2, #64	; 0x40
 8012ae2:	2157      	movs	r1, #87	; 0x57
 8012ae4:	6878      	ldr	r0, [r7, #4]
 8012ae6:	f001 fae9 	bl	80140bc <VL53L0X_WrByte>
 8012aea:	4603      	mov	r3, r0
 8012aec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8012af0:	2208      	movs	r2, #8
 8012af2:	2156      	movs	r1, #86	; 0x56
 8012af4:	6878      	ldr	r0, [r7, #4]
 8012af6:	f001 fae1 	bl	80140bc <VL53L0X_WrByte>
 8012afa:	4603      	mov	r3, r0
 8012afc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b00:	e157      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8012b02:	78bb      	ldrb	r3, [r7, #2]
 8012b04:	2b12      	cmp	r3, #18
 8012b06:	f040 8154 	bne.w	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8012b0a:	2250      	movs	r2, #80	; 0x50
 8012b0c:	2157      	movs	r1, #87	; 0x57
 8012b0e:	6878      	ldr	r0, [r7, #4]
 8012b10:	f001 fad4 	bl	80140bc <VL53L0X_WrByte>
 8012b14:	4603      	mov	r3, r0
 8012b16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8012b1a:	2208      	movs	r2, #8
 8012b1c:	2156      	movs	r1, #86	; 0x56
 8012b1e:	6878      	ldr	r0, [r7, #4]
 8012b20:	f001 facc 	bl	80140bc <VL53L0X_WrByte>
 8012b24:	4603      	mov	r3, r0
 8012b26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b2a:	e142      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8012b2c:	78fb      	ldrb	r3, [r7, #3]
 8012b2e:	2b01      	cmp	r3, #1
 8012b30:	f040 813f 	bne.w	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8012b34:	78bb      	ldrb	r3, [r7, #2]
 8012b36:	2b08      	cmp	r3, #8
 8012b38:	d14c      	bne.n	8012bd4 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8012b3a:	2210      	movs	r2, #16
 8012b3c:	2148      	movs	r1, #72	; 0x48
 8012b3e:	6878      	ldr	r0, [r7, #4]
 8012b40:	f001 fabc 	bl	80140bc <VL53L0X_WrByte>
 8012b44:	4603      	mov	r3, r0
 8012b46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8012b4a:	2208      	movs	r2, #8
 8012b4c:	2147      	movs	r1, #71	; 0x47
 8012b4e:	6878      	ldr	r0, [r7, #4]
 8012b50:	f001 fab4 	bl	80140bc <VL53L0X_WrByte>
 8012b54:	4603      	mov	r3, r0
 8012b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8012b5a:	2202      	movs	r2, #2
 8012b5c:	2132      	movs	r1, #50	; 0x32
 8012b5e:	6878      	ldr	r0, [r7, #4]
 8012b60:	f001 faac 	bl	80140bc <VL53L0X_WrByte>
 8012b64:	4603      	mov	r3, r0
 8012b66:	461a      	mov	r2, r3
 8012b68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b6c:	4313      	orrs	r3, r2
 8012b6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8012b72:	220c      	movs	r2, #12
 8012b74:	2130      	movs	r1, #48	; 0x30
 8012b76:	6878      	ldr	r0, [r7, #4]
 8012b78:	f001 faa0 	bl	80140bc <VL53L0X_WrByte>
 8012b7c:	4603      	mov	r3, r0
 8012b7e:	461a      	mov	r2, r3
 8012b80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b84:	4313      	orrs	r3, r2
 8012b86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8012b8a:	2201      	movs	r2, #1
 8012b8c:	21ff      	movs	r1, #255	; 0xff
 8012b8e:	6878      	ldr	r0, [r7, #4]
 8012b90:	f001 fa94 	bl	80140bc <VL53L0X_WrByte>
 8012b94:	4603      	mov	r3, r0
 8012b96:	461a      	mov	r2, r3
 8012b98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b9c:	4313      	orrs	r3, r2
 8012b9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8012ba2:	2230      	movs	r2, #48	; 0x30
 8012ba4:	2130      	movs	r1, #48	; 0x30
 8012ba6:	6878      	ldr	r0, [r7, #4]
 8012ba8:	f001 fa88 	bl	80140bc <VL53L0X_WrByte>
 8012bac:	4603      	mov	r3, r0
 8012bae:	461a      	mov	r2, r3
 8012bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012bb4:	4313      	orrs	r3, r2
 8012bb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8012bba:	2200      	movs	r2, #0
 8012bbc:	21ff      	movs	r1, #255	; 0xff
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f001 fa7c 	bl	80140bc <VL53L0X_WrByte>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	461a      	mov	r2, r3
 8012bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012bcc:	4313      	orrs	r3, r2
 8012bce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012bd2:	e0ee      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8012bd4:	78bb      	ldrb	r3, [r7, #2]
 8012bd6:	2b0a      	cmp	r3, #10
 8012bd8:	d14c      	bne.n	8012c74 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8012bda:	2228      	movs	r2, #40	; 0x28
 8012bdc:	2148      	movs	r1, #72	; 0x48
 8012bde:	6878      	ldr	r0, [r7, #4]
 8012be0:	f001 fa6c 	bl	80140bc <VL53L0X_WrByte>
 8012be4:	4603      	mov	r3, r0
 8012be6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8012bea:	2208      	movs	r2, #8
 8012bec:	2147      	movs	r1, #71	; 0x47
 8012bee:	6878      	ldr	r0, [r7, #4]
 8012bf0:	f001 fa64 	bl	80140bc <VL53L0X_WrByte>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8012bfa:	2203      	movs	r2, #3
 8012bfc:	2132      	movs	r1, #50	; 0x32
 8012bfe:	6878      	ldr	r0, [r7, #4]
 8012c00:	f001 fa5c 	bl	80140bc <VL53L0X_WrByte>
 8012c04:	4603      	mov	r3, r0
 8012c06:	461a      	mov	r2, r3
 8012c08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c0c:	4313      	orrs	r3, r2
 8012c0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8012c12:	2209      	movs	r2, #9
 8012c14:	2130      	movs	r1, #48	; 0x30
 8012c16:	6878      	ldr	r0, [r7, #4]
 8012c18:	f001 fa50 	bl	80140bc <VL53L0X_WrByte>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	461a      	mov	r2, r3
 8012c20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c24:	4313      	orrs	r3, r2
 8012c26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8012c2a:	2201      	movs	r2, #1
 8012c2c:	21ff      	movs	r1, #255	; 0xff
 8012c2e:	6878      	ldr	r0, [r7, #4]
 8012c30:	f001 fa44 	bl	80140bc <VL53L0X_WrByte>
 8012c34:	4603      	mov	r3, r0
 8012c36:	461a      	mov	r2, r3
 8012c38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c3c:	4313      	orrs	r3, r2
 8012c3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8012c42:	2220      	movs	r2, #32
 8012c44:	2130      	movs	r1, #48	; 0x30
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f001 fa38 	bl	80140bc <VL53L0X_WrByte>
 8012c4c:	4603      	mov	r3, r0
 8012c4e:	461a      	mov	r2, r3
 8012c50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c54:	4313      	orrs	r3, r2
 8012c56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8012c5a:	2200      	movs	r2, #0
 8012c5c:	21ff      	movs	r1, #255	; 0xff
 8012c5e:	6878      	ldr	r0, [r7, #4]
 8012c60:	f001 fa2c 	bl	80140bc <VL53L0X_WrByte>
 8012c64:	4603      	mov	r3, r0
 8012c66:	461a      	mov	r2, r3
 8012c68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c6c:	4313      	orrs	r3, r2
 8012c6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012c72:	e09e      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8012c74:	78bb      	ldrb	r3, [r7, #2]
 8012c76:	2b0c      	cmp	r3, #12
 8012c78:	d14c      	bne.n	8012d14 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8012c7a:	2238      	movs	r2, #56	; 0x38
 8012c7c:	2148      	movs	r1, #72	; 0x48
 8012c7e:	6878      	ldr	r0, [r7, #4]
 8012c80:	f001 fa1c 	bl	80140bc <VL53L0X_WrByte>
 8012c84:	4603      	mov	r3, r0
 8012c86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8012c8a:	2208      	movs	r2, #8
 8012c8c:	2147      	movs	r1, #71	; 0x47
 8012c8e:	6878      	ldr	r0, [r7, #4]
 8012c90:	f001 fa14 	bl	80140bc <VL53L0X_WrByte>
 8012c94:	4603      	mov	r3, r0
 8012c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8012c9a:	2203      	movs	r2, #3
 8012c9c:	2132      	movs	r1, #50	; 0x32
 8012c9e:	6878      	ldr	r0, [r7, #4]
 8012ca0:	f001 fa0c 	bl	80140bc <VL53L0X_WrByte>
 8012ca4:	4603      	mov	r3, r0
 8012ca6:	461a      	mov	r2, r3
 8012ca8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cac:	4313      	orrs	r3, r2
 8012cae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8012cb2:	2208      	movs	r2, #8
 8012cb4:	2130      	movs	r1, #48	; 0x30
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f001 fa00 	bl	80140bc <VL53L0X_WrByte>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	461a      	mov	r2, r3
 8012cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cc4:	4313      	orrs	r3, r2
 8012cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8012cca:	2201      	movs	r2, #1
 8012ccc:	21ff      	movs	r1, #255	; 0xff
 8012cce:	6878      	ldr	r0, [r7, #4]
 8012cd0:	f001 f9f4 	bl	80140bc <VL53L0X_WrByte>
 8012cd4:	4603      	mov	r3, r0
 8012cd6:	461a      	mov	r2, r3
 8012cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cdc:	4313      	orrs	r3, r2
 8012cde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8012ce2:	2220      	movs	r2, #32
 8012ce4:	2130      	movs	r1, #48	; 0x30
 8012ce6:	6878      	ldr	r0, [r7, #4]
 8012ce8:	f001 f9e8 	bl	80140bc <VL53L0X_WrByte>
 8012cec:	4603      	mov	r3, r0
 8012cee:	461a      	mov	r2, r3
 8012cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012cf4:	4313      	orrs	r3, r2
 8012cf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	21ff      	movs	r1, #255	; 0xff
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f001 f9dc 	bl	80140bc <VL53L0X_WrByte>
 8012d04:	4603      	mov	r3, r0
 8012d06:	461a      	mov	r2, r3
 8012d08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d0c:	4313      	orrs	r3, r2
 8012d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012d12:	e04e      	b.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8012d14:	78bb      	ldrb	r3, [r7, #2]
 8012d16:	2b0e      	cmp	r3, #14
 8012d18:	d14b      	bne.n	8012db2 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8012d1a:	2248      	movs	r2, #72	; 0x48
 8012d1c:	2148      	movs	r1, #72	; 0x48
 8012d1e:	6878      	ldr	r0, [r7, #4]
 8012d20:	f001 f9cc 	bl	80140bc <VL53L0X_WrByte>
 8012d24:	4603      	mov	r3, r0
 8012d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8012d2a:	2208      	movs	r2, #8
 8012d2c:	2147      	movs	r1, #71	; 0x47
 8012d2e:	6878      	ldr	r0, [r7, #4]
 8012d30:	f001 f9c4 	bl	80140bc <VL53L0X_WrByte>
 8012d34:	4603      	mov	r3, r0
 8012d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8012d3a:	2203      	movs	r2, #3
 8012d3c:	2132      	movs	r1, #50	; 0x32
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	f001 f9bc 	bl	80140bc <VL53L0X_WrByte>
 8012d44:	4603      	mov	r3, r0
 8012d46:	461a      	mov	r2, r3
 8012d48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d4c:	4313      	orrs	r3, r2
 8012d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8012d52:	2207      	movs	r2, #7
 8012d54:	2130      	movs	r1, #48	; 0x30
 8012d56:	6878      	ldr	r0, [r7, #4]
 8012d58:	f001 f9b0 	bl	80140bc <VL53L0X_WrByte>
 8012d5c:	4603      	mov	r3, r0
 8012d5e:	461a      	mov	r2, r3
 8012d60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d64:	4313      	orrs	r3, r2
 8012d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8012d6a:	2201      	movs	r2, #1
 8012d6c:	21ff      	movs	r1, #255	; 0xff
 8012d6e:	6878      	ldr	r0, [r7, #4]
 8012d70:	f001 f9a4 	bl	80140bc <VL53L0X_WrByte>
 8012d74:	4603      	mov	r3, r0
 8012d76:	461a      	mov	r2, r3
 8012d78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d7c:	4313      	orrs	r3, r2
 8012d7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8012d82:	2220      	movs	r2, #32
 8012d84:	2130      	movs	r1, #48	; 0x30
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f001 f998 	bl	80140bc <VL53L0X_WrByte>
 8012d8c:	4603      	mov	r3, r0
 8012d8e:	461a      	mov	r2, r3
 8012d90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d94:	4313      	orrs	r3, r2
 8012d96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	21ff      	movs	r1, #255	; 0xff
 8012d9e:	6878      	ldr	r0, [r7, #4]
 8012da0:	f001 f98c 	bl	80140bc <VL53L0X_WrByte>
 8012da4:	4603      	mov	r3, r0
 8012da6:	461a      	mov	r2, r3
 8012da8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012dac:	4313      	orrs	r3, r2
 8012dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8012db2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d17f      	bne.n	8012eba <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8012dba:	78bb      	ldrb	r3, [r7, #2]
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	f7fe fe38 	bl	8011a32 <VL53L0X_encode_vcsel_period>
 8012dc2:	4603      	mov	r3, r0
 8012dc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8012dc8:	78fb      	ldrb	r3, [r7, #3]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d002      	beq.n	8012dd4 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8012dce:	2b01      	cmp	r3, #1
 8012dd0:	d045      	beq.n	8012e5e <VL53L0X_set_vcsel_pulse_period+0x470>
 8012dd2:	e06e      	b.n	8012eb2 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8012dd4:	f107 0314 	add.w	r3, r7, #20
 8012dd8:	461a      	mov	r2, r3
 8012dda:	2103      	movs	r1, #3
 8012ddc:	6878      	ldr	r0, [r7, #4]
 8012dde:	f7ff fc33 	bl	8012648 <get_sequence_step_timeout>
 8012de2:	4603      	mov	r3, r0
 8012de4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8012de8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d109      	bne.n	8012e04 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8012df0:	f107 0310 	add.w	r3, r7, #16
 8012df4:	461a      	mov	r2, r3
 8012df6:	2102      	movs	r1, #2
 8012df8:	6878      	ldr	r0, [r7, #4]
 8012dfa:	f7ff fc25 	bl	8012648 <get_sequence_step_timeout>
 8012dfe:	4603      	mov	r3, r0
 8012e00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8012e04:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d109      	bne.n	8012e20 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8012e0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012e10:	461a      	mov	r2, r3
 8012e12:	2150      	movs	r1, #80	; 0x50
 8012e14:	6878      	ldr	r0, [r7, #4]
 8012e16:	f001 f951 	bl	80140bc <VL53L0X_WrByte>
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8012e20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d108      	bne.n	8012e3a <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8012e28:	697b      	ldr	r3, [r7, #20]
 8012e2a:	461a      	mov	r2, r3
 8012e2c:	2103      	movs	r1, #3
 8012e2e:	6878      	ldr	r0, [r7, #4]
 8012e30:	f7ff fceb 	bl	801280a <set_sequence_step_timeout>
 8012e34:	4603      	mov	r3, r0
 8012e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8012e3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d108      	bne.n	8012e54 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8012e42:	693b      	ldr	r3, [r7, #16]
 8012e44:	461a      	mov	r2, r3
 8012e46:	2102      	movs	r1, #2
 8012e48:	6878      	ldr	r0, [r7, #4]
 8012e4a:	f7ff fcde 	bl	801280a <set_sequence_step_timeout>
 8012e4e:	4603      	mov	r3, r0
 8012e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	78ba      	ldrb	r2, [r7, #2]
 8012e58:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8012e5c:	e02e      	b.n	8012ebc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8012e5e:	f107 0318 	add.w	r3, r7, #24
 8012e62:	461a      	mov	r2, r3
 8012e64:	2104      	movs	r1, #4
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f7ff fbee 	bl	8012648 <get_sequence_step_timeout>
 8012e6c:	4603      	mov	r3, r0
 8012e6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8012e72:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d109      	bne.n	8012e8e <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8012e7a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8012e7e:	461a      	mov	r2, r3
 8012e80:	2170      	movs	r1, #112	; 0x70
 8012e82:	6878      	ldr	r0, [r7, #4]
 8012e84:	f001 f91a 	bl	80140bc <VL53L0X_WrByte>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8012e8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d108      	bne.n	8012ea8 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	461a      	mov	r2, r3
 8012e9a:	2104      	movs	r1, #4
 8012e9c:	6878      	ldr	r0, [r7, #4]
 8012e9e:	f7ff fcb4 	bl	801280a <set_sequence_step_timeout>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	78ba      	ldrb	r2, [r7, #2]
 8012eac:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8012eb0:	e004      	b.n	8012ebc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012eb2:	23fc      	movs	r3, #252	; 0xfc
 8012eb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012eb8:	e000      	b.n	8012ebc <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8012eba:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8012ebc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d109      	bne.n	8012ed8 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	695b      	ldr	r3, [r3, #20]
 8012ec8:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8012eca:	69f9      	ldr	r1, [r7, #28]
 8012ecc:	6878      	ldr	r0, [r7, #4]
 8012ece:	f7fc fe1d 	bl	800fb0c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8012ed8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d109      	bne.n	8012ef4 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8012ee0:	f107 010f 	add.w	r1, r7, #15
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	2200      	movs	r2, #0
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f7fe fcbd 	bl	8011868 <VL53L0X_perform_phase_calibration>
 8012eee:	4603      	mov	r3, r0
 8012ef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8012ef4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012ef8:	4618      	mov	r0, r3
 8012efa:	3728      	adds	r7, #40	; 0x28
 8012efc:	46bd      	mov	sp, r7
 8012efe:	bd80      	pop	{r7, pc}

08012f00 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8012f00:	b580      	push	{r7, lr}
 8012f02:	b086      	sub	sp, #24
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	60f8      	str	r0, [r7, #12]
 8012f08:	460b      	mov	r3, r1
 8012f0a:	607a      	str	r2, [r7, #4]
 8012f0c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012f0e:	2300      	movs	r3, #0
 8012f10:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8012f12:	7afb      	ldrb	r3, [r7, #11]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d002      	beq.n	8012f1e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	d00a      	beq.n	8012f32 <VL53L0X_get_vcsel_pulse_period+0x32>
 8012f1c:	e013      	b.n	8012f46 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8012f1e:	f107 0316 	add.w	r3, r7, #22
 8012f22:	461a      	mov	r2, r3
 8012f24:	2150      	movs	r1, #80	; 0x50
 8012f26:	68f8      	ldr	r0, [r7, #12]
 8012f28:	f001 f94a 	bl	80141c0 <VL53L0X_RdByte>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8012f30:	e00b      	b.n	8012f4a <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8012f32:	f107 0316 	add.w	r3, r7, #22
 8012f36:	461a      	mov	r2, r3
 8012f38:	2170      	movs	r1, #112	; 0x70
 8012f3a:	68f8      	ldr	r0, [r7, #12]
 8012f3c:	f001 f940 	bl	80141c0 <VL53L0X_RdByte>
 8012f40:	4603      	mov	r3, r0
 8012f42:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8012f44:	e001      	b.n	8012f4a <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012f46:	23fc      	movs	r3, #252	; 0xfc
 8012f48:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8012f4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d107      	bne.n	8012f62 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8012f52:	7dbb      	ldrb	r3, [r7, #22]
 8012f54:	4618      	mov	r0, r3
 8012f56:	f7fe fd59 	bl	8011a0c <VL53L0X_decode_vcsel_period>
 8012f5a:	4603      	mov	r3, r0
 8012f5c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	701a      	strb	r2, [r3, #0]

	return Status;
 8012f62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012f66:	4618      	mov	r0, r3
 8012f68:	3718      	adds	r7, #24
 8012f6a:	46bd      	mov	sp, r7
 8012f6c:	bd80      	pop	{r7, pc}

08012f6e <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8012f6e:	b580      	push	{r7, lr}
 8012f70:	b092      	sub	sp, #72	; 0x48
 8012f72:	af00      	add	r7, sp, #0
 8012f74:	6078      	str	r0, [r7, #4]
 8012f76:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012f78:	2300      	movs	r3, #0
 8012f7a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8012f7e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8012f82:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8012f84:	f240 7376 	movw	r3, #1910	; 0x776
 8012f88:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8012f8a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8012f8e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8012f90:	f44f 7325 	mov.w	r3, #660	; 0x294
 8012f94:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8012f96:	f240 234e 	movw	r3, #590	; 0x24e
 8012f9a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8012f9c:	f240 23b2 	movw	r3, #690	; 0x2b2
 8012fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8012fa2:	f44f 7325 	mov.w	r3, #660	; 0x294
 8012fa6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8012fa8:	f240 2326 	movw	r3, #550	; 0x226
 8012fac:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8012fae:	2300      	movs	r3, #0
 8012fb0:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8012fb2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8012fb6:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8012fb8:	2300      	movs	r3, #0
 8012fba:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8012fbc:	683a      	ldr	r2, [r7, #0]
 8012fbe:	6a3b      	ldr	r3, [r7, #32]
 8012fc0:	429a      	cmp	r2, r3
 8012fc2:	d205      	bcs.n	8012fd0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012fc4:	23fc      	movs	r3, #252	; 0xfc
 8012fc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8012fca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8012fce:	e0aa      	b.n	8013126 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8012fd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fd4:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8012fd6:	683a      	ldr	r2, [r7, #0]
 8012fd8:	1ad3      	subs	r3, r2, r3
 8012fda:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012fdc:	f107 0314 	add.w	r3, r7, #20
 8012fe0:	4619      	mov	r1, r3
 8012fe2:	6878      	ldr	r0, [r7, #4]
 8012fe4:	f7fc fedc 	bl	800fda0 <VL53L0X_GetSequenceStepEnables>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8012fee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d15b      	bne.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8012ff6:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d105      	bne.n	8013008 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8012ffc:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d102      	bne.n	8013008 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8013002:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8013004:	2b00      	cmp	r3, #0
 8013006:	d052      	beq.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8013008:	f107 0310 	add.w	r3, r7, #16
 801300c:	461a      	mov	r2, r3
 801300e:	2102      	movs	r1, #2
 8013010:	6878      	ldr	r0, [r7, #4]
 8013012:	f7ff fb19 	bl	8012648 <get_sequence_step_timeout>
 8013016:	4603      	mov	r3, r0
 8013018:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 801301c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8013020:	2b00      	cmp	r3, #0
 8013022:	d002      	beq.n	801302a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 8013024:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8013028:	e07d      	b.n	8013126 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 801302a:	7d3b      	ldrb	r3, [r7, #20]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d00f      	beq.n	8013050 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8013030:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8013032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013034:	4413      	add	r3, r2
 8013036:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8013038:	69fa      	ldr	r2, [r7, #28]
 801303a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801303c:	429a      	cmp	r2, r3
 801303e:	d204      	bcs.n	801304a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8013040:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013042:	69fb      	ldr	r3, [r7, #28]
 8013044:	1ad3      	subs	r3, r2, r3
 8013046:	643b      	str	r3, [r7, #64]	; 0x40
 8013048:	e002      	b.n	8013050 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 801304a:	23fc      	movs	r3, #252	; 0xfc
 801304c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8013050:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8013054:	2b00      	cmp	r3, #0
 8013056:	d002      	beq.n	801305e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8013058:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 801305c:	e063      	b.n	8013126 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 801305e:	7dbb      	ldrb	r3, [r7, #22]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d011      	beq.n	8013088 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8013064:	693a      	ldr	r2, [r7, #16]
 8013066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013068:	4413      	add	r3, r2
 801306a:	005b      	lsls	r3, r3, #1
 801306c:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801306e:	69fa      	ldr	r2, [r7, #28]
 8013070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013072:	429a      	cmp	r2, r3
 8013074:	d204      	bcs.n	8013080 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8013076:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013078:	69fb      	ldr	r3, [r7, #28]
 801307a:	1ad3      	subs	r3, r2, r3
 801307c:	643b      	str	r3, [r7, #64]	; 0x40
 801307e:	e016      	b.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8013080:	23fc      	movs	r3, #252	; 0xfc
 8013082:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8013086:	e012      	b.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8013088:	7d7b      	ldrb	r3, [r7, #21]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d00f      	beq.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 801308e:	693b      	ldr	r3, [r7, #16]
 8013090:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013092:	4413      	add	r3, r2
 8013094:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8013096:	69fa      	ldr	r2, [r7, #28]
 8013098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801309a:	429a      	cmp	r2, r3
 801309c:	d204      	bcs.n	80130a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 801309e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80130a0:	69fb      	ldr	r3, [r7, #28]
 80130a2:	1ad3      	subs	r3, r2, r3
 80130a4:	643b      	str	r3, [r7, #64]	; 0x40
 80130a6:	e002      	b.n	80130ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80130a8:	23fc      	movs	r3, #252	; 0xfc
 80130aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 80130ae:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d002      	beq.n	80130bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 80130b6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80130ba:	e034      	b.n	8013126 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 80130bc:	7dfb      	ldrb	r3, [r7, #23]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d019      	beq.n	80130f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 80130c2:	f107 030c 	add.w	r3, r7, #12
 80130c6:	461a      	mov	r2, r3
 80130c8:	2103      	movs	r1, #3
 80130ca:	6878      	ldr	r0, [r7, #4]
 80130cc:	f7ff fabc 	bl	8012648 <get_sequence_step_timeout>
 80130d0:	4603      	mov	r3, r0
 80130d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80130da:	4413      	add	r3, r2
 80130dc:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80130de:	69fa      	ldr	r2, [r7, #28]
 80130e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80130e2:	429a      	cmp	r2, r3
 80130e4:	d204      	bcs.n	80130f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80130e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80130e8:	69fb      	ldr	r3, [r7, #28]
 80130ea:	1ad3      	subs	r3, r2, r3
 80130ec:	643b      	str	r3, [r7, #64]	; 0x40
 80130ee:	e002      	b.n	80130f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80130f0:	23fc      	movs	r3, #252	; 0xfc
 80130f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80130f6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d111      	bne.n	8013122 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 80130fe:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8013100:	2b00      	cmp	r3, #0
 8013102:	d00e      	beq.n	8013122 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8013104:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013108:	1ad3      	subs	r3, r2, r3
 801310a:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 801310c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801310e:	2104      	movs	r1, #4
 8013110:	6878      	ldr	r0, [r7, #4]
 8013112:	f7ff fb7a 	bl	801280a <set_sequence_step_timeout>
 8013116:	4603      	mov	r3, r0
 8013118:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	683a      	ldr	r2, [r7, #0]
 8013120:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8013122:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8013126:	4618      	mov	r0, r3
 8013128:	3748      	adds	r7, #72	; 0x48
 801312a:	46bd      	mov	sp, r7
 801312c:	bd80      	pop	{r7, pc}

0801312e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 801312e:	b580      	push	{r7, lr}
 8013130:	b090      	sub	sp, #64	; 0x40
 8013132:	af00      	add	r7, sp, #0
 8013134:	6078      	str	r0, [r7, #4]
 8013136:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013138:	2300      	movs	r3, #0
 801313a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 801313e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013142:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8013144:	f240 7376 	movw	r3, #1910	; 0x776
 8013148:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 801314a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 801314e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8013150:	f44f 7325 	mov.w	r3, #660	; 0x294
 8013154:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8013156:	f240 234e 	movw	r3, #590	; 0x24e
 801315a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 801315c:	f240 23b2 	movw	r3, #690	; 0x2b2
 8013160:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8013162:	f44f 7325 	mov.w	r3, #660	; 0x294
 8013166:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8013168:	f240 2326 	movw	r3, #550	; 0x226
 801316c:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 801316e:	2300      	movs	r3, #0
 8013170:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8013172:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013176:	441a      	add	r2, r3
 8013178:	683b      	ldr	r3, [r7, #0]
 801317a:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801317c:	f107 0318 	add.w	r3, r7, #24
 8013180:	4619      	mov	r1, r3
 8013182:	6878      	ldr	r0, [r7, #4]
 8013184:	f7fc fe0c 	bl	800fda0 <VL53L0X_GetSequenceStepEnables>
 8013188:	4603      	mov	r3, r0
 801318a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 801318e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013192:	2b00      	cmp	r3, #0
 8013194:	d002      	beq.n	801319c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8013196:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801319a:	e075      	b.n	8013288 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 801319c:	7e3b      	ldrb	r3, [r7, #24]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d105      	bne.n	80131ae <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80131a2:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d102      	bne.n	80131ae <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 80131a8:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d030      	beq.n	8013210 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 80131ae:	f107 0310 	add.w	r3, r7, #16
 80131b2:	461a      	mov	r2, r3
 80131b4:	2102      	movs	r1, #2
 80131b6:	6878      	ldr	r0, [r7, #4]
 80131b8:	f7ff fa46 	bl	8012648 <get_sequence_step_timeout>
 80131bc:	4603      	mov	r3, r0
 80131be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 80131c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d122      	bne.n	8013210 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 80131ca:	7e3b      	ldrb	r3, [r7, #24]
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d007      	beq.n	80131e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80131d0:	683b      	ldr	r3, [r7, #0]
 80131d2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80131d4:	6939      	ldr	r1, [r7, #16]
 80131d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131d8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80131da:	441a      	add	r2, r3
 80131dc:	683b      	ldr	r3, [r7, #0]
 80131de:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 80131e0:	7ebb      	ldrb	r3, [r7, #26]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d009      	beq.n	80131fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80131e6:	683b      	ldr	r3, [r7, #0]
 80131e8:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80131ea:	6939      	ldr	r1, [r7, #16]
 80131ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131ee:	440b      	add	r3, r1
 80131f0:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 80131f2:	441a      	add	r2, r3
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	601a      	str	r2, [r3, #0]
 80131f8:	e00a      	b.n	8013210 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 80131fa:	7e7b      	ldrb	r3, [r7, #25]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d007      	beq.n	8013210 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8013200:	683b      	ldr	r3, [r7, #0]
 8013202:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8013204:	6939      	ldr	r1, [r7, #16]
 8013206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013208:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 801320a:	441a      	add	r2, r3
 801320c:	683b      	ldr	r3, [r7, #0]
 801320e:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8013210:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013214:	2b00      	cmp	r3, #0
 8013216:	d114      	bne.n	8013242 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8013218:	7efb      	ldrb	r3, [r7, #27]
 801321a:	2b00      	cmp	r3, #0
 801321c:	d011      	beq.n	8013242 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 801321e:	f107 030c 	add.w	r3, r7, #12
 8013222:	461a      	mov	r2, r3
 8013224:	2103      	movs	r1, #3
 8013226:	6878      	ldr	r0, [r7, #4]
 8013228:	f7ff fa0e 	bl	8012648 <get_sequence_step_timeout>
 801322c:	4603      	mov	r3, r0
 801322e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8013232:	683b      	ldr	r3, [r7, #0]
 8013234:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8013236:	68f9      	ldr	r1, [r7, #12]
 8013238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801323a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 801323c:	441a      	add	r2, r3
 801323e:	683b      	ldr	r3, [r7, #0]
 8013240:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8013242:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013246:	2b00      	cmp	r3, #0
 8013248:	d114      	bne.n	8013274 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 801324a:	7f3b      	ldrb	r3, [r7, #28]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d011      	beq.n	8013274 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8013250:	f107 0314 	add.w	r3, r7, #20
 8013254:	461a      	mov	r2, r3
 8013256:	2104      	movs	r1, #4
 8013258:	6878      	ldr	r0, [r7, #4]
 801325a:	f7ff f9f5 	bl	8012648 <get_sequence_step_timeout>
 801325e:	4603      	mov	r3, r0
 8013260:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8013264:	683b      	ldr	r3, [r7, #0]
 8013266:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8013268:	6979      	ldr	r1, [r7, #20]
 801326a:	6a3b      	ldr	r3, [r7, #32]
 801326c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 801326e:	441a      	add	r2, r3
 8013270:	683b      	ldr	r3, [r7, #0]
 8013272:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8013274:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013278:	2b00      	cmp	r3, #0
 801327a:	d103      	bne.n	8013284 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	681a      	ldr	r2, [r3, #0]
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8013284:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8013288:	4618      	mov	r0, r3
 801328a:	3740      	adds	r7, #64	; 0x40
 801328c:	46bd      	mov	sp, r7
 801328e:	bd80      	pop	{r7, pc}

08013290 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8013290:	b580      	push	{r7, lr}
 8013292:	b088      	sub	sp, #32
 8013294:	af00      	add	r7, sp, #0
 8013296:	6078      	str	r0, [r7, #4]
 8013298:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801329a:	2300      	movs	r3, #0
 801329c:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 801329e:	2300      	movs	r3, #0
 80132a0:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80132a2:	e0c6      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80132a4:	697b      	ldr	r3, [r7, #20]
 80132a6:	683a      	ldr	r2, [r7, #0]
 80132a8:	4413      	add	r3, r2
 80132aa:	781b      	ldrb	r3, [r3, #0]
 80132ac:	74fb      	strb	r3, [r7, #19]
		Index++;
 80132ae:	697b      	ldr	r3, [r7, #20]
 80132b0:	3301      	adds	r3, #1
 80132b2:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 80132b4:	7cfb      	ldrb	r3, [r7, #19]
 80132b6:	2bff      	cmp	r3, #255	; 0xff
 80132b8:	f040 808d 	bne.w	80133d6 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80132bc:	697b      	ldr	r3, [r7, #20]
 80132be:	683a      	ldr	r2, [r7, #0]
 80132c0:	4413      	add	r3, r2
 80132c2:	781b      	ldrb	r3, [r3, #0]
 80132c4:	747b      	strb	r3, [r7, #17]
			Index++;
 80132c6:	697b      	ldr	r3, [r7, #20]
 80132c8:	3301      	adds	r3, #1
 80132ca:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 80132cc:	7c7b      	ldrb	r3, [r7, #17]
 80132ce:	2b03      	cmp	r3, #3
 80132d0:	d87e      	bhi.n	80133d0 <VL53L0X_load_tuning_settings+0x140>
 80132d2:	a201      	add	r2, pc, #4	; (adr r2, 80132d8 <VL53L0X_load_tuning_settings+0x48>)
 80132d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132d8:	080132e9 	.word	0x080132e9
 80132dc:	08013323 	.word	0x08013323
 80132e0:	0801335d 	.word	0x0801335d
 80132e4:	08013397 	.word	0x08013397
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80132e8:	697b      	ldr	r3, [r7, #20]
 80132ea:	683a      	ldr	r2, [r7, #0]
 80132ec:	4413      	add	r3, r2
 80132ee:	781b      	ldrb	r3, [r3, #0]
 80132f0:	743b      	strb	r3, [r7, #16]
				Index++;
 80132f2:	697b      	ldr	r3, [r7, #20]
 80132f4:	3301      	adds	r3, #1
 80132f6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80132f8:	697b      	ldr	r3, [r7, #20]
 80132fa:	683a      	ldr	r2, [r7, #0]
 80132fc:	4413      	add	r3, r2
 80132fe:	781b      	ldrb	r3, [r3, #0]
 8013300:	73fb      	strb	r3, [r7, #15]
				Index++;
 8013302:	697b      	ldr	r3, [r7, #20]
 8013304:	3301      	adds	r3, #1
 8013306:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8013308:	7c3b      	ldrb	r3, [r7, #16]
 801330a:	b29b      	uxth	r3, r3
 801330c:	021b      	lsls	r3, r3, #8
 801330e:	b29a      	uxth	r2, r3
 8013310:	7bfb      	ldrb	r3, [r7, #15]
 8013312:	b29b      	uxth	r3, r3
 8013314:	4413      	add	r3, r2
 8013316:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	89ba      	ldrh	r2, [r7, #12]
 801331c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 8013320:	e087      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8013322:	697b      	ldr	r3, [r7, #20]
 8013324:	683a      	ldr	r2, [r7, #0]
 8013326:	4413      	add	r3, r2
 8013328:	781b      	ldrb	r3, [r3, #0]
 801332a:	743b      	strb	r3, [r7, #16]
				Index++;
 801332c:	697b      	ldr	r3, [r7, #20]
 801332e:	3301      	adds	r3, #1
 8013330:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8013332:	697b      	ldr	r3, [r7, #20]
 8013334:	683a      	ldr	r2, [r7, #0]
 8013336:	4413      	add	r3, r2
 8013338:	781b      	ldrb	r3, [r3, #0]
 801333a:	73fb      	strb	r3, [r7, #15]
				Index++;
 801333c:	697b      	ldr	r3, [r7, #20]
 801333e:	3301      	adds	r3, #1
 8013340:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8013342:	7c3b      	ldrb	r3, [r7, #16]
 8013344:	b29b      	uxth	r3, r3
 8013346:	021b      	lsls	r3, r3, #8
 8013348:	b29a      	uxth	r2, r3
 801334a:	7bfb      	ldrb	r3, [r7, #15]
 801334c:	b29b      	uxth	r3, r3
 801334e:	4413      	add	r3, r2
 8013350:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	89ba      	ldrh	r2, [r7, #12]
 8013356:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 801335a:	e06a      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 801335c:	697b      	ldr	r3, [r7, #20]
 801335e:	683a      	ldr	r2, [r7, #0]
 8013360:	4413      	add	r3, r2
 8013362:	781b      	ldrb	r3, [r3, #0]
 8013364:	743b      	strb	r3, [r7, #16]
				Index++;
 8013366:	697b      	ldr	r3, [r7, #20]
 8013368:	3301      	adds	r3, #1
 801336a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 801336c:	697b      	ldr	r3, [r7, #20]
 801336e:	683a      	ldr	r2, [r7, #0]
 8013370:	4413      	add	r3, r2
 8013372:	781b      	ldrb	r3, [r3, #0]
 8013374:	73fb      	strb	r3, [r7, #15]
				Index++;
 8013376:	697b      	ldr	r3, [r7, #20]
 8013378:	3301      	adds	r3, #1
 801337a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801337c:	7c3b      	ldrb	r3, [r7, #16]
 801337e:	b29b      	uxth	r3, r3
 8013380:	021b      	lsls	r3, r3, #8
 8013382:	b29a      	uxth	r2, r3
 8013384:	7bfb      	ldrb	r3, [r7, #15]
 8013386:	b29b      	uxth	r3, r3
 8013388:	4413      	add	r3, r2
 801338a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	89ba      	ldrh	r2, [r7, #12]
 8013390:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8013394:	e04d      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8013396:	697b      	ldr	r3, [r7, #20]
 8013398:	683a      	ldr	r2, [r7, #0]
 801339a:	4413      	add	r3, r2
 801339c:	781b      	ldrb	r3, [r3, #0]
 801339e:	743b      	strb	r3, [r7, #16]
				Index++;
 80133a0:	697b      	ldr	r3, [r7, #20]
 80133a2:	3301      	adds	r3, #1
 80133a4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80133a6:	697b      	ldr	r3, [r7, #20]
 80133a8:	683a      	ldr	r2, [r7, #0]
 80133aa:	4413      	add	r3, r2
 80133ac:	781b      	ldrb	r3, [r3, #0]
 80133ae:	73fb      	strb	r3, [r7, #15]
				Index++;
 80133b0:	697b      	ldr	r3, [r7, #20]
 80133b2:	3301      	adds	r3, #1
 80133b4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80133b6:	7c3b      	ldrb	r3, [r7, #16]
 80133b8:	b29b      	uxth	r3, r3
 80133ba:	021b      	lsls	r3, r3, #8
 80133bc:	b29a      	uxth	r2, r3
 80133be:	7bfb      	ldrb	r3, [r7, #15]
 80133c0:	b29b      	uxth	r3, r3
 80133c2:	4413      	add	r3, r2
 80133c4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	89ba      	ldrh	r2, [r7, #12]
 80133ca:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 80133ce:	e030      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80133d0:	23fc      	movs	r3, #252	; 0xfc
 80133d2:	77fb      	strb	r3, [r7, #31]
 80133d4:	e02d      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80133d6:	7cfb      	ldrb	r3, [r7, #19]
 80133d8:	2b04      	cmp	r3, #4
 80133da:	d828      	bhi.n	801342e <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80133dc:	697b      	ldr	r3, [r7, #20]
 80133de:	683a      	ldr	r2, [r7, #0]
 80133e0:	4413      	add	r3, r2
 80133e2:	781b      	ldrb	r3, [r3, #0]
 80133e4:	74bb      	strb	r3, [r7, #18]
			Index++;
 80133e6:	697b      	ldr	r3, [r7, #20]
 80133e8:	3301      	adds	r3, #1
 80133ea:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80133ec:	2300      	movs	r3, #0
 80133ee:	61bb      	str	r3, [r7, #24]
 80133f0:	e00f      	b.n	8013412 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 80133f2:	697b      	ldr	r3, [r7, #20]
 80133f4:	683a      	ldr	r2, [r7, #0]
 80133f6:	4413      	add	r3, r2
 80133f8:	7819      	ldrb	r1, [r3, #0]
 80133fa:	f107 0208 	add.w	r2, r7, #8
 80133fe:	69bb      	ldr	r3, [r7, #24]
 8013400:	4413      	add	r3, r2
 8013402:	460a      	mov	r2, r1
 8013404:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8013406:	697b      	ldr	r3, [r7, #20]
 8013408:	3301      	adds	r3, #1
 801340a:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 801340c:	69bb      	ldr	r3, [r7, #24]
 801340e:	3301      	adds	r3, #1
 8013410:	61bb      	str	r3, [r7, #24]
 8013412:	7cfb      	ldrb	r3, [r7, #19]
 8013414:	69ba      	ldr	r2, [r7, #24]
 8013416:	429a      	cmp	r2, r3
 8013418:	dbeb      	blt.n	80133f2 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 801341a:	7cfb      	ldrb	r3, [r7, #19]
 801341c:	f107 0208 	add.w	r2, r7, #8
 8013420:	7cb9      	ldrb	r1, [r7, #18]
 8013422:	6878      	ldr	r0, [r7, #4]
 8013424:	f000 fdee 	bl	8014004 <VL53L0X_WriteMulti>
 8013428:	4603      	mov	r3, r0
 801342a:	77fb      	strb	r3, [r7, #31]
 801342c:	e001      	b.n	8013432 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 801342e:	23fc      	movs	r3, #252	; 0xfc
 8013430:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8013432:	697b      	ldr	r3, [r7, #20]
 8013434:	683a      	ldr	r2, [r7, #0]
 8013436:	4413      	add	r3, r2
 8013438:	781b      	ldrb	r3, [r3, #0]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d004      	beq.n	8013448 <VL53L0X_load_tuning_settings+0x1b8>
 801343e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013442:	2b00      	cmp	r3, #0
 8013444:	f43f af2e 	beq.w	80132a4 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8013448:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801344c:	4618      	mov	r0, r3
 801344e:	3720      	adds	r7, #32
 8013450:	46bd      	mov	sp, r7
 8013452:	bd80      	pop	{r7, pc}

08013454 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b088      	sub	sp, #32
 8013458:	af00      	add	r7, sp, #0
 801345a:	60f8      	str	r0, [r7, #12]
 801345c:	60b9      	str	r1, [r7, #8]
 801345e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013460:	2300      	movs	r3, #0
 8013462:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	2200      	movs	r2, #0
 8013468:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 801346a:	f107 0313 	add.w	r3, r7, #19
 801346e:	4619      	mov	r1, r3
 8013470:	68f8      	ldr	r0, [r7, #12]
 8013472:	f7fc fd21 	bl	800feb8 <VL53L0X_GetXTalkCompensationEnable>
 8013476:	4603      	mov	r3, r0
 8013478:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 801347a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d111      	bne.n	80134a6 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8013482:	7cfb      	ldrb	r3, [r7, #19]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d00e      	beq.n	80134a6 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	6a1b      	ldr	r3, [r3, #32]
 801348c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 801348e:	68bb      	ldr	r3, [r7, #8]
 8013490:	8a9b      	ldrh	r3, [r3, #20]
 8013492:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8013494:	69bb      	ldr	r3, [r7, #24]
 8013496:	fb02 f303 	mul.w	r3, r2, r3
 801349a:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	3380      	adds	r3, #128	; 0x80
 80134a0:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80134a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3720      	adds	r7, #32
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}

080134b2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80134b2:	b580      	push	{r7, lr}
 80134b4:	b086      	sub	sp, #24
 80134b6:	af00      	add	r7, sp, #0
 80134b8:	60f8      	str	r0, [r7, #12]
 80134ba:	60b9      	str	r1, [r7, #8]
 80134bc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80134be:	2300      	movs	r3, #0
 80134c0:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80134c2:	68bb      	ldr	r3, [r7, #8]
 80134c4:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 80134ca:	f107 0310 	add.w	r3, r7, #16
 80134ce:	461a      	mov	r2, r3
 80134d0:	68b9      	ldr	r1, [r7, #8]
 80134d2:	68f8      	ldr	r0, [r7, #12]
 80134d4:	f7ff ffbe 	bl	8013454 <VL53L0X_get_total_xtalk_rate>
 80134d8:	4603      	mov	r3, r0
 80134da:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80134dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d105      	bne.n	80134f0 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681a      	ldr	r2, [r3, #0]
 80134e8:	693b      	ldr	r3, [r7, #16]
 80134ea:	441a      	add	r2, r3
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	601a      	str	r2, [r3, #0]

	return Status;
 80134f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80134f4:	4618      	mov	r0, r3
 80134f6:	3718      	adds	r7, #24
 80134f8:	46bd      	mov	sp, r7
 80134fa:	bd80      	pop	{r7, pc}

080134fc <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 80134fc:	b580      	push	{r7, lr}
 80134fe:	b09a      	sub	sp, #104	; 0x68
 8013500:	af00      	add	r7, sp, #0
 8013502:	60f8      	str	r0, [r7, #12]
 8013504:	60b9      	str	r1, [r7, #8]
 8013506:	607a      	str	r2, [r7, #4]
 8013508:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 801350a:	2312      	movs	r3, #18
 801350c:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 801350e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013512:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8013514:	2342      	movs	r3, #66	; 0x42
 8013516:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8013518:	2306      	movs	r3, #6
 801351a:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 801351c:	2307      	movs	r3, #7
 801351e:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013520:	2300      	movs	r3, #0
 8013522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 801352c:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8013534:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8013536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801353a:	fb02 f303 	mul.w	r3, r2, r3
 801353e:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8013540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013542:	3380      	adds	r3, #128	; 0x80
 8013544:	0a1b      	lsrs	r3, r3, #8
 8013546:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8013548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801354a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801354c:	fb02 f303 	mul.w	r3, r2, r3
 8013550:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8013552:	2300      	movs	r3, #0
 8013554:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d01a      	beq.n	8013592 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 801355c:	68bb      	ldr	r3, [r7, #8]
 801355e:	029b      	lsls	r3, r3, #10
 8013560:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8013566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013568:	4413      	add	r3, r2
 801356a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 801356c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	fbb2 f3f3 	udiv	r3, r2, r3
 8013574:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8013576:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013578:	4613      	mov	r3, r2
 801357a:	005b      	lsls	r3, r3, #1
 801357c:	4413      	add	r3, r2
 801357e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8013580:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8013582:	fb03 f303 	mul.w	r3, r3, r3
 8013586:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8013588:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801358a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 801358e:	0c1b      	lsrs	r3, r3, #16
 8013590:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8013592:	683b      	ldr	r3, [r7, #0]
 8013594:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013596:	fb02 f303 	mul.w	r3, r2, r3
 801359a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 801359c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801359e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80135a2:	0c1b      	lsrs	r3, r3, #16
 80135a4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80135a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135a8:	fb03 f303 	mul.w	r3, r3, r3
 80135ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80135ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80135b0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80135b4:	0c1b      	lsrs	r3, r3, #16
 80135b6:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80135b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135ba:	085a      	lsrs	r2, r3, #1
 80135bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135be:	441a      	add	r2, r3
 80135c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80135c6:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80135c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80135cc:	fb02 f303 	mul.w	r3, r2, r3
 80135d0:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 80135d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80135d8:	d302      	bcc.n	80135e0 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 80135da:	4b54      	ldr	r3, [pc, #336]	; (801372c <VL53L0X_calc_dmax+0x230>)
 80135dc:	663b      	str	r3, [r7, #96]	; 0x60
 80135de:	e015      	b.n	801360c <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80135e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135e2:	085a      	lsrs	r2, r3, #1
 80135e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80135e6:	441a      	add	r2, r3
 80135e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80135ee:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80135f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80135f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80135f4:	fb02 f303 	mul.w	r3, r2, r3
 80135f8:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80135fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80135fc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8013600:	0c1b      	lsrs	r3, r3, #16
 8013602:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8013604:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013606:	fb03 f303 	mul.w	r3, r3, r3
 801360a:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 801360c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801360e:	039b      	lsls	r3, r3, #14
 8013610:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8013614:	4a46      	ldr	r2, [pc, #280]	; (8013730 <VL53L0X_calc_dmax+0x234>)
 8013616:	fba2 2303 	umull	r2, r3, r2, r3
 801361a:	099b      	lsrs	r3, r3, #6
 801361c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 801361e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013620:	fb03 f303 	mul.w	r3, r3, r3
 8013624:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8013626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013628:	fb03 f303 	mul.w	r3, r3, r3
 801362c:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 801362e:	6a3b      	ldr	r3, [r7, #32]
 8013630:	3308      	adds	r3, #8
 8013632:	091b      	lsrs	r3, r3, #4
 8013634:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8013636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013638:	6a3b      	ldr	r3, [r7, #32]
 801363a:	1ad3      	subs	r3, r2, r3
 801363c:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 801363e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013640:	4613      	mov	r3, r2
 8013642:	005b      	lsls	r3, r3, #1
 8013644:	4413      	add	r3, r2
 8013646:	011b      	lsls	r3, r3, #4
 8013648:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 801364a:	69fb      	ldr	r3, [r7, #28]
 801364c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8013650:	0b9b      	lsrs	r3, r3, #14
 8013652:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8013654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013658:	4413      	add	r3, r2
 801365a:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 801365c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801365e:	085b      	lsrs	r3, r3, #1
 8013660:	69ba      	ldr	r2, [r7, #24]
 8013662:	4413      	add	r3, r2
 8013664:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8013666:	69ba      	ldr	r2, [r7, #24]
 8013668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801366a:	fbb2 f3f3 	udiv	r3, r2, r3
 801366e:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8013670:	69bb      	ldr	r3, [r7, #24]
 8013672:	039b      	lsls	r3, r3, #14
 8013674:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8013676:	69fb      	ldr	r3, [r7, #28]
 8013678:	085b      	lsrs	r3, r3, #1
 801367a:	69ba      	ldr	r2, [r7, #24]
 801367c:	4413      	add	r3, r2
 801367e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8013680:	69ba      	ldr	r2, [r7, #24]
 8013682:	69fb      	ldr	r3, [r7, #28]
 8013684:	fbb2 f3f3 	udiv	r3, r2, r3
 8013688:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 801368a:	69bb      	ldr	r3, [r7, #24]
 801368c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801368e:	fb02 f303 	mul.w	r3, r2, r3
 8013692:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8013694:	69bb      	ldr	r3, [r7, #24]
 8013696:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801369a:	4a25      	ldr	r2, [pc, #148]	; (8013730 <VL53L0X_calc_dmax+0x234>)
 801369c:	fba2 2303 	umull	r2, r3, r2, r3
 80136a0:	099b      	lsrs	r3, r3, #6
 80136a2:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 80136a4:	69bb      	ldr	r3, [r7, #24]
 80136a6:	011b      	lsls	r3, r3, #4
 80136a8:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 80136aa:	69bb      	ldr	r3, [r7, #24]
 80136ac:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80136b0:	4a1f      	ldr	r2, [pc, #124]	; (8013730 <VL53L0X_calc_dmax+0x234>)
 80136b2:	fba2 2303 	umull	r2, r3, r2, r3
 80136b6:	099b      	lsrs	r3, r3, #6
 80136b8:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 80136ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80136bc:	3380      	adds	r3, #128	; 0x80
 80136be:	0a1b      	lsrs	r3, r3, #8
 80136c0:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d008      	beq.n	80136da <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 80136c8:	697b      	ldr	r3, [r7, #20]
 80136ca:	085a      	lsrs	r2, r3, #1
 80136cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136ce:	441a      	add	r2, r3
 80136d0:	697b      	ldr	r3, [r7, #20]
 80136d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80136d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80136d8:	e001      	b.n	80136de <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 80136da:	2300      	movs	r3, #0
 80136dc:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80136de:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80136e0:	f7fe f9ba 	bl	8011a58 <VL53L0X_isqrt>
 80136e4:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 80136e6:	69bb      	ldr	r3, [r7, #24]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d008      	beq.n	80136fe <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 80136ec:	69bb      	ldr	r3, [r7, #24]
 80136ee:	085a      	lsrs	r2, r3, #1
 80136f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136f2:	441a      	add	r2, r3
 80136f4:	69bb      	ldr	r3, [r7, #24]
 80136f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80136fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80136fc:	e001      	b.n	8013702 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 80136fe:	2300      	movs	r3, #0
 8013700:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8013702:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8013704:	f7fe f9a8 	bl	8011a58 <VL53L0X_isqrt>
 8013708:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 801370a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801370c:	693a      	ldr	r2, [r7, #16]
 801370e:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8013710:	693a      	ldr	r2, [r7, #16]
 8013712:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013714:	429a      	cmp	r2, r3
 8013716:	d902      	bls.n	801371e <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8013718:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801371a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801371c:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 801371e:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8013722:	4618      	mov	r0, r3
 8013724:	3768      	adds	r7, #104	; 0x68
 8013726:	46bd      	mov	sp, r7
 8013728:	bd80      	pop	{r7, pc}
 801372a:	bf00      	nop
 801372c:	fff00000 	.word	0xfff00000
 8013730:	10624dd3 	.word	0x10624dd3

08013734 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b0b4      	sub	sp, #208	; 0xd0
 8013738:	af04      	add	r7, sp, #16
 801373a:	60f8      	str	r0, [r7, #12]
 801373c:	60b9      	str	r1, [r7, #8]
 801373e:	607a      	str	r2, [r7, #4]
 8013740:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8013742:	f44f 7348 	mov.w	r3, #800	; 0x320
 8013746:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 801374a:	f44f 7316 	mov.w	r3, #600	; 0x258
 801374e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8013752:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8013756:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 801375a:	f241 235c 	movw	r3, #4700	; 0x125c
 801375e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8013762:	4b9e      	ldr	r3, [pc, #632]	; (80139dc <VL53L0X_calc_sigma_estimate+0x2a8>)
 8013764:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8013768:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 801376c:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 801376e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8013772:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013776:	fbb2 f3f3 	udiv	r3, r2, r3
 801377a:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 801377c:	4b98      	ldr	r3, [pc, #608]	; (80139e0 <VL53L0X_calc_sigma_estimate+0x2ac>)
 801377e:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8013780:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013784:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8013786:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 801378a:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 801378c:	f240 6377 	movw	r3, #1655	; 0x677
 8013790:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013792:	2300      	movs	r3, #0
 8013794:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6a1b      	ldr	r3, [r3, #32]
 801379c:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801379e:	68bb      	ldr	r3, [r7, #8]
 80137a0:	691b      	ldr	r3, [r3, #16]
 80137a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80137a6:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 80137aa:	0c1b      	lsrs	r3, r3, #16
 80137ac:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 80137ae:	68bb      	ldr	r3, [r7, #8]
 80137b0:	68db      	ldr	r3, [r3, #12]
 80137b2:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 80137b4:	f107 0310 	add.w	r3, r7, #16
 80137b8:	461a      	mov	r2, r3
 80137ba:	68b9      	ldr	r1, [r7, #8]
 80137bc:	68f8      	ldr	r0, [r7, #12]
 80137be:	f7ff fe78 	bl	80134b2 <VL53L0X_get_total_signal_rate>
 80137c2:	4603      	mov	r3, r0
 80137c4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 80137c8:	f107 0314 	add.w	r3, r7, #20
 80137cc:	461a      	mov	r2, r3
 80137ce:	68b9      	ldr	r1, [r7, #8]
 80137d0:	68f8      	ldr	r0, [r7, #12]
 80137d2:	f7ff fe3f 	bl	8013454 <VL53L0X_get_total_xtalk_rate>
 80137d6:	4603      	mov	r3, r0
 80137d8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80137e2:	fb02 f303 	mul.w	r3, r2, r3
 80137e6:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80137e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80137ea:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80137ee:	0c1b      	lsrs	r3, r3, #16
 80137f0:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80137f2:	697b      	ldr	r3, [r7, #20]
 80137f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80137f8:	fb02 f303 	mul.w	r3, r2, r3
 80137fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8013800:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8013804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013806:	429a      	cmp	r2, r3
 8013808:	d902      	bls.n	8013810 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 801380a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801380c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8013810:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8013814:	2b00      	cmp	r3, #0
 8013816:	d168      	bne.n	80138ea <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 801381e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8013828:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801382c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8013830:	461a      	mov	r2, r3
 8013832:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8013836:	68f8      	ldr	r0, [r7, #12]
 8013838:	f7fe feb2 	bl	80125a0 <VL53L0X_calc_timeout_mclks>
 801383c:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8013844:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 801384e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8013852:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8013856:	461a      	mov	r2, r3
 8013858:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 801385c:	68f8      	ldr	r0, [r7, #12]
 801385e:	f7fe fe9f 	bl	80125a0 <VL53L0X_calc_timeout_mclks>
 8013862:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8013864:	2303      	movs	r3, #3
 8013866:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 801386a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 801386e:	2b08      	cmp	r3, #8
 8013870:	d102      	bne.n	8013878 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8013872:	2302      	movs	r3, #2
 8013874:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8013878:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801387a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801387c:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 801387e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8013882:	fb02 f303 	mul.w	r3, r2, r3
 8013886:	02db      	lsls	r3, r3, #11
 8013888:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 801388c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8013890:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8013894:	4a53      	ldr	r2, [pc, #332]	; (80139e4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8013896:	fba2 2303 	umull	r2, r3, r2, r3
 801389a:	099b      	lsrs	r3, r3, #6
 801389c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 80138a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80138a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80138a6:	fb02 f303 	mul.w	r3, r2, r3
 80138aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80138ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80138b2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80138b6:	4a4b      	ldr	r2, [pc, #300]	; (80139e4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 80138b8:	fba2 2303 	umull	r2, r3, r2, r3
 80138bc:	099b      	lsrs	r3, r3, #6
 80138be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80138c2:	693b      	ldr	r3, [r7, #16]
 80138c4:	3380      	adds	r3, #128	; 0x80
 80138c6:	0a1b      	lsrs	r3, r3, #8
 80138c8:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 80138ca:	693a      	ldr	r2, [r7, #16]
 80138cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80138d0:	fb02 f303 	mul.w	r3, r2, r3
 80138d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 80138d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80138dc:	3380      	adds	r3, #128	; 0x80
 80138de:	0a1b      	lsrs	r3, r3, #8
 80138e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 80138e4:	693b      	ldr	r3, [r7, #16]
 80138e6:	021b      	lsls	r3, r3, #8
 80138e8:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 80138ea:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d002      	beq.n	80138f8 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 80138f2:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 80138f6:	e15e      	b.n	8013bb6 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 80138f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d10c      	bne.n	8013918 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8013904:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801390c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 8013910:	683b      	ldr	r3, [r7, #0]
 8013912:	2200      	movs	r2, #0
 8013914:	601a      	str	r2, [r3, #0]
 8013916:	e14c      	b.n	8013bb2 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8013918:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801391c:	2b00      	cmp	r3, #0
 801391e:	d102      	bne.n	8013926 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8013920:	2301      	movs	r3, #1
 8013922:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8013926:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801392a:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 801392c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801392e:	041a      	lsls	r2, r3, #16
 8013930:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013932:	fbb2 f3f3 	udiv	r3, r2, r3
 8013936:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 801393a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801393e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013940:	429a      	cmp	r2, r3
 8013942:	d902      	bls.n	801394a <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8013944:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013946:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 801394a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801394e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8013952:	fb02 f303 	mul.w	r3, r2, r3
 8013956:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 801395a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 801395e:	4613      	mov	r3, r2
 8013960:	005b      	lsls	r3, r3, #1
 8013962:	4413      	add	r3, r2
 8013964:	009b      	lsls	r3, r3, #2
 8013966:	4618      	mov	r0, r3
 8013968:	f7fe f876 	bl	8011a58 <VL53L0X_isqrt>
 801396c:	4603      	mov	r3, r0
 801396e:	005b      	lsls	r3, r3, #1
 8013970:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8013972:	68bb      	ldr	r3, [r7, #8]
 8013974:	891b      	ldrh	r3, [r3, #8]
 8013976:	461a      	mov	r2, r3
 8013978:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801397a:	fb02 f303 	mul.w	r3, r2, r3
 801397e:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8013980:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013982:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8013984:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8013988:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 801398a:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 801398c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8013990:	4a14      	ldr	r2, [pc, #80]	; (80139e4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8013992:	fba2 2303 	umull	r2, r3, r2, r3
 8013996:	099b      	lsrs	r3, r3, #6
 8013998:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 801399a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801399c:	041b      	lsls	r3, r3, #16
 801399e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80139a2:	4a10      	ldr	r2, [pc, #64]	; (80139e4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 80139a4:	fba2 2303 	umull	r2, r3, r2, r3
 80139a8:	099b      	lsrs	r3, r3, #6
 80139aa:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 80139ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80139ae:	021b      	lsls	r3, r3, #8
 80139b0:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 80139b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80139b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80139b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	bfb8      	it	lt
 80139be:	425b      	neglt	r3, r3
 80139c0:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 80139c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80139c4:	021b      	lsls	r3, r3, #8
 80139c6:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 80139c8:	68bb      	ldr	r3, [r7, #8]
 80139ca:	7e1b      	ldrb	r3, [r3, #24]
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d00b      	beq.n	80139e8 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 80139d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80139d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80139d8:	e033      	b.n	8013a42 <VL53L0X_calc_sigma_estimate+0x30e>
 80139da:	bf00      	nop
 80139dc:	028f87ae 	.word	0x028f87ae
 80139e0:	0006999a 	.word	0x0006999a
 80139e4:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 80139e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80139ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80139ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80139f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 80139f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80139f8:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 80139fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a00:	fb02 f303 	mul.w	r3, r2, r3
 8013a04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8013a08:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8013a0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013a0e:	4413      	add	r3, r2
 8013a10:	0c1b      	lsrs	r3, r3, #16
 8013a12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8013a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a1a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8013a1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8013a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a26:	085b      	lsrs	r3, r3, #1
 8013a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8013a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a30:	fb03 f303 	mul.w	r3, r3, r3
 8013a34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8013a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a3c:	0b9b      	lsrs	r3, r3, #14
 8013a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8013a42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013a46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013a48:	fb02 f303 	mul.w	r3, r2, r3
 8013a4c:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8013a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a50:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8013a54:	0c1b      	lsrs	r3, r3, #16
 8013a56:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8013a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a5a:	fb03 f303 	mul.w	r3, r3, r3
 8013a5e:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 8013a60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8013a64:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8013a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a68:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8013a6c:	0c1b      	lsrs	r3, r3, #16
 8013a6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8013a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a72:	fb03 f303 	mul.w	r3, r3, r3
 8013a76:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8013a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a7c:	4413      	add	r3, r2
 8013a7e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8013a80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013a82:	f7fd ffe9 	bl	8011a58 <VL53L0X_isqrt>
 8013a86:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8013a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a8a:	041b      	lsls	r3, r3, #16
 8013a8c:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8013a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a90:	3332      	adds	r3, #50	; 0x32
 8013a92:	4a4b      	ldr	r2, [pc, #300]	; (8013bc0 <VL53L0X_calc_sigma_estimate+0x48c>)
 8013a94:	fba2 2303 	umull	r2, r3, r2, r3
 8013a98:	095a      	lsrs	r2, r3, #5
 8013a9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8013aa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013aa8:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8013aac:	fb02 f303 	mul.w	r3, r2, r3
 8013ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8013ab4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013ab8:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8013abc:	3308      	adds	r3, #8
 8013abe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8013ac2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013ac6:	4a3f      	ldr	r2, [pc, #252]	; (8013bc4 <VL53L0X_calc_sigma_estimate+0x490>)
 8013ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8013acc:	0b5b      	lsrs	r3, r3, #13
 8013ace:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8013ad2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8013ad6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013ad8:	429a      	cmp	r2, r3
 8013ada:	d902      	bls.n	8013ae2 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8013adc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013ade:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8013ae2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8013ae6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8013aea:	4413      	add	r3, r2
 8013aec:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8013af0:	4a35      	ldr	r2, [pc, #212]	; (8013bc8 <VL53L0X_calc_sigma_estimate+0x494>)
 8013af2:	fba2 2303 	umull	r2, r3, r2, r3
 8013af6:	099b      	lsrs	r3, r3, #6
 8013af8:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8013afa:	6a3b      	ldr	r3, [r7, #32]
 8013afc:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8013afe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8013b02:	441a      	add	r2, r3
 8013b04:	6a3b      	ldr	r3, [r7, #32]
 8013b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	f7fd ffa4 	bl	8011a58 <VL53L0X_isqrt>
 8013b10:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8013b12:	69fb      	ldr	r3, [r7, #28]
 8013b14:	021b      	lsls	r3, r3, #8
 8013b16:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8013b18:	69fb      	ldr	r3, [r7, #28]
 8013b1a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8013b1e:	4a2a      	ldr	r2, [pc, #168]	; (8013bc8 <VL53L0X_calc_sigma_estimate+0x494>)
 8013b20:	fba2 2303 	umull	r2, r3, r2, r3
 8013b24:	099b      	lsrs	r3, r3, #6
 8013b26:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8013b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8013b2c:	fb03 f303 	mul.w	r3, r3, r3
 8013b30:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8013b32:	69fb      	ldr	r3, [r7, #28]
 8013b34:	fb03 f303 	mul.w	r3, r3, r3
 8013b38:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8013b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b3e:	4413      	add	r3, r2
 8013b40:	4618      	mov	r0, r3
 8013b42:	f7fd ff89 	bl	8011a58 <VL53L0X_isqrt>
 8013b46:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8013b48:	69bb      	ldr	r3, [r7, #24]
 8013b4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013b4e:	fb02 f303 	mul.w	r3, r2, r3
 8013b52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8013b56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d009      	beq.n	8013b70 <VL53L0X_calc_sigma_estimate+0x43c>
 8013b5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d005      	beq.n	8013b70 <VL53L0X_calc_sigma_estimate+0x43c>
 8013b64:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8013b68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8013b6c:	429a      	cmp	r2, r3
 8013b6e:	d903      	bls.n	8013b78 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8013b70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8013b74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8013b7e:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	681a      	ldr	r2, [r3, #0]
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 8013b8a:	6939      	ldr	r1, [r7, #16]
 8013b8c:	683b      	ldr	r3, [r7, #0]
 8013b8e:	9303      	str	r3, [sp, #12]
 8013b90:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8013b94:	9302      	str	r3, [sp, #8]
 8013b96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8013b9a:	9301      	str	r3, [sp, #4]
 8013b9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013b9e:	9300      	str	r3, [sp, #0]
 8013ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8013ba4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013ba6:	68f8      	ldr	r0, [r7, #12]
 8013ba8:	f7ff fca8 	bl	80134fc <VL53L0X_calc_dmax>
 8013bac:	4603      	mov	r3, r0
 8013bae:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8013bb2:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 8013bb6:	4618      	mov	r0, r3
 8013bb8:	37c0      	adds	r7, #192	; 0xc0
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	bd80      	pop	{r7, pc}
 8013bbe:	bf00      	nop
 8013bc0:	51eb851f 	.word	0x51eb851f
 8013bc4:	d1b71759 	.word	0xd1b71759
 8013bc8:	10624dd3 	.word	0x10624dd3

08013bcc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8013bcc:	b580      	push	{r7, lr}
 8013bce:	b090      	sub	sp, #64	; 0x40
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	60f8      	str	r0, [r7, #12]
 8013bd4:	607a      	str	r2, [r7, #4]
 8013bd6:	461a      	mov	r2, r3
 8013bd8:	460b      	mov	r3, r1
 8013bda:	72fb      	strb	r3, [r7, #11]
 8013bdc:	4613      	mov	r3, r2
 8013bde:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013be0:	2300      	movs	r3, #0
 8013be2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8013be6:	2300      	movs	r3, #0
 8013be8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8013bec:	2300      	movs	r3, #0
 8013bee:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8013bf8:	2300      	movs	r3, #0
 8013bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8013bfe:	2300      	movs	r3, #0
 8013c00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8013c04:	2300      	movs	r3, #0
 8013c06:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8013c10:	2300      	movs	r3, #0
 8013c12:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 8013c16:	2300      	movs	r3, #0
 8013c18:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8013c1e:	7afb      	ldrb	r3, [r7, #11]
 8013c20:	10db      	asrs	r3, r3, #3
 8013c22:	b2db      	uxtb	r3, r3
 8013c24:	f003 030f 	and.w	r3, r3, #15
 8013c28:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8013c2c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d017      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
 8013c34:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c38:	2b05      	cmp	r3, #5
 8013c3a:	d013      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8013c3c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c40:	2b07      	cmp	r3, #7
 8013c42:	d00f      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8013c44:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c48:	2b0c      	cmp	r3, #12
 8013c4a:	d00b      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8013c4c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c50:	2b0d      	cmp	r3, #13
 8013c52:	d007      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8013c54:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c58:	2b0e      	cmp	r3, #14
 8013c5a:	d003      	beq.n	8013c64 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8013c5c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013c60:	2b0f      	cmp	r3, #15
 8013c62:	d103      	bne.n	8013c6c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8013c64:	2301      	movs	r3, #1
 8013c66:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8013c6a:	e002      	b.n	8013c72 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8013c72:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d109      	bne.n	8013c8e <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8013c7a:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8013c7e:	461a      	mov	r2, r3
 8013c80:	2100      	movs	r1, #0
 8013c82:	68f8      	ldr	r0, [r7, #12]
 8013c84:	f7fc f9ec 	bl	8010060 <VL53L0X_GetLimitCheckEnable>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013c8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d02e      	beq.n	8013cf4 <VL53L0X_get_pal_range_status+0x128>
 8013c96:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d12a      	bne.n	8013cf4 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8013c9e:	f107 0310 	add.w	r3, r7, #16
 8013ca2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8013ca6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8013ca8:	68f8      	ldr	r0, [r7, #12]
 8013caa:	f7ff fd43 	bl	8013734 <VL53L0X_calc_sigma_estimate>
 8013cae:	4603      	mov	r3, r0
 8013cb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8013cb4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d103      	bne.n	8013cc4 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8013cbc:	693b      	ldr	r3, [r7, #16]
 8013cbe:	b29a      	uxth	r2, r3
 8013cc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013cc2:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8013cc4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d113      	bne.n	8013cf4 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8013ccc:	f107 0320 	add.w	r3, r7, #32
 8013cd0:	461a      	mov	r2, r3
 8013cd2:	2100      	movs	r1, #0
 8013cd4:	68f8      	ldr	r0, [r7, #12]
 8013cd6:	f7fc fa49 	bl	801016c <VL53L0X_GetLimitCheckValue>
 8013cda:	4603      	mov	r3, r0
 8013cdc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8013ce0:	6a3b      	ldr	r3, [r7, #32]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d006      	beq.n	8013cf4 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 8013ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013ce8:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8013cea:	429a      	cmp	r2, r3
 8013cec:	d902      	bls.n	8013cf4 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8013cee:	2301      	movs	r3, #1
 8013cf0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8013cf4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d109      	bne.n	8013d10 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8013cfc:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8013d00:	461a      	mov	r2, r3
 8013d02:	2102      	movs	r1, #2
 8013d04:	68f8      	ldr	r0, [r7, #12]
 8013d06:	f7fc f9ab 	bl	8010060 <VL53L0X_GetLimitCheckEnable>
 8013d0a:	4603      	mov	r3, r0
 8013d0c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8013d10:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d044      	beq.n	8013da2 <VL53L0X_get_pal_range_status+0x1d6>
 8013d18:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d140      	bne.n	8013da2 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8013d20:	f107 031c 	add.w	r3, r7, #28
 8013d24:	461a      	mov	r2, r3
 8013d26:	2102      	movs	r1, #2
 8013d28:	68f8      	ldr	r0, [r7, #12]
 8013d2a:	f7fc fa1f 	bl	801016c <VL53L0X_GetLimitCheckValue>
 8013d2e:	4603      	mov	r3, r0
 8013d30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8013d34:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d107      	bne.n	8013d4c <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8013d3c:	2201      	movs	r2, #1
 8013d3e:	21ff      	movs	r1, #255	; 0xff
 8013d40:	68f8      	ldr	r0, [r7, #12]
 8013d42:	f000 f9bb 	bl	80140bc <VL53L0X_WrByte>
 8013d46:	4603      	mov	r3, r0
 8013d48:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8013d4c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d109      	bne.n	8013d68 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8013d54:	f107 0316 	add.w	r3, r7, #22
 8013d58:	461a      	mov	r2, r3
 8013d5a:	21b6      	movs	r1, #182	; 0xb6
 8013d5c:	68f8      	ldr	r0, [r7, #12]
 8013d5e:	f000 fa59 	bl	8014214 <VL53L0X_RdWord>
 8013d62:	4603      	mov	r3, r0
 8013d64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8013d68:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d107      	bne.n	8013d80 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8013d70:	2200      	movs	r2, #0
 8013d72:	21ff      	movs	r1, #255	; 0xff
 8013d74:	68f8      	ldr	r0, [r7, #12]
 8013d76:	f000 f9a1 	bl	80140bc <VL53L0X_WrByte>
 8013d7a:	4603      	mov	r3, r0
 8013d7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8013d80:	8afb      	ldrh	r3, [r7, #22]
 8013d82:	025b      	lsls	r3, r3, #9
 8013d84:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d8a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 8013d8e:	69fb      	ldr	r3, [r7, #28]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d006      	beq.n	8013da2 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8013d94:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8013d96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d98:	429a      	cmp	r2, r3
 8013d9a:	d902      	bls.n	8013da2 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8013d9c:	2301      	movs	r3, #1
 8013d9e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8013da2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d109      	bne.n	8013dbe <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8013daa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013dae:	461a      	mov	r2, r3
 8013db0:	2103      	movs	r1, #3
 8013db2:	68f8      	ldr	r0, [r7, #12]
 8013db4:	f7fc f954 	bl	8010060 <VL53L0X_GetLimitCheckEnable>
 8013db8:	4603      	mov	r3, r0
 8013dba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8013dbe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d023      	beq.n	8013e0e <VL53L0X_get_pal_range_status+0x242>
 8013dc6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d11f      	bne.n	8013e0e <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8013dce:	893b      	ldrh	r3, [r7, #8]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d102      	bne.n	8013dda <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	637b      	str	r3, [r7, #52]	; 0x34
 8013dd8:	e005      	b.n	8013de6 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	021a      	lsls	r2, r3, #8
 8013dde:	893b      	ldrh	r3, [r7, #8]
 8013de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8013de4:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8013de6:	f107 0318 	add.w	r3, r7, #24
 8013dea:	461a      	mov	r2, r3
 8013dec:	2103      	movs	r1, #3
 8013dee:	68f8      	ldr	r0, [r7, #12]
 8013df0:	f7fc f9bc 	bl	801016c <VL53L0X_GetLimitCheckValue>
 8013df4:	4603      	mov	r3, r0
 8013df6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8013dfa:	69bb      	ldr	r3, [r7, #24]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d006      	beq.n	8013e0e <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8013e00:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8013e02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013e04:	429a      	cmp	r2, r3
 8013e06:	d202      	bcs.n	8013e0e <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8013e08:	2301      	movs	r3, #1
 8013e0a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8013e0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d14a      	bne.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 8013e16:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8013e1a:	2b01      	cmp	r3, #1
 8013e1c:	d103      	bne.n	8013e26 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 8013e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e20:	22ff      	movs	r2, #255	; 0xff
 8013e22:	701a      	strb	r2, [r3, #0]
 8013e24:	e042      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 8013e26:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e2a:	2b01      	cmp	r3, #1
 8013e2c:	d007      	beq.n	8013e3e <VL53L0X_get_pal_range_status+0x272>
 8013e2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e32:	2b02      	cmp	r3, #2
 8013e34:	d003      	beq.n	8013e3e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 8013e36:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e3a:	2b03      	cmp	r3, #3
 8013e3c:	d103      	bne.n	8013e46 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8013e3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e40:	2205      	movs	r2, #5
 8013e42:	701a      	strb	r2, [r3, #0]
 8013e44:	e032      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 8013e46:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e4a:	2b06      	cmp	r3, #6
 8013e4c:	d003      	beq.n	8013e56 <VL53L0X_get_pal_range_status+0x28a>
 8013e4e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e52:	2b09      	cmp	r3, #9
 8013e54:	d103      	bne.n	8013e5e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8013e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e58:	2204      	movs	r2, #4
 8013e5a:	701a      	strb	r2, [r3, #0]
 8013e5c:	e026      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 8013e5e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e62:	2b08      	cmp	r3, #8
 8013e64:	d007      	beq.n	8013e76 <VL53L0X_get_pal_range_status+0x2aa>
 8013e66:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e6a:	2b0a      	cmp	r3, #10
 8013e6c:	d003      	beq.n	8013e76 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 8013e6e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013e72:	2b01      	cmp	r3, #1
 8013e74:	d103      	bne.n	8013e7e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8013e76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e78:	2203      	movs	r2, #3
 8013e7a:	701a      	strb	r2, [r3, #0]
 8013e7c:	e016      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 8013e7e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013e82:	2b04      	cmp	r3, #4
 8013e84:	d003      	beq.n	8013e8e <VL53L0X_get_pal_range_status+0x2c2>
 8013e86:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013e8a:	2b01      	cmp	r3, #1
 8013e8c:	d103      	bne.n	8013e96 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8013e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e90:	2202      	movs	r2, #2
 8013e92:	701a      	strb	r2, [r3, #0]
 8013e94:	e00a      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8013e96:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8013e9a:	2b01      	cmp	r3, #1
 8013e9c:	d103      	bne.n	8013ea6 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8013e9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013ea0:	2201      	movs	r2, #1
 8013ea2:	701a      	strb	r2, [r3, #0]
 8013ea4:	e002      	b.n	8013eac <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8013ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013ea8:	2200      	movs	r2, #0
 8013eaa:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8013eac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013eae:	781b      	ldrb	r3, [r3, #0]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d102      	bne.n	8013eba <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8013eb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013eb6:	2200      	movs	r2, #0
 8013eb8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8013eba:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8013ebe:	461a      	mov	r2, r3
 8013ec0:	2101      	movs	r1, #1
 8013ec2:	68f8      	ldr	r0, [r7, #12]
 8013ec4:	f7fc f8cc 	bl	8010060 <VL53L0X_GetLimitCheckEnable>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8013ece:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d14f      	bne.n	8013f76 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8013ed6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d003      	beq.n	8013ee6 <VL53L0X_get_pal_range_status+0x31a>
 8013ede:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8013ee2:	2b01      	cmp	r3, #1
 8013ee4:	d103      	bne.n	8013eee <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 8013ee6:	2301      	movs	r3, #1
 8013ee8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013eec:	e002      	b.n	8013ef4 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013ef4:	68fb      	ldr	r3, [r7, #12]
 8013ef6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8013efa:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8013efe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8013f02:	2b04      	cmp	r3, #4
 8013f04:	d003      	beq.n	8013f0e <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8013f06:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d103      	bne.n	8013f16 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 8013f0e:	2301      	movs	r3, #1
 8013f10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013f14:	e002      	b.n	8013f1c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 8013f16:	2300      	movs	r3, #0
 8013f18:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8013f22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8013f26:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d003      	beq.n	8013f36 <VL53L0X_get_pal_range_status+0x36a>
 8013f2e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8013f32:	2b01      	cmp	r3, #1
 8013f34:	d103      	bne.n	8013f3e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8013f36:	2301      	movs	r3, #1
 8013f38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013f3c:	e002      	b.n	8013f44 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 8013f3e:	2300      	movs	r3, #0
 8013f40:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8013f4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8013f4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d003      	beq.n	8013f5e <VL53L0X_get_pal_range_status+0x392>
 8013f56:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013f5a:	2b01      	cmp	r3, #1
 8013f5c:	d103      	bne.n	8013f66 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8013f5e:	2301      	movs	r3, #1
 8013f60:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013f64:	e002      	b.n	8013f6c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 8013f66:	2300      	movs	r3, #0
 8013f68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8013f72:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8013f76:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8013f7a:	4618      	mov	r0, r3
 8013f7c:	3740      	adds	r7, #64	; 0x40
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	bd80      	pop	{r7, pc}

08013f82 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013f82:	b580      	push	{r7, lr}
 8013f84:	b088      	sub	sp, #32
 8013f86:	af02      	add	r7, sp, #8
 8013f88:	60f8      	str	r0, [r7, #12]
 8013f8a:	60b9      	str	r1, [r7, #8]
 8013f8c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	330a      	adds	r3, #10
 8013f92:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8013f9a:	68fb      	ldr	r3, [r7, #12]
 8013f9c:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8013fa0:	b299      	uxth	r1, r3
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	b29a      	uxth	r2, r3
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	9300      	str	r3, [sp, #0]
 8013faa:	4613      	mov	r3, r2
 8013fac:	68ba      	ldr	r2, [r7, #8]
 8013fae:	f001 fa37 	bl	8015420 <HAL_I2C_Master_Transmit>
 8013fb2:	4603      	mov	r3, r0
 8013fb4:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8013fb6:	693b      	ldr	r3, [r7, #16]
}
 8013fb8:	4618      	mov	r0, r3
 8013fba:	3718      	adds	r7, #24
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bd80      	pop	{r7, pc}

08013fc0 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013fc0:	b580      	push	{r7, lr}
 8013fc2:	b088      	sub	sp, #32
 8013fc4:	af02      	add	r7, sp, #8
 8013fc6:	60f8      	str	r0, [r7, #12]
 8013fc8:	60b9      	str	r1, [r7, #8]
 8013fca:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	330a      	adds	r3, #10
 8013fd0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8013fde:	f043 0301 	orr.w	r3, r3, #1
 8013fe2:	b2db      	uxtb	r3, r3
 8013fe4:	b299      	uxth	r1, r3
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	b29a      	uxth	r2, r3
 8013fea:	697b      	ldr	r3, [r7, #20]
 8013fec:	9300      	str	r3, [sp, #0]
 8013fee:	4613      	mov	r3, r2
 8013ff0:	68ba      	ldr	r2, [r7, #8]
 8013ff2:	f001 fb21 	bl	8015638 <HAL_I2C_Master_Receive>
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8013ffa:	693b      	ldr	r3, [r7, #16]
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	3718      	adds	r7, #24
 8014000:	46bd      	mov	sp, r7
 8014002:	bd80      	pop	{r7, pc}

08014004 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8014004:	b580      	push	{r7, lr}
 8014006:	b086      	sub	sp, #24
 8014008:	af00      	add	r7, sp, #0
 801400a:	60f8      	str	r0, [r7, #12]
 801400c:	607a      	str	r2, [r7, #4]
 801400e:	603b      	str	r3, [r7, #0]
 8014010:	460b      	mov	r3, r1
 8014012:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014014:	2300      	movs	r3, #0
 8014016:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8014018:	683b      	ldr	r3, [r7, #0]
 801401a:	2b3f      	cmp	r3, #63	; 0x3f
 801401c:	d902      	bls.n	8014024 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 801401e:	f06f 0303 	mvn.w	r3, #3
 8014022:	e016      	b.n	8014052 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8014024:	4a0d      	ldr	r2, [pc, #52]	; (801405c <VL53L0X_WriteMulti+0x58>)
 8014026:	7afb      	ldrb	r3, [r7, #11]
 8014028:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 801402a:	683a      	ldr	r2, [r7, #0]
 801402c:	6879      	ldr	r1, [r7, #4]
 801402e:	480c      	ldr	r0, [pc, #48]	; (8014060 <VL53L0X_WriteMulti+0x5c>)
 8014030:	f009 ff0c 	bl	801de4c <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8014034:	683b      	ldr	r3, [r7, #0]
 8014036:	3301      	adds	r3, #1
 8014038:	461a      	mov	r2, r3
 801403a:	4908      	ldr	r1, [pc, #32]	; (801405c <VL53L0X_WriteMulti+0x58>)
 801403c:	68f8      	ldr	r0, [r7, #12]
 801403e:	f7ff ffa0 	bl	8013f82 <_I2CWrite>
 8014042:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8014044:	693b      	ldr	r3, [r7, #16]
 8014046:	2b00      	cmp	r3, #0
 8014048:	d001      	beq.n	801404e <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801404a:	23ec      	movs	r3, #236	; 0xec
 801404c:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 801404e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014052:	4618      	mov	r0, r3
 8014054:	3718      	adds	r7, #24
 8014056:	46bd      	mov	sp, r7
 8014058:	bd80      	pop	{r7, pc}
 801405a:	bf00      	nop
 801405c:	2000197c 	.word	0x2000197c
 8014060:	2000197d 	.word	0x2000197d

08014064 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8014064:	b580      	push	{r7, lr}
 8014066:	b086      	sub	sp, #24
 8014068:	af00      	add	r7, sp, #0
 801406a:	60f8      	str	r0, [r7, #12]
 801406c:	607a      	str	r2, [r7, #4]
 801406e:	603b      	str	r3, [r7, #0]
 8014070:	460b      	mov	r3, r1
 8014072:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014074:	2300      	movs	r3, #0
 8014076:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8014078:	f107 030b 	add.w	r3, r7, #11
 801407c:	2201      	movs	r2, #1
 801407e:	4619      	mov	r1, r3
 8014080:	68f8      	ldr	r0, [r7, #12]
 8014082:	f7ff ff7e 	bl	8013f82 <_I2CWrite>
 8014086:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8014088:	693b      	ldr	r3, [r7, #16]
 801408a:	2b00      	cmp	r3, #0
 801408c:	d002      	beq.n	8014094 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801408e:	23ec      	movs	r3, #236	; 0xec
 8014090:	75fb      	strb	r3, [r7, #23]
        goto done;
 8014092:	e00c      	b.n	80140ae <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8014094:	683a      	ldr	r2, [r7, #0]
 8014096:	6879      	ldr	r1, [r7, #4]
 8014098:	68f8      	ldr	r0, [r7, #12]
 801409a:	f7ff ff91 	bl	8013fc0 <_I2CRead>
 801409e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80140a0:	693b      	ldr	r3, [r7, #16]
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d002      	beq.n	80140ac <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80140a6:	23ec      	movs	r3, #236	; 0xec
 80140a8:	75fb      	strb	r3, [r7, #23]
 80140aa:	e000      	b.n	80140ae <VL53L0X_ReadMulti+0x4a>
    }
done:
 80140ac:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80140ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80140b2:	4618      	mov	r0, r3
 80140b4:	3718      	adds	r7, #24
 80140b6:	46bd      	mov	sp, r7
 80140b8:	bd80      	pop	{r7, pc}
	...

080140bc <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 80140bc:	b580      	push	{r7, lr}
 80140be:	b084      	sub	sp, #16
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
 80140c4:	460b      	mov	r3, r1
 80140c6:	70fb      	strb	r3, [r7, #3]
 80140c8:	4613      	mov	r3, r2
 80140ca:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80140cc:	2300      	movs	r3, #0
 80140ce:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80140d0:	4a0b      	ldr	r2, [pc, #44]	; (8014100 <VL53L0X_WrByte+0x44>)
 80140d2:	78fb      	ldrb	r3, [r7, #3]
 80140d4:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 80140d6:	4a0a      	ldr	r2, [pc, #40]	; (8014100 <VL53L0X_WrByte+0x44>)
 80140d8:	78bb      	ldrb	r3, [r7, #2]
 80140da:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80140dc:	2202      	movs	r2, #2
 80140de:	4908      	ldr	r1, [pc, #32]	; (8014100 <VL53L0X_WrByte+0x44>)
 80140e0:	6878      	ldr	r0, [r7, #4]
 80140e2:	f7ff ff4e 	bl	8013f82 <_I2CWrite>
 80140e6:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80140e8:	68bb      	ldr	r3, [r7, #8]
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d001      	beq.n	80140f2 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80140ee:	23ec      	movs	r3, #236	; 0xec
 80140f0:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80140f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80140f6:	4618      	mov	r0, r3
 80140f8:	3710      	adds	r7, #16
 80140fa:	46bd      	mov	sp, r7
 80140fc:	bd80      	pop	{r7, pc}
 80140fe:	bf00      	nop
 8014100:	2000197c 	.word	0x2000197c

08014104 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8014104:	b580      	push	{r7, lr}
 8014106:	b084      	sub	sp, #16
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
 801410c:	460b      	mov	r3, r1
 801410e:	70fb      	strb	r3, [r7, #3]
 8014110:	4613      	mov	r3, r2
 8014112:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014114:	2300      	movs	r3, #0
 8014116:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8014118:	4a0e      	ldr	r2, [pc, #56]	; (8014154 <VL53L0X_WrWord+0x50>)
 801411a:	78fb      	ldrb	r3, [r7, #3]
 801411c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 801411e:	883b      	ldrh	r3, [r7, #0]
 8014120:	0a1b      	lsrs	r3, r3, #8
 8014122:	b29b      	uxth	r3, r3
 8014124:	b2da      	uxtb	r2, r3
 8014126:	4b0b      	ldr	r3, [pc, #44]	; (8014154 <VL53L0X_WrWord+0x50>)
 8014128:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 801412a:	883b      	ldrh	r3, [r7, #0]
 801412c:	b2da      	uxtb	r2, r3
 801412e:	4b09      	ldr	r3, [pc, #36]	; (8014154 <VL53L0X_WrWord+0x50>)
 8014130:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8014132:	2203      	movs	r2, #3
 8014134:	4907      	ldr	r1, [pc, #28]	; (8014154 <VL53L0X_WrWord+0x50>)
 8014136:	6878      	ldr	r0, [r7, #4]
 8014138:	f7ff ff23 	bl	8013f82 <_I2CWrite>
 801413c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 801413e:	68bb      	ldr	r3, [r7, #8]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d001      	beq.n	8014148 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014144:	23ec      	movs	r3, #236	; 0xec
 8014146:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8014148:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801414c:	4618      	mov	r0, r3
 801414e:	3710      	adds	r7, #16
 8014150:	46bd      	mov	sp, r7
 8014152:	bd80      	pop	{r7, pc}
 8014154:	2000197c 	.word	0x2000197c

08014158 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8014158:	b580      	push	{r7, lr}
 801415a:	b084      	sub	sp, #16
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
 8014160:	4608      	mov	r0, r1
 8014162:	4611      	mov	r1, r2
 8014164:	461a      	mov	r2, r3
 8014166:	4603      	mov	r3, r0
 8014168:	70fb      	strb	r3, [r7, #3]
 801416a:	460b      	mov	r3, r1
 801416c:	70bb      	strb	r3, [r7, #2]
 801416e:	4613      	mov	r3, r2
 8014170:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014172:	2300      	movs	r3, #0
 8014174:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8014176:	f107 020e 	add.w	r2, r7, #14
 801417a:	78fb      	ldrb	r3, [r7, #3]
 801417c:	4619      	mov	r1, r3
 801417e:	6878      	ldr	r0, [r7, #4]
 8014180:	f000 f81e 	bl	80141c0 <VL53L0X_RdByte>
 8014184:	4603      	mov	r3, r0
 8014186:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8014188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801418c:	2b00      	cmp	r3, #0
 801418e:	d110      	bne.n	80141b2 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8014190:	7bba      	ldrb	r2, [r7, #14]
 8014192:	78bb      	ldrb	r3, [r7, #2]
 8014194:	4013      	ands	r3, r2
 8014196:	b2da      	uxtb	r2, r3
 8014198:	787b      	ldrb	r3, [r7, #1]
 801419a:	4313      	orrs	r3, r2
 801419c:	b2db      	uxtb	r3, r3
 801419e:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 80141a0:	7bba      	ldrb	r2, [r7, #14]
 80141a2:	78fb      	ldrb	r3, [r7, #3]
 80141a4:	4619      	mov	r1, r3
 80141a6:	6878      	ldr	r0, [r7, #4]
 80141a8:	f7ff ff88 	bl	80140bc <VL53L0X_WrByte>
 80141ac:	4603      	mov	r3, r0
 80141ae:	73fb      	strb	r3, [r7, #15]
 80141b0:	e000      	b.n	80141b4 <VL53L0X_UpdateByte+0x5c>
        goto done;
 80141b2:	bf00      	nop
done:
    return Status;
 80141b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80141b8:	4618      	mov	r0, r3
 80141ba:	3710      	adds	r7, #16
 80141bc:	46bd      	mov	sp, r7
 80141be:	bd80      	pop	{r7, pc}

080141c0 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 80141c0:	b580      	push	{r7, lr}
 80141c2:	b086      	sub	sp, #24
 80141c4:	af00      	add	r7, sp, #0
 80141c6:	60f8      	str	r0, [r7, #12]
 80141c8:	460b      	mov	r3, r1
 80141ca:	607a      	str	r2, [r7, #4]
 80141cc:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80141ce:	2300      	movs	r3, #0
 80141d0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80141d2:	f107 030b 	add.w	r3, r7, #11
 80141d6:	2201      	movs	r2, #1
 80141d8:	4619      	mov	r1, r3
 80141da:	68f8      	ldr	r0, [r7, #12]
 80141dc:	f7ff fed1 	bl	8013f82 <_I2CWrite>
 80141e0:	6138      	str	r0, [r7, #16]
    if( status_int ){
 80141e2:	693b      	ldr	r3, [r7, #16]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d002      	beq.n	80141ee <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80141e8:	23ec      	movs	r3, #236	; 0xec
 80141ea:	75fb      	strb	r3, [r7, #23]
        goto done;
 80141ec:	e00c      	b.n	8014208 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 80141ee:	2201      	movs	r2, #1
 80141f0:	6879      	ldr	r1, [r7, #4]
 80141f2:	68f8      	ldr	r0, [r7, #12]
 80141f4:	f7ff fee4 	bl	8013fc0 <_I2CRead>
 80141f8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80141fa:	693b      	ldr	r3, [r7, #16]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d002      	beq.n	8014206 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014200:	23ec      	movs	r3, #236	; 0xec
 8014202:	75fb      	strb	r3, [r7, #23]
 8014204:	e000      	b.n	8014208 <VL53L0X_RdByte+0x48>
    }
done:
 8014206:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8014208:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801420c:	4618      	mov	r0, r3
 801420e:	3718      	adds	r7, #24
 8014210:	46bd      	mov	sp, r7
 8014212:	bd80      	pop	{r7, pc}

08014214 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8014214:	b580      	push	{r7, lr}
 8014216:	b086      	sub	sp, #24
 8014218:	af00      	add	r7, sp, #0
 801421a:	60f8      	str	r0, [r7, #12]
 801421c:	460b      	mov	r3, r1
 801421e:	607a      	str	r2, [r7, #4]
 8014220:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014222:	2300      	movs	r3, #0
 8014224:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8014226:	f107 030b 	add.w	r3, r7, #11
 801422a:	2201      	movs	r2, #1
 801422c:	4619      	mov	r1, r3
 801422e:	68f8      	ldr	r0, [r7, #12]
 8014230:	f7ff fea7 	bl	8013f82 <_I2CWrite>
 8014234:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8014236:	693b      	ldr	r3, [r7, #16]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d002      	beq.n	8014242 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801423c:	23ec      	movs	r3, #236	; 0xec
 801423e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8014240:	e017      	b.n	8014272 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8014242:	2202      	movs	r2, #2
 8014244:	490e      	ldr	r1, [pc, #56]	; (8014280 <VL53L0X_RdWord+0x6c>)
 8014246:	68f8      	ldr	r0, [r7, #12]
 8014248:	f7ff feba 	bl	8013fc0 <_I2CRead>
 801424c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801424e:	693b      	ldr	r3, [r7, #16]
 8014250:	2b00      	cmp	r3, #0
 8014252:	d002      	beq.n	801425a <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014254:	23ec      	movs	r3, #236	; 0xec
 8014256:	75fb      	strb	r3, [r7, #23]
        goto done;
 8014258:	e00b      	b.n	8014272 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801425a:	4b09      	ldr	r3, [pc, #36]	; (8014280 <VL53L0X_RdWord+0x6c>)
 801425c:	781b      	ldrb	r3, [r3, #0]
 801425e:	b29b      	uxth	r3, r3
 8014260:	021b      	lsls	r3, r3, #8
 8014262:	b29a      	uxth	r2, r3
 8014264:	4b06      	ldr	r3, [pc, #24]	; (8014280 <VL53L0X_RdWord+0x6c>)
 8014266:	785b      	ldrb	r3, [r3, #1]
 8014268:	b29b      	uxth	r3, r3
 801426a:	4413      	add	r3, r2
 801426c:	b29a      	uxth	r2, r3
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 8014272:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014276:	4618      	mov	r0, r3
 8014278:	3718      	adds	r7, #24
 801427a:	46bd      	mov	sp, r7
 801427c:	bd80      	pop	{r7, pc}
 801427e:	bf00      	nop
 8014280:	2000197c 	.word	0x2000197c

08014284 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8014284:	b580      	push	{r7, lr}
 8014286:	b086      	sub	sp, #24
 8014288:	af00      	add	r7, sp, #0
 801428a:	60f8      	str	r0, [r7, #12]
 801428c:	460b      	mov	r3, r1
 801428e:	607a      	str	r2, [r7, #4]
 8014290:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014292:	2300      	movs	r3, #0
 8014294:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8014296:	f107 030b 	add.w	r3, r7, #11
 801429a:	2201      	movs	r2, #1
 801429c:	4619      	mov	r1, r3
 801429e:	68f8      	ldr	r0, [r7, #12]
 80142a0:	f7ff fe6f 	bl	8013f82 <_I2CWrite>
 80142a4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80142a6:	693b      	ldr	r3, [r7, #16]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d002      	beq.n	80142b2 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80142ac:	23ec      	movs	r3, #236	; 0xec
 80142ae:	75fb      	strb	r3, [r7, #23]
        goto done;
 80142b0:	e01b      	b.n	80142ea <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 80142b2:	2204      	movs	r2, #4
 80142b4:	4910      	ldr	r1, [pc, #64]	; (80142f8 <VL53L0X_RdDWord+0x74>)
 80142b6:	68f8      	ldr	r0, [r7, #12]
 80142b8:	f7ff fe82 	bl	8013fc0 <_I2CRead>
 80142bc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80142be:	693b      	ldr	r3, [r7, #16]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d002      	beq.n	80142ca <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80142c4:	23ec      	movs	r3, #236	; 0xec
 80142c6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80142c8:	e00f      	b.n	80142ea <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 80142ca:	4b0b      	ldr	r3, [pc, #44]	; (80142f8 <VL53L0X_RdDWord+0x74>)
 80142cc:	781b      	ldrb	r3, [r3, #0]
 80142ce:	061a      	lsls	r2, r3, #24
 80142d0:	4b09      	ldr	r3, [pc, #36]	; (80142f8 <VL53L0X_RdDWord+0x74>)
 80142d2:	785b      	ldrb	r3, [r3, #1]
 80142d4:	041b      	lsls	r3, r3, #16
 80142d6:	441a      	add	r2, r3
 80142d8:	4b07      	ldr	r3, [pc, #28]	; (80142f8 <VL53L0X_RdDWord+0x74>)
 80142da:	789b      	ldrb	r3, [r3, #2]
 80142dc:	021b      	lsls	r3, r3, #8
 80142de:	4413      	add	r3, r2
 80142e0:	4a05      	ldr	r2, [pc, #20]	; (80142f8 <VL53L0X_RdDWord+0x74>)
 80142e2:	78d2      	ldrb	r2, [r2, #3]
 80142e4:	441a      	add	r2, r3
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 80142ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80142ee:	4618      	mov	r0, r3
 80142f0:	3718      	adds	r7, #24
 80142f2:	46bd      	mov	sp, r7
 80142f4:	bd80      	pop	{r7, pc}
 80142f6:	bf00      	nop
 80142f8:	2000197c 	.word	0x2000197c

080142fc <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80142fc:	b580      	push	{r7, lr}
 80142fe:	b084      	sub	sp, #16
 8014300:	af00      	add	r7, sp, #0
 8014302:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8014304:	2300      	movs	r3, #0
 8014306:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 8014308:	2002      	movs	r0, #2
 801430a:	f000 f85f 	bl	80143cc <HAL_Delay>
    return status;
 801430e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014312:	4618      	mov	r0, r3
 8014314:	3710      	adds	r7, #16
 8014316:	46bd      	mov	sp, r7
 8014318:	bd80      	pop	{r7, pc}
	...

0801431c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801431c:	b580      	push	{r7, lr}
 801431e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8014320:	4b0e      	ldr	r3, [pc, #56]	; (801435c <HAL_Init+0x40>)
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	4a0d      	ldr	r2, [pc, #52]	; (801435c <HAL_Init+0x40>)
 8014326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801432a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 801432c:	4b0b      	ldr	r3, [pc, #44]	; (801435c <HAL_Init+0x40>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	4a0a      	ldr	r2, [pc, #40]	; (801435c <HAL_Init+0x40>)
 8014332:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8014336:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8014338:	4b08      	ldr	r3, [pc, #32]	; (801435c <HAL_Init+0x40>)
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	4a07      	ldr	r2, [pc, #28]	; (801435c <HAL_Init+0x40>)
 801433e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014342:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8014344:	2003      	movs	r0, #3
 8014346:	f000 fd15 	bl	8014d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801434a:	200f      	movs	r0, #15
 801434c:	f000 f808 	bl	8014360 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8014350:	f7f1 fbdb 	bl	8005b0a <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8014354:	2300      	movs	r3, #0
}
 8014356:	4618      	mov	r0, r3
 8014358:	bd80      	pop	{r7, pc}
 801435a:	bf00      	nop
 801435c:	40023c00 	.word	0x40023c00

08014360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8014360:	b580      	push	{r7, lr}
 8014362:	b082      	sub	sp, #8
 8014364:	af00      	add	r7, sp, #0
 8014366:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8014368:	4b09      	ldr	r3, [pc, #36]	; (8014390 <HAL_InitTick+0x30>)
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	4a09      	ldr	r2, [pc, #36]	; (8014394 <HAL_InitTick+0x34>)
 801436e:	fba2 2303 	umull	r2, r3, r2, r3
 8014372:	099b      	lsrs	r3, r3, #6
 8014374:	4618      	mov	r0, r3
 8014376:	f000 fd40 	bl	8014dfa <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 801437a:	2200      	movs	r2, #0
 801437c:	6879      	ldr	r1, [r7, #4]
 801437e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014382:	f000 fd02 	bl	8014d8a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8014386:	2300      	movs	r3, #0
}
 8014388:	4618      	mov	r0, r3
 801438a:	3708      	adds	r7, #8
 801438c:	46bd      	mov	sp, r7
 801438e:	bd80      	pop	{r7, pc}
 8014390:	200001c0 	.word	0x200001c0
 8014394:	10624dd3 	.word	0x10624dd3

08014398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8014398:	b480      	push	{r7}
 801439a:	af00      	add	r7, sp, #0
  uwTick++;
 801439c:	4b04      	ldr	r3, [pc, #16]	; (80143b0 <HAL_IncTick+0x18>)
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	3301      	adds	r3, #1
 80143a2:	4a03      	ldr	r2, [pc, #12]	; (80143b0 <HAL_IncTick+0x18>)
 80143a4:	6013      	str	r3, [r2, #0]
}
 80143a6:	bf00      	nop
 80143a8:	46bd      	mov	sp, r7
 80143aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ae:	4770      	bx	lr
 80143b0:	200019bc 	.word	0x200019bc

080143b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80143b4:	b480      	push	{r7}
 80143b6:	af00      	add	r7, sp, #0
  return uwTick;
 80143b8:	4b03      	ldr	r3, [pc, #12]	; (80143c8 <HAL_GetTick+0x14>)
 80143ba:	681b      	ldr	r3, [r3, #0]
}
 80143bc:	4618      	mov	r0, r3
 80143be:	46bd      	mov	sp, r7
 80143c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c4:	4770      	bx	lr
 80143c6:	bf00      	nop
 80143c8:	200019bc 	.word	0x200019bc

080143cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b084      	sub	sp, #16
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80143d4:	2300      	movs	r3, #0
 80143d6:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80143d8:	f7ff ffec 	bl	80143b4 <HAL_GetTick>
 80143dc:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80143de:	bf00      	nop
 80143e0:	f7ff ffe8 	bl	80143b4 <HAL_GetTick>
 80143e4:	4602      	mov	r2, r0
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	1ad2      	subs	r2, r2, r3
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	429a      	cmp	r2, r3
 80143ee:	d3f7      	bcc.n	80143e0 <HAL_Delay+0x14>
  {
  }
}
 80143f0:	bf00      	nop
 80143f2:	bf00      	nop
 80143f4:	3710      	adds	r7, #16
 80143f6:	46bd      	mov	sp, r7
 80143f8:	bd80      	pop	{r7, pc}

080143fa <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80143fa:	b480      	push	{r7}
 80143fc:	af00      	add	r7, sp, #0
 return __STM32F4xx_HAL_VERSION;
 80143fe:	f04f 7383 	mov.w	r3, #17170432	; 0x1060000
}
 8014402:	4618      	mov	r0, r3
 8014404:	46bd      	mov	sp, r7
 8014406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440a:	4770      	bx	lr

0801440c <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b084      	sub	sp, #16
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8014414:	2300      	movs	r3, #0
 8014416:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	2b00      	cmp	r3, #0
 801441c:	d101      	bne.n	8014422 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 801441e:	2301      	movs	r3, #1
 8014420:	e033      	b.n	801448a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014426:	2b00      	cmp	r3, #0
 8014428:	d109      	bne.n	801443e <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	2200      	movs	r2, #0
 801442e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	2200      	movs	r2, #0
 8014434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8014438:	6878      	ldr	r0, [r7, #4]
 801443a:	f7f1 fb73 	bl	8005b24 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014442:	f003 0310 	and.w	r3, r3, #16
 8014446:	2b00      	cmp	r3, #0
 8014448:	d118      	bne.n	801447c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801444e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8014452:	f023 0302 	bic.w	r3, r3, #2
 8014456:	f043 0202 	orr.w	r2, r3, #2
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 801445e:	6878      	ldr	r0, [r7, #4]
 8014460:	f000 fa9e 	bl	80149a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	2200      	movs	r2, #0
 8014468:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801446e:	f023 0303 	bic.w	r3, r3, #3
 8014472:	f043 0201 	orr.w	r2, r3, #1
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	641a      	str	r2, [r3, #64]	; 0x40
 801447a:	e001      	b.n	8014480 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 801447c:	2301      	movs	r3, #1
 801447e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	2200      	movs	r2, #0
 8014484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8014488:	7bfb      	ldrb	r3, [r7, #15]
}
 801448a:	4618      	mov	r0, r3
 801448c:	3710      	adds	r7, #16
 801448e:	46bd      	mov	sp, r7
 8014490:	bd80      	pop	{r7, pc}
	...

08014494 <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8014494:	b480      	push	{r7}
 8014496:	b085      	sub	sp, #20
 8014498:	af00      	add	r7, sp, #0
 801449a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 801449c:	2300      	movs	r3, #0
 801449e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80144a6:	2b01      	cmp	r3, #1
 80144a8:	d101      	bne.n	80144ae <HAL_ADC_Start+0x1a>
 80144aa:	2302      	movs	r3, #2
 80144ac:	e087      	b.n	80145be <HAL_ADC_Start+0x12a>
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	2201      	movs	r2, #1
 80144b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	689b      	ldr	r3, [r3, #8]
 80144bc:	f003 0301 	and.w	r3, r3, #1
 80144c0:	2b01      	cmp	r3, #1
 80144c2:	d018      	beq.n	80144f6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	689a      	ldr	r2, [r3, #8]
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	681b      	ldr	r3, [r3, #0]
 80144ce:	f042 0201 	orr.w	r2, r2, #1
 80144d2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80144d4:	4b3d      	ldr	r3, [pc, #244]	; (80145cc <HAL_ADC_Start+0x138>)
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	4a3d      	ldr	r2, [pc, #244]	; (80145d0 <HAL_ADC_Start+0x13c>)
 80144da:	fba2 2303 	umull	r2, r3, r2, r3
 80144de:	0c9a      	lsrs	r2, r3, #18
 80144e0:	4613      	mov	r3, r2
 80144e2:	005b      	lsls	r3, r3, #1
 80144e4:	4413      	add	r3, r2
 80144e6:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80144e8:	e002      	b.n	80144f0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	3b01      	subs	r3, #1
 80144ee:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d1f9      	bne.n	80144ea <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	689b      	ldr	r3, [r3, #8]
 80144fc:	f003 0301 	and.w	r3, r3, #1
 8014500:	2b00      	cmp	r3, #0
 8014502:	d05b      	beq.n	80145bc <HAL_ADC_Start+0x128>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014508:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801450c:	f023 0301 	bic.w	r3, r3, #1
 8014510:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	685b      	ldr	r3, [r3, #4]
 801451e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014522:	2b00      	cmp	r3, #0
 8014524:	d007      	beq.n	8014536 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801452a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801452e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801453a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801453e:	2b00      	cmp	r3, #0
 8014540:	d006      	beq.n	8014550 <HAL_ADC_Start+0xbc>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014546:	f023 0206 	bic.w	r2, r3, #6
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	645a      	str	r2, [r3, #68]	; 0x44
 801454e:	e002      	b.n	8014556 <HAL_ADC_Start+0xc2>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	2200      	movs	r2, #0
 8014554:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	2200      	movs	r2, #0
 801455a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8014566:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8014568:	4b1a      	ldr	r3, [pc, #104]	; (80145d4 <HAL_ADC_Start+0x140>)
 801456a:	685b      	ldr	r3, [r3, #4]
 801456c:	f003 031f 	and.w	r3, r3, #31
 8014570:	2b00      	cmp	r3, #0
 8014572:	d10f      	bne.n	8014594 <HAL_ADC_Start+0x100>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	689b      	ldr	r3, [r3, #8]
 801457a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801457e:	2b00      	cmp	r3, #0
 8014580:	d11c      	bne.n	80145bc <HAL_ADC_Start+0x128>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	689a      	ldr	r2, [r3, #8]
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8014590:	609a      	str	r2, [r3, #8]
 8014592:	e013      	b.n	80145bc <HAL_ADC_Start+0x128>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	4a0f      	ldr	r2, [pc, #60]	; (80145d8 <HAL_ADC_Start+0x144>)
 801459a:	4293      	cmp	r3, r2
 801459c:	d10e      	bne.n	80145bc <HAL_ADC_Start+0x128>
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	689b      	ldr	r3, [r3, #8]
 80145a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d107      	bne.n	80145bc <HAL_ADC_Start+0x128>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	689a      	ldr	r2, [r3, #8]
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	681b      	ldr	r3, [r3, #0]
 80145b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80145ba:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80145bc:	2300      	movs	r3, #0
}
 80145be:	4618      	mov	r0, r3
 80145c0:	3714      	adds	r7, #20
 80145c2:	46bd      	mov	sp, r7
 80145c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145c8:	4770      	bx	lr
 80145ca:	bf00      	nop
 80145cc:	200001c0 	.word	0x200001c0
 80145d0:	431bde83 	.word	0x431bde83
 80145d4:	40012300 	.word	0x40012300
 80145d8:	40012000 	.word	0x40012000

080145dc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80145dc:	b480      	push	{r7}
 80145de:	b083      	sub	sp, #12
 80145e0:	af00      	add	r7, sp, #0
 80145e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80145ea:	2b01      	cmp	r3, #1
 80145ec:	d101      	bne.n	80145f2 <HAL_ADC_Stop+0x16>
 80145ee:	2302      	movs	r3, #2
 80145f0:	e021      	b.n	8014636 <HAL_ADC_Stop+0x5a>
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2201      	movs	r2, #1
 80145f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	689a      	ldr	r2, [r3, #8]
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	f022 0201 	bic.w	r2, r2, #1
 8014608:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	689b      	ldr	r3, [r3, #8]
 8014610:	f003 0301 	and.w	r3, r3, #1
 8014614:	2b00      	cmp	r3, #0
 8014616:	d109      	bne.n	801462c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801461c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8014620:	f023 0301 	bic.w	r3, r3, #1
 8014624:	f043 0201 	orr.w	r2, r3, #1
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	2200      	movs	r2, #0
 8014630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8014634:	2300      	movs	r3, #0
}
 8014636:	4618      	mov	r0, r3
 8014638:	370c      	adds	r7, #12
 801463a:	46bd      	mov	sp, r7
 801463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014640:	4770      	bx	lr

08014642 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8014642:	b580      	push	{r7, lr}
 8014644:	b084      	sub	sp, #16
 8014646:	af00      	add	r7, sp, #0
 8014648:	6078      	str	r0, [r7, #4]
 801464a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 801464c:	2300      	movs	r3, #0
 801464e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	689b      	ldr	r3, [r3, #8]
 8014656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801465a:	2b00      	cmp	r3, #0
 801465c:	d012      	beq.n	8014684 <HAL_ADC_PollForConversion+0x42>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	689b      	ldr	r3, [r3, #8]
 8014664:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8014668:	2b00      	cmp	r3, #0
 801466a:	d00b      	beq.n	8014684 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014670:	f043 0220 	orr.w	r2, r3, #32
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	2200      	movs	r2, #0
 801467c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8014680:	2301      	movs	r3, #1
 8014682:	e05c      	b.n	801473e <HAL_ADC_PollForConversion+0xfc>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8014684:	f7ff fe96 	bl	80143b4 <HAL_GetTick>
 8014688:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 801468a:	e01a      	b.n	80146c2 <HAL_ADC_PollForConversion+0x80>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 801468c:	683b      	ldr	r3, [r7, #0]
 801468e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014692:	d016      	beq.n	80146c2 <HAL_ADC_PollForConversion+0x80>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8014694:	683b      	ldr	r3, [r7, #0]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d007      	beq.n	80146aa <HAL_ADC_PollForConversion+0x68>
 801469a:	f7ff fe8b 	bl	80143b4 <HAL_GetTick>
 801469e:	4602      	mov	r2, r0
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	1ad3      	subs	r3, r2, r3
 80146a4:	683a      	ldr	r2, [r7, #0]
 80146a6:	429a      	cmp	r2, r3
 80146a8:	d20b      	bcs.n	80146c2 <HAL_ADC_PollForConversion+0x80>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80146ae:	f043 0204 	orr.w	r2, r3, #4
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	2200      	movs	r2, #0
 80146ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80146be:	2303      	movs	r3, #3
 80146c0:	e03d      	b.n	801473e <HAL_ADC_PollForConversion+0xfc>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	f003 0302 	and.w	r3, r3, #2
 80146cc:	2b02      	cmp	r3, #2
 80146ce:	d1dd      	bne.n	801468c <HAL_ADC_PollForConversion+0x4a>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	f06f 0212 	mvn.w	r2, #18
 80146d8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80146de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	689b      	ldr	r3, [r3, #8]
 80146ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d123      	bne.n	801473c <HAL_ADC_PollForConversion+0xfa>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80146f8:	2b00      	cmp	r3, #0
 80146fa:	d11f      	bne.n	801473c <HAL_ADC_PollForConversion+0xfa>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	681b      	ldr	r3, [r3, #0]
 8014700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014702:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8014706:	2b00      	cmp	r3, #0
 8014708:	d006      	beq.n	8014718 <HAL_ADC_PollForConversion+0xd6>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	689b      	ldr	r3, [r3, #8]
 8014710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8014714:	2b00      	cmp	r3, #0
 8014716:	d111      	bne.n	801473c <HAL_ADC_PollForConversion+0xfa>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801471c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014728:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801472c:	2b00      	cmp	r3, #0
 801472e:	d105      	bne.n	801473c <HAL_ADC_PollForConversion+0xfa>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014734:	f043 0201 	orr.w	r2, r3, #1
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 801473c:	2300      	movs	r3, #0
}
 801473e:	4618      	mov	r0, r3
 8014740:	3710      	adds	r7, #16
 8014742:	46bd      	mov	sp, r7
 8014744:	bd80      	pop	{r7, pc}

08014746 <HAL_ADC_GetValue>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8014746:	b480      	push	{r7}
 8014748:	b083      	sub	sp, #12
 801474a:	af00      	add	r7, sp, #0
 801474c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8014754:	4618      	mov	r0, r3
 8014756:	370c      	adds	r7, #12
 8014758:	46bd      	mov	sp, r7
 801475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801475e:	4770      	bx	lr

08014760 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8014760:	b480      	push	{r7}
 8014762:	b085      	sub	sp, #20
 8014764:	af00      	add	r7, sp, #0
 8014766:	6078      	str	r0, [r7, #4]
 8014768:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 801476a:	2300      	movs	r3, #0
 801476c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014774:	2b01      	cmp	r3, #1
 8014776:	d101      	bne.n	801477c <HAL_ADC_ConfigChannel+0x1c>
 8014778:	2302      	movs	r3, #2
 801477a:	e103      	b.n	8014984 <HAL_ADC_ConfigChannel+0x224>
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	2201      	movs	r2, #1
 8014780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8014784:	683b      	ldr	r3, [r7, #0]
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	2b09      	cmp	r3, #9
 801478a:	d925      	bls.n	80147d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	68d9      	ldr	r1, [r3, #12]
 8014792:	683b      	ldr	r3, [r7, #0]
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	b29b      	uxth	r3, r3
 8014798:	461a      	mov	r2, r3
 801479a:	4613      	mov	r3, r2
 801479c:	005b      	lsls	r3, r3, #1
 801479e:	4413      	add	r3, r2
 80147a0:	3b1e      	subs	r3, #30
 80147a2:	2207      	movs	r2, #7
 80147a4:	fa02 f303 	lsl.w	r3, r2, r3
 80147a8:	43da      	mvns	r2, r3
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	681b      	ldr	r3, [r3, #0]
 80147ae:	400a      	ands	r2, r1
 80147b0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	68d9      	ldr	r1, [r3, #12]
 80147b8:	683b      	ldr	r3, [r7, #0]
 80147ba:	689a      	ldr	r2, [r3, #8]
 80147bc:	683b      	ldr	r3, [r7, #0]
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	b29b      	uxth	r3, r3
 80147c2:	4618      	mov	r0, r3
 80147c4:	4603      	mov	r3, r0
 80147c6:	005b      	lsls	r3, r3, #1
 80147c8:	4403      	add	r3, r0
 80147ca:	3b1e      	subs	r3, #30
 80147cc:	409a      	lsls	r2, r3
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	681b      	ldr	r3, [r3, #0]
 80147d2:	430a      	orrs	r2, r1
 80147d4:	60da      	str	r2, [r3, #12]
 80147d6:	e022      	b.n	801481e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	681b      	ldr	r3, [r3, #0]
 80147dc:	6919      	ldr	r1, [r3, #16]
 80147de:	683b      	ldr	r3, [r7, #0]
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	b29b      	uxth	r3, r3
 80147e4:	461a      	mov	r2, r3
 80147e6:	4613      	mov	r3, r2
 80147e8:	005b      	lsls	r3, r3, #1
 80147ea:	4413      	add	r3, r2
 80147ec:	2207      	movs	r2, #7
 80147ee:	fa02 f303 	lsl.w	r3, r2, r3
 80147f2:	43da      	mvns	r2, r3
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	400a      	ands	r2, r1
 80147fa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	6919      	ldr	r1, [r3, #16]
 8014802:	683b      	ldr	r3, [r7, #0]
 8014804:	689a      	ldr	r2, [r3, #8]
 8014806:	683b      	ldr	r3, [r7, #0]
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	b29b      	uxth	r3, r3
 801480c:	4618      	mov	r0, r3
 801480e:	4603      	mov	r3, r0
 8014810:	005b      	lsls	r3, r3, #1
 8014812:	4403      	add	r3, r0
 8014814:	409a      	lsls	r2, r3
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	430a      	orrs	r2, r1
 801481c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 801481e:	683b      	ldr	r3, [r7, #0]
 8014820:	685b      	ldr	r3, [r3, #4]
 8014822:	2b06      	cmp	r3, #6
 8014824:	d824      	bhi.n	8014870 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801482c:	683b      	ldr	r3, [r7, #0]
 801482e:	685a      	ldr	r2, [r3, #4]
 8014830:	4613      	mov	r3, r2
 8014832:	009b      	lsls	r3, r3, #2
 8014834:	4413      	add	r3, r2
 8014836:	3b05      	subs	r3, #5
 8014838:	221f      	movs	r2, #31
 801483a:	fa02 f303 	lsl.w	r3, r2, r3
 801483e:	43da      	mvns	r2, r3
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	400a      	ands	r2, r1
 8014846:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801484e:	683b      	ldr	r3, [r7, #0]
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	b29b      	uxth	r3, r3
 8014854:	4618      	mov	r0, r3
 8014856:	683b      	ldr	r3, [r7, #0]
 8014858:	685a      	ldr	r2, [r3, #4]
 801485a:	4613      	mov	r3, r2
 801485c:	009b      	lsls	r3, r3, #2
 801485e:	4413      	add	r3, r2
 8014860:	3b05      	subs	r3, #5
 8014862:	fa00 f203 	lsl.w	r2, r0, r3
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	430a      	orrs	r2, r1
 801486c:	635a      	str	r2, [r3, #52]	; 0x34
 801486e:	e04c      	b.n	801490a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8014870:	683b      	ldr	r3, [r7, #0]
 8014872:	685b      	ldr	r3, [r3, #4]
 8014874:	2b0c      	cmp	r3, #12
 8014876:	d824      	bhi.n	80148c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 801487e:	683b      	ldr	r3, [r7, #0]
 8014880:	685a      	ldr	r2, [r3, #4]
 8014882:	4613      	mov	r3, r2
 8014884:	009b      	lsls	r3, r3, #2
 8014886:	4413      	add	r3, r2
 8014888:	3b23      	subs	r3, #35	; 0x23
 801488a:	221f      	movs	r2, #31
 801488c:	fa02 f303 	lsl.w	r3, r2, r3
 8014890:	43da      	mvns	r2, r3
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	681b      	ldr	r3, [r3, #0]
 8014896:	400a      	ands	r2, r1
 8014898:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80148a0:	683b      	ldr	r3, [r7, #0]
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	b29b      	uxth	r3, r3
 80148a6:	4618      	mov	r0, r3
 80148a8:	683b      	ldr	r3, [r7, #0]
 80148aa:	685a      	ldr	r2, [r3, #4]
 80148ac:	4613      	mov	r3, r2
 80148ae:	009b      	lsls	r3, r3, #2
 80148b0:	4413      	add	r3, r2
 80148b2:	3b23      	subs	r3, #35	; 0x23
 80148b4:	fa00 f203 	lsl.w	r2, r0, r3
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	681b      	ldr	r3, [r3, #0]
 80148bc:	430a      	orrs	r2, r1
 80148be:	631a      	str	r2, [r3, #48]	; 0x30
 80148c0:	e023      	b.n	801490a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80148c8:	683b      	ldr	r3, [r7, #0]
 80148ca:	685a      	ldr	r2, [r3, #4]
 80148cc:	4613      	mov	r3, r2
 80148ce:	009b      	lsls	r3, r3, #2
 80148d0:	4413      	add	r3, r2
 80148d2:	3b41      	subs	r3, #65	; 0x41
 80148d4:	221f      	movs	r2, #31
 80148d6:	fa02 f303 	lsl.w	r3, r2, r3
 80148da:	43da      	mvns	r2, r3
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	400a      	ands	r2, r1
 80148e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80148ea:	683b      	ldr	r3, [r7, #0]
 80148ec:	681b      	ldr	r3, [r3, #0]
 80148ee:	b29b      	uxth	r3, r3
 80148f0:	4618      	mov	r0, r3
 80148f2:	683b      	ldr	r3, [r7, #0]
 80148f4:	685a      	ldr	r2, [r3, #4]
 80148f6:	4613      	mov	r3, r2
 80148f8:	009b      	lsls	r3, r3, #2
 80148fa:	4413      	add	r3, r2
 80148fc:	3b41      	subs	r3, #65	; 0x41
 80148fe:	fa00 f203 	lsl.w	r2, r0, r3
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	430a      	orrs	r2, r1
 8014908:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	681b      	ldr	r3, [r3, #0]
 801490e:	4a20      	ldr	r2, [pc, #128]	; (8014990 <HAL_ADC_ConfigChannel+0x230>)
 8014910:	4293      	cmp	r3, r2
 8014912:	d109      	bne.n	8014928 <HAL_ADC_ConfigChannel+0x1c8>
 8014914:	683b      	ldr	r3, [r7, #0]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	2b12      	cmp	r3, #18
 801491a:	d105      	bne.n	8014928 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 801491c:	4b1d      	ldr	r3, [pc, #116]	; (8014994 <HAL_ADC_ConfigChannel+0x234>)
 801491e:	685b      	ldr	r3, [r3, #4]
 8014920:	4a1c      	ldr	r2, [pc, #112]	; (8014994 <HAL_ADC_ConfigChannel+0x234>)
 8014922:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8014926:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	4a18      	ldr	r2, [pc, #96]	; (8014990 <HAL_ADC_ConfigChannel+0x230>)
 801492e:	4293      	cmp	r3, r2
 8014930:	d123      	bne.n	801497a <HAL_ADC_ConfigChannel+0x21a>
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	2b10      	cmp	r3, #16
 8014938:	d003      	beq.n	8014942 <HAL_ADC_ConfigChannel+0x1e2>
 801493a:	683b      	ldr	r3, [r7, #0]
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	2b11      	cmp	r3, #17
 8014940:	d11b      	bne.n	801497a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8014942:	4b14      	ldr	r3, [pc, #80]	; (8014994 <HAL_ADC_ConfigChannel+0x234>)
 8014944:	685b      	ldr	r3, [r3, #4]
 8014946:	4a13      	ldr	r2, [pc, #76]	; (8014994 <HAL_ADC_ConfigChannel+0x234>)
 8014948:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801494c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 801494e:	683b      	ldr	r3, [r7, #0]
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	2b10      	cmp	r3, #16
 8014954:	d111      	bne.n	801497a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8014956:	4b10      	ldr	r3, [pc, #64]	; (8014998 <HAL_ADC_ConfigChannel+0x238>)
 8014958:	681b      	ldr	r3, [r3, #0]
 801495a:	4a10      	ldr	r2, [pc, #64]	; (801499c <HAL_ADC_ConfigChannel+0x23c>)
 801495c:	fba2 2303 	umull	r2, r3, r2, r3
 8014960:	0c9a      	lsrs	r2, r3, #18
 8014962:	4613      	mov	r3, r2
 8014964:	009b      	lsls	r3, r3, #2
 8014966:	4413      	add	r3, r2
 8014968:	005b      	lsls	r3, r3, #1
 801496a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 801496c:	e002      	b.n	8014974 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	3b01      	subs	r3, #1
 8014972:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d1f9      	bne.n	801496e <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	2200      	movs	r2, #0
 801497e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8014982:	2300      	movs	r3, #0
}
 8014984:	4618      	mov	r0, r3
 8014986:	3714      	adds	r7, #20
 8014988:	46bd      	mov	sp, r7
 801498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801498e:	4770      	bx	lr
 8014990:	40012000 	.word	0x40012000
 8014994:	40012300 	.word	0x40012300
 8014998:	200001c0 	.word	0x200001c0
 801499c:	431bde83 	.word	0x431bde83

080149a0 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80149a0:	b480      	push	{r7}
 80149a2:	b085      	sub	sp, #20
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80149a8:	4b7d      	ldr	r3, [pc, #500]	; (8014ba0 <ADC_Init+0x200>)
 80149aa:	685b      	ldr	r3, [r3, #4]
 80149ac:	4a7c      	ldr	r2, [pc, #496]	; (8014ba0 <ADC_Init+0x200>)
 80149ae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80149b2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80149b4:	4b7a      	ldr	r3, [pc, #488]	; (8014ba0 <ADC_Init+0x200>)
 80149b6:	685a      	ldr	r2, [r3, #4]
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	685b      	ldr	r3, [r3, #4]
 80149bc:	4978      	ldr	r1, [pc, #480]	; (8014ba0 <ADC_Init+0x200>)
 80149be:	4313      	orrs	r3, r2
 80149c0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	685a      	ldr	r2, [r3, #4]
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	681b      	ldr	r3, [r3, #0]
 80149cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80149d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	6859      	ldr	r1, [r3, #4]
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	691b      	ldr	r3, [r3, #16]
 80149dc:	021a      	lsls	r2, r3, #8
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	430a      	orrs	r2, r1
 80149e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	685a      	ldr	r2, [r3, #4]
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80149f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	6859      	ldr	r1, [r3, #4]
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	689a      	ldr	r2, [r3, #8]
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	430a      	orrs	r2, r1
 8014a06:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	689a      	ldr	r2, [r3, #8]
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8014a16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	6899      	ldr	r1, [r3, #8]
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	68da      	ldr	r2, [r3, #12]
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	430a      	orrs	r2, r1
 8014a28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014a2e:	4a5d      	ldr	r2, [pc, #372]	; (8014ba4 <ADC_Init+0x204>)
 8014a30:	4293      	cmp	r3, r2
 8014a32:	d022      	beq.n	8014a7a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	689a      	ldr	r2, [r3, #8]
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8014a42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	6899      	ldr	r1, [r3, #8]
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	430a      	orrs	r2, r1
 8014a54:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	689a      	ldr	r2, [r3, #8]
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	681b      	ldr	r3, [r3, #0]
 8014a60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8014a64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	6899      	ldr	r1, [r3, #8]
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	430a      	orrs	r2, r1
 8014a76:	609a      	str	r2, [r3, #8]
 8014a78:	e00f      	b.n	8014a9a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	689a      	ldr	r2, [r3, #8]
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	681b      	ldr	r3, [r3, #0]
 8014a84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8014a88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	689a      	ldr	r2, [r3, #8]
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8014a98:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	681b      	ldr	r3, [r3, #0]
 8014a9e:	689a      	ldr	r2, [r3, #8]
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	f022 0202 	bic.w	r2, r2, #2
 8014aa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	6899      	ldr	r1, [r3, #8]
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	699b      	ldr	r3, [r3, #24]
 8014ab4:	005a      	lsls	r2, r3, #1
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	430a      	orrs	r2, r1
 8014abc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	6a1b      	ldr	r3, [r3, #32]
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d026      	beq.n	8014b14 <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	685a      	ldr	r2, [r3, #4]
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	681b      	ldr	r3, [r3, #0]
 8014ad0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8014ad4:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	685a      	ldr	r2, [r3, #4]
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8014ae4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014aea:	1e5a      	subs	r2, r3, #1
 8014aec:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8014af0:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	fa93 f3a3 	rbit	r3, r3
 8014af8:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8014afa:	68bb      	ldr	r3, [r7, #8]
 8014afc:	fab3 f383 	clz	r3, r3
 8014b00:	fa02 f103 	lsl.w	r1, r2, r3
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	685a      	ldr	r2, [r3, #4]
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	430a      	orrs	r2, r1
 8014b10:	605a      	str	r2, [r3, #4]
 8014b12:	e007      	b.n	8014b24 <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	685a      	ldr	r2, [r3, #4]
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	681b      	ldr	r3, [r3, #0]
 8014b1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8014b22:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	681b      	ldr	r3, [r3, #0]
 8014b2e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8014b32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	69db      	ldr	r3, [r3, #28]
 8014b3e:	3b01      	subs	r3, #1
 8014b40:	051a      	lsls	r2, r3, #20
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	430a      	orrs	r2, r1
 8014b48:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	689a      	ldr	r2, [r3, #8]
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8014b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	6899      	ldr	r1, [r3, #8]
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b64:	025a      	lsls	r2, r3, #9
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	430a      	orrs	r2, r1
 8014b6c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	689a      	ldr	r2, [r3, #8]
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8014b7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	6899      	ldr	r1, [r3, #8]
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	695b      	ldr	r3, [r3, #20]
 8014b88:	029a      	lsls	r2, r3, #10
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	430a      	orrs	r2, r1
 8014b90:	609a      	str	r2, [r3, #8]
}
 8014b92:	bf00      	nop
 8014b94:	3714      	adds	r7, #20
 8014b96:	46bd      	mov	sp, r7
 8014b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9c:	4770      	bx	lr
 8014b9e:	bf00      	nop
 8014ba0:	40012300 	.word	0x40012300
 8014ba4:	0f000001 	.word	0x0f000001

08014ba8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8014ba8:	b480      	push	{r7}
 8014baa:	b085      	sub	sp, #20
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	f003 0307 	and.w	r3, r3, #7
 8014bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8014bb8:	4b0c      	ldr	r3, [pc, #48]	; (8014bec <NVIC_SetPriorityGrouping+0x44>)
 8014bba:	68db      	ldr	r3, [r3, #12]
 8014bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8014bbe:	68ba      	ldr	r2, [r7, #8]
 8014bc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8014bc4:	4013      	ands	r3, r2
 8014bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8014bcc:	68bb      	ldr	r3, [r7, #8]
 8014bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8014bd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8014bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8014bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8014bda:	4a04      	ldr	r2, [pc, #16]	; (8014bec <NVIC_SetPriorityGrouping+0x44>)
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	60d3      	str	r3, [r2, #12]
}
 8014be0:	bf00      	nop
 8014be2:	3714      	adds	r7, #20
 8014be4:	46bd      	mov	sp, r7
 8014be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bea:	4770      	bx	lr
 8014bec:	e000ed00 	.word	0xe000ed00

08014bf0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8014bf4:	4b04      	ldr	r3, [pc, #16]	; (8014c08 <NVIC_GetPriorityGrouping+0x18>)
 8014bf6:	68db      	ldr	r3, [r3, #12]
 8014bf8:	0a1b      	lsrs	r3, r3, #8
 8014bfa:	f003 0307 	and.w	r3, r3, #7
}
 8014bfe:	4618      	mov	r0, r3
 8014c00:	46bd      	mov	sp, r7
 8014c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c06:	4770      	bx	lr
 8014c08:	e000ed00 	.word	0xe000ed00

08014c0c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8014c0c:	b480      	push	{r7}
 8014c0e:	b083      	sub	sp, #12
 8014c10:	af00      	add	r7, sp, #0
 8014c12:	4603      	mov	r3, r0
 8014c14:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8014c16:	79fb      	ldrb	r3, [r7, #7]
 8014c18:	f003 021f 	and.w	r2, r3, #31
 8014c1c:	4907      	ldr	r1, [pc, #28]	; (8014c3c <NVIC_EnableIRQ+0x30>)
 8014c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014c22:	095b      	lsrs	r3, r3, #5
 8014c24:	2001      	movs	r0, #1
 8014c26:	fa00 f202 	lsl.w	r2, r0, r2
 8014c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8014c2e:	bf00      	nop
 8014c30:	370c      	adds	r7, #12
 8014c32:	46bd      	mov	sp, r7
 8014c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c38:	4770      	bx	lr
 8014c3a:	bf00      	nop
 8014c3c:	e000e100 	.word	0xe000e100

08014c40 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8014c40:	b480      	push	{r7}
 8014c42:	b083      	sub	sp, #12
 8014c44:	af00      	add	r7, sp, #0
 8014c46:	4603      	mov	r3, r0
 8014c48:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8014c4a:	79fb      	ldrb	r3, [r7, #7]
 8014c4c:	f003 021f 	and.w	r2, r3, #31
 8014c50:	4907      	ldr	r1, [pc, #28]	; (8014c70 <NVIC_DisableIRQ+0x30>)
 8014c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014c56:	095b      	lsrs	r3, r3, #5
 8014c58:	2001      	movs	r0, #1
 8014c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8014c5e:	3320      	adds	r3, #32
 8014c60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8014c64:	bf00      	nop
 8014c66:	370c      	adds	r7, #12
 8014c68:	46bd      	mov	sp, r7
 8014c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c6e:	4770      	bx	lr
 8014c70:	e000e100 	.word	0xe000e100

08014c74 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8014c74:	b480      	push	{r7}
 8014c76:	b083      	sub	sp, #12
 8014c78:	af00      	add	r7, sp, #0
 8014c7a:	4603      	mov	r3, r0
 8014c7c:	6039      	str	r1, [r7, #0]
 8014c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8014c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	da0b      	bge.n	8014ca0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014c88:	683b      	ldr	r3, [r7, #0]
 8014c8a:	b2da      	uxtb	r2, r3
 8014c8c:	490c      	ldr	r1, [pc, #48]	; (8014cc0 <NVIC_SetPriority+0x4c>)
 8014c8e:	79fb      	ldrb	r3, [r7, #7]
 8014c90:	f003 030f 	and.w	r3, r3, #15
 8014c94:	3b04      	subs	r3, #4
 8014c96:	0112      	lsls	r2, r2, #4
 8014c98:	b2d2      	uxtb	r2, r2
 8014c9a:	440b      	add	r3, r1
 8014c9c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8014c9e:	e009      	b.n	8014cb4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	b2da      	uxtb	r2, r3
 8014ca4:	4907      	ldr	r1, [pc, #28]	; (8014cc4 <NVIC_SetPriority+0x50>)
 8014ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014caa:	0112      	lsls	r2, r2, #4
 8014cac:	b2d2      	uxtb	r2, r2
 8014cae:	440b      	add	r3, r1
 8014cb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8014cb4:	bf00      	nop
 8014cb6:	370c      	adds	r7, #12
 8014cb8:	46bd      	mov	sp, r7
 8014cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cbe:	4770      	bx	lr
 8014cc0:	e000ed00 	.word	0xe000ed00
 8014cc4:	e000e100 	.word	0xe000e100

08014cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8014cc8:	b480      	push	{r7}
 8014cca:	b089      	sub	sp, #36	; 0x24
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	60f8      	str	r0, [r7, #12]
 8014cd0:	60b9      	str	r1, [r7, #8]
 8014cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	f003 0307 	and.w	r3, r3, #7
 8014cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8014cdc:	69fb      	ldr	r3, [r7, #28]
 8014cde:	f1c3 0307 	rsb	r3, r3, #7
 8014ce2:	2b04      	cmp	r3, #4
 8014ce4:	bf28      	it	cs
 8014ce6:	2304      	movcs	r3, #4
 8014ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8014cea:	69fb      	ldr	r3, [r7, #28]
 8014cec:	3304      	adds	r3, #4
 8014cee:	2b06      	cmp	r3, #6
 8014cf0:	d902      	bls.n	8014cf8 <NVIC_EncodePriority+0x30>
 8014cf2:	69fb      	ldr	r3, [r7, #28]
 8014cf4:	3b03      	subs	r3, #3
 8014cf6:	e000      	b.n	8014cfa <NVIC_EncodePriority+0x32>
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8014cfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014d00:	69bb      	ldr	r3, [r7, #24]
 8014d02:	fa02 f303 	lsl.w	r3, r2, r3
 8014d06:	43da      	mvns	r2, r3
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	401a      	ands	r2, r3
 8014d0c:	697b      	ldr	r3, [r7, #20]
 8014d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8014d10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8014d14:	697b      	ldr	r3, [r7, #20]
 8014d16:	fa01 f303 	lsl.w	r3, r1, r3
 8014d1a:	43d9      	mvns	r1, r3
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8014d20:	4313      	orrs	r3, r2
         );
}
 8014d22:	4618      	mov	r0, r3
 8014d24:	3724      	adds	r7, #36	; 0x24
 8014d26:	46bd      	mov	sp, r7
 8014d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d2c:	4770      	bx	lr
	...

08014d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	b082      	sub	sp, #8
 8014d34:	af00      	add	r7, sp, #0
 8014d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	3b01      	subs	r3, #1
 8014d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8014d40:	d301      	bcc.n	8014d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8014d42:	2301      	movs	r3, #1
 8014d44:	e00f      	b.n	8014d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8014d46:	4a0a      	ldr	r2, [pc, #40]	; (8014d70 <SysTick_Config+0x40>)
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	3b01      	subs	r3, #1
 8014d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8014d4e:	210f      	movs	r1, #15
 8014d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014d54:	f7ff ff8e 	bl	8014c74 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8014d58:	4b05      	ldr	r3, [pc, #20]	; (8014d70 <SysTick_Config+0x40>)
 8014d5a:	2200      	movs	r2, #0
 8014d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8014d5e:	4b04      	ldr	r3, [pc, #16]	; (8014d70 <SysTick_Config+0x40>)
 8014d60:	2207      	movs	r2, #7
 8014d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8014d64:	2300      	movs	r3, #0
}
 8014d66:	4618      	mov	r0, r3
 8014d68:	3708      	adds	r7, #8
 8014d6a:	46bd      	mov	sp, r7
 8014d6c:	bd80      	pop	{r7, pc}
 8014d6e:	bf00      	nop
 8014d70:	e000e010 	.word	0xe000e010

08014d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8014d74:	b580      	push	{r7, lr}
 8014d76:	b082      	sub	sp, #8
 8014d78:	af00      	add	r7, sp, #0
 8014d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8014d7c:	6878      	ldr	r0, [r7, #4]
 8014d7e:	f7ff ff13 	bl	8014ba8 <NVIC_SetPriorityGrouping>
}
 8014d82:	bf00      	nop
 8014d84:	3708      	adds	r7, #8
 8014d86:	46bd      	mov	sp, r7
 8014d88:	bd80      	pop	{r7, pc}

08014d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8014d8a:	b580      	push	{r7, lr}
 8014d8c:	b086      	sub	sp, #24
 8014d8e:	af00      	add	r7, sp, #0
 8014d90:	4603      	mov	r3, r0
 8014d92:	60b9      	str	r1, [r7, #8]
 8014d94:	607a      	str	r2, [r7, #4]
 8014d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8014d98:	2300      	movs	r3, #0
 8014d9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8014d9c:	f7ff ff28 	bl	8014bf0 <NVIC_GetPriorityGrouping>
 8014da0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8014da2:	687a      	ldr	r2, [r7, #4]
 8014da4:	68b9      	ldr	r1, [r7, #8]
 8014da6:	6978      	ldr	r0, [r7, #20]
 8014da8:	f7ff ff8e 	bl	8014cc8 <NVIC_EncodePriority>
 8014dac:	4602      	mov	r2, r0
 8014dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014db2:	4611      	mov	r1, r2
 8014db4:	4618      	mov	r0, r3
 8014db6:	f7ff ff5d 	bl	8014c74 <NVIC_SetPriority>
}
 8014dba:	bf00      	nop
 8014dbc:	3718      	adds	r7, #24
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	bd80      	pop	{r7, pc}

08014dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8014dc2:	b580      	push	{r7, lr}
 8014dc4:	b082      	sub	sp, #8
 8014dc6:	af00      	add	r7, sp, #0
 8014dc8:	4603      	mov	r3, r0
 8014dca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8014dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014dd0:	4618      	mov	r0, r3
 8014dd2:	f7ff ff1b 	bl	8014c0c <NVIC_EnableIRQ>
}
 8014dd6:	bf00      	nop
 8014dd8:	3708      	adds	r7, #8
 8014dda:	46bd      	mov	sp, r7
 8014ddc:	bd80      	pop	{r7, pc}

08014dde <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8014dde:	b580      	push	{r7, lr}
 8014de0:	b082      	sub	sp, #8
 8014de2:	af00      	add	r7, sp, #0
 8014de4:	4603      	mov	r3, r0
 8014de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8014de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014dec:	4618      	mov	r0, r3
 8014dee:	f7ff ff27 	bl	8014c40 <NVIC_DisableIRQ>
}
 8014df2:	bf00      	nop
 8014df4:	3708      	adds	r7, #8
 8014df6:	46bd      	mov	sp, r7
 8014df8:	bd80      	pop	{r7, pc}

08014dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8014dfa:	b580      	push	{r7, lr}
 8014dfc:	b082      	sub	sp, #8
 8014dfe:	af00      	add	r7, sp, #0
 8014e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8014e02:	6878      	ldr	r0, [r7, #4]
 8014e04:	f7ff ff94 	bl	8014d30 <SysTick_Config>
 8014e08:	4603      	mov	r3, r0
}
 8014e0a:	4618      	mov	r0, r3
 8014e0c:	3708      	adds	r7, #8
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	bd80      	pop	{r7, pc}
	...

08014e14 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8014e14:	b480      	push	{r7}
 8014e16:	b083      	sub	sp, #12
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	2b04      	cmp	r3, #4
 8014e20:	d106      	bne.n	8014e30 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8014e22:	4b09      	ldr	r3, [pc, #36]	; (8014e48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	4a08      	ldr	r2, [pc, #32]	; (8014e48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8014e28:	f043 0304 	orr.w	r3, r3, #4
 8014e2c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8014e2e:	e005      	b.n	8014e3c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8014e30:	4b05      	ldr	r3, [pc, #20]	; (8014e48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8014e32:	681b      	ldr	r3, [r3, #0]
 8014e34:	4a04      	ldr	r2, [pc, #16]	; (8014e48 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8014e36:	f023 0304 	bic.w	r3, r3, #4
 8014e3a:	6013      	str	r3, [r2, #0]
}
 8014e3c:	bf00      	nop
 8014e3e:	370c      	adds	r7, #12
 8014e40:	46bd      	mov	sp, r7
 8014e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e46:	4770      	bx	lr
 8014e48:	e000e010 	.word	0xe000e010

08014e4c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8014e50:	f7ef f9c6 	bl	80041e0 <HAL_SYSTICK_Callback>
}
 8014e54:	bf00      	nop
 8014e56:	bd80      	pop	{r7, pc}

08014e58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8014e58:	b480      	push	{r7}
 8014e5a:	b083      	sub	sp, #12
 8014e5c:	af00      	add	r7, sp, #0
 8014e5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8014e66:	b2db      	uxtb	r3, r3
 8014e68:	2b02      	cmp	r3, #2
 8014e6a:	d004      	beq.n	8014e76 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	2280      	movs	r2, #128	; 0x80
 8014e70:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8014e72:	2301      	movs	r3, #1
 8014e74:	e00c      	b.n	8014e90 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	2205      	movs	r2, #5
 8014e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	681a      	ldr	r2, [r3, #0]
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	f022 0201 	bic.w	r2, r2, #1
 8014e8c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8014e8e:	2300      	movs	r3, #0
}
 8014e90:	4618      	mov	r0, r3
 8014e92:	370c      	adds	r7, #12
 8014e94:	46bd      	mov	sp, r7
 8014e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9a:	4770      	bx	lr

08014e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8014e9c:	b480      	push	{r7}
 8014e9e:	b089      	sub	sp, #36	; 0x24
 8014ea0:	af00      	add	r7, sp, #0
 8014ea2:	6078      	str	r0, [r7, #4]
 8014ea4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8014ea6:	2300      	movs	r3, #0
 8014ea8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8014eaa:	2300      	movs	r3, #0
 8014eac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8014eae:	2300      	movs	r3, #0
 8014eb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8014eb2:	2300      	movs	r3, #0
 8014eb4:	61fb      	str	r3, [r7, #28]
 8014eb6:	e159      	b.n	801516c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8014eb8:	2201      	movs	r2, #1
 8014eba:	69fb      	ldr	r3, [r7, #28]
 8014ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8014ec0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8014ec2:	683b      	ldr	r3, [r7, #0]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	697a      	ldr	r2, [r7, #20]
 8014ec8:	4013      	ands	r3, r2
 8014eca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8014ecc:	693a      	ldr	r2, [r7, #16]
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	429a      	cmp	r2, r3
 8014ed2:	f040 8148 	bne.w	8015166 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8014ed6:	683b      	ldr	r3, [r7, #0]
 8014ed8:	685b      	ldr	r3, [r3, #4]
 8014eda:	2b02      	cmp	r3, #2
 8014edc:	d003      	beq.n	8014ee6 <HAL_GPIO_Init+0x4a>
 8014ede:	683b      	ldr	r3, [r7, #0]
 8014ee0:	685b      	ldr	r3, [r3, #4]
 8014ee2:	2b12      	cmp	r3, #18
 8014ee4:	d123      	bne.n	8014f2e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8014ee6:	69fb      	ldr	r3, [r7, #28]
 8014ee8:	08da      	lsrs	r2, r3, #3
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	3208      	adds	r2, #8
 8014eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8014ef4:	69fb      	ldr	r3, [r7, #28]
 8014ef6:	f003 0307 	and.w	r3, r3, #7
 8014efa:	009b      	lsls	r3, r3, #2
 8014efc:	220f      	movs	r2, #15
 8014efe:	fa02 f303 	lsl.w	r3, r2, r3
 8014f02:	43db      	mvns	r3, r3
 8014f04:	69ba      	ldr	r2, [r7, #24]
 8014f06:	4013      	ands	r3, r2
 8014f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8014f0a:	683b      	ldr	r3, [r7, #0]
 8014f0c:	691a      	ldr	r2, [r3, #16]
 8014f0e:	69fb      	ldr	r3, [r7, #28]
 8014f10:	f003 0307 	and.w	r3, r3, #7
 8014f14:	009b      	lsls	r3, r3, #2
 8014f16:	fa02 f303 	lsl.w	r3, r2, r3
 8014f1a:	69ba      	ldr	r2, [r7, #24]
 8014f1c:	4313      	orrs	r3, r2
 8014f1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8014f20:	69fb      	ldr	r3, [r7, #28]
 8014f22:	08da      	lsrs	r2, r3, #3
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	3208      	adds	r2, #8
 8014f28:	69b9      	ldr	r1, [r7, #24]
 8014f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8014f34:	69fb      	ldr	r3, [r7, #28]
 8014f36:	005b      	lsls	r3, r3, #1
 8014f38:	2203      	movs	r2, #3
 8014f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8014f3e:	43db      	mvns	r3, r3
 8014f40:	69ba      	ldr	r2, [r7, #24]
 8014f42:	4013      	ands	r3, r2
 8014f44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8014f46:	683b      	ldr	r3, [r7, #0]
 8014f48:	685b      	ldr	r3, [r3, #4]
 8014f4a:	f003 0203 	and.w	r2, r3, #3
 8014f4e:	69fb      	ldr	r3, [r7, #28]
 8014f50:	005b      	lsls	r3, r3, #1
 8014f52:	fa02 f303 	lsl.w	r3, r2, r3
 8014f56:	69ba      	ldr	r2, [r7, #24]
 8014f58:	4313      	orrs	r3, r2
 8014f5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	69ba      	ldr	r2, [r7, #24]
 8014f60:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8014f62:	683b      	ldr	r3, [r7, #0]
 8014f64:	685b      	ldr	r3, [r3, #4]
 8014f66:	2b01      	cmp	r3, #1
 8014f68:	d00b      	beq.n	8014f82 <HAL_GPIO_Init+0xe6>
 8014f6a:	683b      	ldr	r3, [r7, #0]
 8014f6c:	685b      	ldr	r3, [r3, #4]
 8014f6e:	2b02      	cmp	r3, #2
 8014f70:	d007      	beq.n	8014f82 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8014f72:	683b      	ldr	r3, [r7, #0]
 8014f74:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8014f76:	2b11      	cmp	r3, #17
 8014f78:	d003      	beq.n	8014f82 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8014f7a:	683b      	ldr	r3, [r7, #0]
 8014f7c:	685b      	ldr	r3, [r3, #4]
 8014f7e:	2b12      	cmp	r3, #18
 8014f80:	d130      	bne.n	8014fe4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	689b      	ldr	r3, [r3, #8]
 8014f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8014f88:	69fb      	ldr	r3, [r7, #28]
 8014f8a:	005b      	lsls	r3, r3, #1
 8014f8c:	2203      	movs	r2, #3
 8014f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8014f92:	43db      	mvns	r3, r3
 8014f94:	69ba      	ldr	r2, [r7, #24]
 8014f96:	4013      	ands	r3, r2
 8014f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8014f9a:	683b      	ldr	r3, [r7, #0]
 8014f9c:	68da      	ldr	r2, [r3, #12]
 8014f9e:	69fb      	ldr	r3, [r7, #28]
 8014fa0:	005b      	lsls	r3, r3, #1
 8014fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8014fa6:	69ba      	ldr	r2, [r7, #24]
 8014fa8:	4313      	orrs	r3, r2
 8014faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	69ba      	ldr	r2, [r7, #24]
 8014fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8014fb8:	2201      	movs	r2, #1
 8014fba:	69fb      	ldr	r3, [r7, #28]
 8014fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8014fc0:	43db      	mvns	r3, r3
 8014fc2:	69ba      	ldr	r2, [r7, #24]
 8014fc4:	4013      	ands	r3, r2
 8014fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	685b      	ldr	r3, [r3, #4]
 8014fcc:	091b      	lsrs	r3, r3, #4
 8014fce:	f003 0201 	and.w	r2, r3, #1
 8014fd2:	69fb      	ldr	r3, [r7, #28]
 8014fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8014fd8:	69ba      	ldr	r2, [r7, #24]
 8014fda:	4313      	orrs	r3, r2
 8014fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	69ba      	ldr	r2, [r7, #24]
 8014fe2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	68db      	ldr	r3, [r3, #12]
 8014fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8014fea:	69fb      	ldr	r3, [r7, #28]
 8014fec:	005b      	lsls	r3, r3, #1
 8014fee:	2203      	movs	r2, #3
 8014ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8014ff4:	43db      	mvns	r3, r3
 8014ff6:	69ba      	ldr	r2, [r7, #24]
 8014ff8:	4013      	ands	r3, r2
 8014ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8014ffc:	683b      	ldr	r3, [r7, #0]
 8014ffe:	689a      	ldr	r2, [r3, #8]
 8015000:	69fb      	ldr	r3, [r7, #28]
 8015002:	005b      	lsls	r3, r3, #1
 8015004:	fa02 f303 	lsl.w	r3, r2, r3
 8015008:	69ba      	ldr	r2, [r7, #24]
 801500a:	4313      	orrs	r3, r2
 801500c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	69ba      	ldr	r2, [r7, #24]
 8015012:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8015014:	683b      	ldr	r3, [r7, #0]
 8015016:	685b      	ldr	r3, [r3, #4]
 8015018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801501c:	2b00      	cmp	r3, #0
 801501e:	f000 80a2 	beq.w	8015166 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8015022:	2300      	movs	r3, #0
 8015024:	60fb      	str	r3, [r7, #12]
 8015026:	4b57      	ldr	r3, [pc, #348]	; (8015184 <HAL_GPIO_Init+0x2e8>)
 8015028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801502a:	4a56      	ldr	r2, [pc, #344]	; (8015184 <HAL_GPIO_Init+0x2e8>)
 801502c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015030:	6453      	str	r3, [r2, #68]	; 0x44
 8015032:	4b54      	ldr	r3, [pc, #336]	; (8015184 <HAL_GPIO_Init+0x2e8>)
 8015034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801503a:	60fb      	str	r3, [r7, #12]
 801503c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801503e:	4a52      	ldr	r2, [pc, #328]	; (8015188 <HAL_GPIO_Init+0x2ec>)
 8015040:	69fb      	ldr	r3, [r7, #28]
 8015042:	089b      	lsrs	r3, r3, #2
 8015044:	3302      	adds	r3, #2
 8015046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801504a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 801504c:	69fb      	ldr	r3, [r7, #28]
 801504e:	f003 0303 	and.w	r3, r3, #3
 8015052:	009b      	lsls	r3, r3, #2
 8015054:	220f      	movs	r2, #15
 8015056:	fa02 f303 	lsl.w	r3, r2, r3
 801505a:	43db      	mvns	r3, r3
 801505c:	69ba      	ldr	r2, [r7, #24]
 801505e:	4013      	ands	r3, r2
 8015060:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	4a49      	ldr	r2, [pc, #292]	; (801518c <HAL_GPIO_Init+0x2f0>)
 8015066:	4293      	cmp	r3, r2
 8015068:	d019      	beq.n	801509e <HAL_GPIO_Init+0x202>
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	4a48      	ldr	r2, [pc, #288]	; (8015190 <HAL_GPIO_Init+0x2f4>)
 801506e:	4293      	cmp	r3, r2
 8015070:	d013      	beq.n	801509a <HAL_GPIO_Init+0x1fe>
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	4a47      	ldr	r2, [pc, #284]	; (8015194 <HAL_GPIO_Init+0x2f8>)
 8015076:	4293      	cmp	r3, r2
 8015078:	d00d      	beq.n	8015096 <HAL_GPIO_Init+0x1fa>
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	4a46      	ldr	r2, [pc, #280]	; (8015198 <HAL_GPIO_Init+0x2fc>)
 801507e:	4293      	cmp	r3, r2
 8015080:	d007      	beq.n	8015092 <HAL_GPIO_Init+0x1f6>
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	4a45      	ldr	r2, [pc, #276]	; (801519c <HAL_GPIO_Init+0x300>)
 8015086:	4293      	cmp	r3, r2
 8015088:	d101      	bne.n	801508e <HAL_GPIO_Init+0x1f2>
 801508a:	2304      	movs	r3, #4
 801508c:	e008      	b.n	80150a0 <HAL_GPIO_Init+0x204>
 801508e:	2307      	movs	r3, #7
 8015090:	e006      	b.n	80150a0 <HAL_GPIO_Init+0x204>
 8015092:	2303      	movs	r3, #3
 8015094:	e004      	b.n	80150a0 <HAL_GPIO_Init+0x204>
 8015096:	2302      	movs	r3, #2
 8015098:	e002      	b.n	80150a0 <HAL_GPIO_Init+0x204>
 801509a:	2301      	movs	r3, #1
 801509c:	e000      	b.n	80150a0 <HAL_GPIO_Init+0x204>
 801509e:	2300      	movs	r3, #0
 80150a0:	69fa      	ldr	r2, [r7, #28]
 80150a2:	f002 0203 	and.w	r2, r2, #3
 80150a6:	0092      	lsls	r2, r2, #2
 80150a8:	4093      	lsls	r3, r2
 80150aa:	69ba      	ldr	r2, [r7, #24]
 80150ac:	4313      	orrs	r3, r2
 80150ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80150b0:	4935      	ldr	r1, [pc, #212]	; (8015188 <HAL_GPIO_Init+0x2ec>)
 80150b2:	69fb      	ldr	r3, [r7, #28]
 80150b4:	089b      	lsrs	r3, r3, #2
 80150b6:	3302      	adds	r3, #2
 80150b8:	69ba      	ldr	r2, [r7, #24]
 80150ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80150be:	4b38      	ldr	r3, [pc, #224]	; (80151a0 <HAL_GPIO_Init+0x304>)
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80150c4:	693b      	ldr	r3, [r7, #16]
 80150c6:	43db      	mvns	r3, r3
 80150c8:	69ba      	ldr	r2, [r7, #24]
 80150ca:	4013      	ands	r3, r2
 80150cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80150ce:	683b      	ldr	r3, [r7, #0]
 80150d0:	685b      	ldr	r3, [r3, #4]
 80150d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d003      	beq.n	80150e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80150da:	69ba      	ldr	r2, [r7, #24]
 80150dc:	693b      	ldr	r3, [r7, #16]
 80150de:	4313      	orrs	r3, r2
 80150e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80150e2:	4a2f      	ldr	r2, [pc, #188]	; (80151a0 <HAL_GPIO_Init+0x304>)
 80150e4:	69bb      	ldr	r3, [r7, #24]
 80150e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80150e8:	4b2d      	ldr	r3, [pc, #180]	; (80151a0 <HAL_GPIO_Init+0x304>)
 80150ea:	685b      	ldr	r3, [r3, #4]
 80150ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80150ee:	693b      	ldr	r3, [r7, #16]
 80150f0:	43db      	mvns	r3, r3
 80150f2:	69ba      	ldr	r2, [r7, #24]
 80150f4:	4013      	ands	r3, r2
 80150f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80150f8:	683b      	ldr	r3, [r7, #0]
 80150fa:	685b      	ldr	r3, [r3, #4]
 80150fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8015100:	2b00      	cmp	r3, #0
 8015102:	d003      	beq.n	801510c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8015104:	69ba      	ldr	r2, [r7, #24]
 8015106:	693b      	ldr	r3, [r7, #16]
 8015108:	4313      	orrs	r3, r2
 801510a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801510c:	4a24      	ldr	r2, [pc, #144]	; (80151a0 <HAL_GPIO_Init+0x304>)
 801510e:	69bb      	ldr	r3, [r7, #24]
 8015110:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8015112:	4b23      	ldr	r3, [pc, #140]	; (80151a0 <HAL_GPIO_Init+0x304>)
 8015114:	689b      	ldr	r3, [r3, #8]
 8015116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8015118:	693b      	ldr	r3, [r7, #16]
 801511a:	43db      	mvns	r3, r3
 801511c:	69ba      	ldr	r2, [r7, #24]
 801511e:	4013      	ands	r3, r2
 8015120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8015122:	683b      	ldr	r3, [r7, #0]
 8015124:	685b      	ldr	r3, [r3, #4]
 8015126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801512a:	2b00      	cmp	r3, #0
 801512c:	d003      	beq.n	8015136 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 801512e:	69ba      	ldr	r2, [r7, #24]
 8015130:	693b      	ldr	r3, [r7, #16]
 8015132:	4313      	orrs	r3, r2
 8015134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8015136:	4a1a      	ldr	r2, [pc, #104]	; (80151a0 <HAL_GPIO_Init+0x304>)
 8015138:	69bb      	ldr	r3, [r7, #24]
 801513a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801513c:	4b18      	ldr	r3, [pc, #96]	; (80151a0 <HAL_GPIO_Init+0x304>)
 801513e:	68db      	ldr	r3, [r3, #12]
 8015140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8015142:	693b      	ldr	r3, [r7, #16]
 8015144:	43db      	mvns	r3, r3
 8015146:	69ba      	ldr	r2, [r7, #24]
 8015148:	4013      	ands	r3, r2
 801514a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801514c:	683b      	ldr	r3, [r7, #0]
 801514e:	685b      	ldr	r3, [r3, #4]
 8015150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8015154:	2b00      	cmp	r3, #0
 8015156:	d003      	beq.n	8015160 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8015158:	69ba      	ldr	r2, [r7, #24]
 801515a:	693b      	ldr	r3, [r7, #16]
 801515c:	4313      	orrs	r3, r2
 801515e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8015160:	4a0f      	ldr	r2, [pc, #60]	; (80151a0 <HAL_GPIO_Init+0x304>)
 8015162:	69bb      	ldr	r3, [r7, #24]
 8015164:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8015166:	69fb      	ldr	r3, [r7, #28]
 8015168:	3301      	adds	r3, #1
 801516a:	61fb      	str	r3, [r7, #28]
 801516c:	69fb      	ldr	r3, [r7, #28]
 801516e:	2b0f      	cmp	r3, #15
 8015170:	f67f aea2 	bls.w	8014eb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8015174:	bf00      	nop
 8015176:	bf00      	nop
 8015178:	3724      	adds	r7, #36	; 0x24
 801517a:	46bd      	mov	sp, r7
 801517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015180:	4770      	bx	lr
 8015182:	bf00      	nop
 8015184:	40023800 	.word	0x40023800
 8015188:	40013800 	.word	0x40013800
 801518c:	40020000 	.word	0x40020000
 8015190:	40020400 	.word	0x40020400
 8015194:	40020800 	.word	0x40020800
 8015198:	40020c00 	.word	0x40020c00
 801519c:	40021000 	.word	0x40021000
 80151a0:	40013c00 	.word	0x40013c00

080151a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80151a4:	b480      	push	{r7}
 80151a6:	b085      	sub	sp, #20
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	6078      	str	r0, [r7, #4]
 80151ac:	460b      	mov	r3, r1
 80151ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	691a      	ldr	r2, [r3, #16]
 80151b4:	887b      	ldrh	r3, [r7, #2]
 80151b6:	4013      	ands	r3, r2
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d002      	beq.n	80151c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80151bc:	2301      	movs	r3, #1
 80151be:	73fb      	strb	r3, [r7, #15]
 80151c0:	e001      	b.n	80151c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80151c2:	2300      	movs	r3, #0
 80151c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80151c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3714      	adds	r7, #20
 80151cc:	46bd      	mov	sp, r7
 80151ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d2:	4770      	bx	lr

080151d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80151d4:	b480      	push	{r7}
 80151d6:	b083      	sub	sp, #12
 80151d8:	af00      	add	r7, sp, #0
 80151da:	6078      	str	r0, [r7, #4]
 80151dc:	460b      	mov	r3, r1
 80151de:	807b      	strh	r3, [r7, #2]
 80151e0:	4613      	mov	r3, r2
 80151e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80151e4:	787b      	ldrb	r3, [r7, #1]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d003      	beq.n	80151f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80151ea:	887a      	ldrh	r2, [r7, #2]
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80151f0:	e003      	b.n	80151fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80151f2:	887b      	ldrh	r3, [r7, #2]
 80151f4:	041a      	lsls	r2, r3, #16
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	619a      	str	r2, [r3, #24]
}
 80151fa:	bf00      	nop
 80151fc:	370c      	adds	r7, #12
 80151fe:	46bd      	mov	sp, r7
 8015200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015204:	4770      	bx	lr

08015206 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8015206:	b480      	push	{r7}
 8015208:	b083      	sub	sp, #12
 801520a:	af00      	add	r7, sp, #0
 801520c:	6078      	str	r0, [r7, #4]
 801520e:	460b      	mov	r3, r1
 8015210:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	695a      	ldr	r2, [r3, #20]
 8015216:	887b      	ldrh	r3, [r7, #2]
 8015218:	405a      	eors	r2, r3
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	615a      	str	r2, [r3, #20]
}
 801521e:	bf00      	nop
 8015220:	370c      	adds	r7, #12
 8015222:	46bd      	mov	sp, r7
 8015224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015228:	4770      	bx	lr
	...

0801522c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b082      	sub	sp, #8
 8015230:	af00      	add	r7, sp, #0
 8015232:	4603      	mov	r3, r0
 8015234:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8015236:	4b08      	ldr	r3, [pc, #32]	; (8015258 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8015238:	695a      	ldr	r2, [r3, #20]
 801523a:	88fb      	ldrh	r3, [r7, #6]
 801523c:	4013      	ands	r3, r2
 801523e:	2b00      	cmp	r3, #0
 8015240:	d006      	beq.n	8015250 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8015242:	4a05      	ldr	r2, [pc, #20]	; (8015258 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8015244:	88fb      	ldrh	r3, [r7, #6]
 8015246:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8015248:	88fb      	ldrh	r3, [r7, #6]
 801524a:	4618      	mov	r0, r3
 801524c:	f7f9 fe54 	bl	800eef8 <HAL_GPIO_EXTI_Callback>
  }
}
 8015250:	bf00      	nop
 8015252:	3708      	adds	r7, #8
 8015254:	46bd      	mov	sp, r7
 8015256:	bd80      	pop	{r7, pc}
 8015258:	40013c00 	.word	0x40013c00

0801525c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b084      	sub	sp, #16
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8015264:	2300      	movs	r3, #0
 8015266:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8015268:	2300      	movs	r3, #0
 801526a:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	2b00      	cmp	r3, #0
 8015270:	d101      	bne.n	8015276 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8015272:	2301      	movs	r3, #1
 8015274:	e0c9      	b.n	801540a <HAL_I2C_Init+0x1ae>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801527c:	b2db      	uxtb	r3, r3
 801527e:	2b00      	cmp	r3, #0
 8015280:	d106      	bne.n	8015290 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2200      	movs	r2, #0
 8015286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 801528a:	6878      	ldr	r0, [r7, #4]
 801528c:	f7f0 fde4 	bl	8005e58 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	2224      	movs	r2, #36	; 0x24
 8015294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	681a      	ldr	r2, [r3, #0]
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	681b      	ldr	r3, [r3, #0]
 80152a2:	f022 0201 	bic.w	r2, r2, #1
 80152a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80152a8:	f003 fbf8 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 80152ac:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	4a58      	ldr	r2, [pc, #352]	; (8015414 <HAL_I2C_Init+0x1b8>)
 80152b2:	fba2 2303 	umull	r2, r3, r2, r3
 80152b6:	0c9b      	lsrs	r3, r3, #18
 80152b8:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	681b      	ldr	r3, [r3, #0]
 80152be:	68fa      	ldr	r2, [r7, #12]
 80152c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	685b      	ldr	r3, [r3, #4]
 80152c6:	4a54      	ldr	r2, [pc, #336]	; (8015418 <HAL_I2C_Init+0x1bc>)
 80152c8:	4293      	cmp	r3, r2
 80152ca:	d802      	bhi.n	80152d2 <HAL_I2C_Init+0x76>
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	3301      	adds	r3, #1
 80152d0:	e009      	b.n	80152e6 <HAL_I2C_Init+0x8a>
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80152d8:	fb02 f303 	mul.w	r3, r2, r3
 80152dc:	4a4f      	ldr	r2, [pc, #316]	; (801541c <HAL_I2C_Init+0x1c0>)
 80152de:	fba2 2303 	umull	r2, r3, r2, r3
 80152e2:	099b      	lsrs	r3, r3, #6
 80152e4:	3301      	adds	r3, #1
 80152e6:	687a      	ldr	r2, [r7, #4]
 80152e8:	6812      	ldr	r2, [r2, #0]
 80152ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	685b      	ldr	r3, [r3, #4]
 80152f0:	4a49      	ldr	r2, [pc, #292]	; (8015418 <HAL_I2C_Init+0x1bc>)
 80152f2:	4293      	cmp	r3, r2
 80152f4:	d813      	bhi.n	801531e <HAL_I2C_Init+0xc2>
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	685b      	ldr	r3, [r3, #4]
 80152fa:	005b      	lsls	r3, r3, #1
 80152fc:	68ba      	ldr	r2, [r7, #8]
 80152fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8015302:	f640 73fc 	movw	r3, #4092	; 0xffc
 8015306:	4013      	ands	r3, r2
 8015308:	2b00      	cmp	r3, #0
 801530a:	d006      	beq.n	801531a <HAL_I2C_Init+0xbe>
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	685b      	ldr	r3, [r3, #4]
 8015310:	005b      	lsls	r3, r3, #1
 8015312:	68ba      	ldr	r2, [r7, #8]
 8015314:	fbb2 f3f3 	udiv	r3, r2, r3
 8015318:	e045      	b.n	80153a6 <HAL_I2C_Init+0x14a>
 801531a:	2304      	movs	r3, #4
 801531c:	e043      	b.n	80153a6 <HAL_I2C_Init+0x14a>
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	689b      	ldr	r3, [r3, #8]
 8015322:	2b00      	cmp	r3, #0
 8015324:	d10f      	bne.n	8015346 <HAL_I2C_Init+0xea>
 8015326:	687b      	ldr	r3, [r7, #4]
 8015328:	685a      	ldr	r2, [r3, #4]
 801532a:	4613      	mov	r3, r2
 801532c:	005b      	lsls	r3, r3, #1
 801532e:	4413      	add	r3, r2
 8015330:	68ba      	ldr	r2, [r7, #8]
 8015332:	fbb2 f3f3 	udiv	r3, r2, r3
 8015336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801533a:	2b00      	cmp	r3, #0
 801533c:	bf0c      	ite	eq
 801533e:	2301      	moveq	r3, #1
 8015340:	2300      	movne	r3, #0
 8015342:	b2db      	uxtb	r3, r3
 8015344:	e010      	b.n	8015368 <HAL_I2C_Init+0x10c>
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	685a      	ldr	r2, [r3, #4]
 801534a:	4613      	mov	r3, r2
 801534c:	009b      	lsls	r3, r3, #2
 801534e:	4413      	add	r3, r2
 8015350:	009a      	lsls	r2, r3, #2
 8015352:	4413      	add	r3, r2
 8015354:	68ba      	ldr	r2, [r7, #8]
 8015356:	fbb2 f3f3 	udiv	r3, r2, r3
 801535a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801535e:	2b00      	cmp	r3, #0
 8015360:	bf0c      	ite	eq
 8015362:	2301      	moveq	r3, #1
 8015364:	2300      	movne	r3, #0
 8015366:	b2db      	uxtb	r3, r3
 8015368:	2b00      	cmp	r3, #0
 801536a:	d001      	beq.n	8015370 <HAL_I2C_Init+0x114>
 801536c:	2301      	movs	r3, #1
 801536e:	e01a      	b.n	80153a6 <HAL_I2C_Init+0x14a>
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	689b      	ldr	r3, [r3, #8]
 8015374:	2b00      	cmp	r3, #0
 8015376:	d10a      	bne.n	801538e <HAL_I2C_Init+0x132>
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	685a      	ldr	r2, [r3, #4]
 801537c:	4613      	mov	r3, r2
 801537e:	005b      	lsls	r3, r3, #1
 8015380:	4413      	add	r3, r2
 8015382:	68ba      	ldr	r2, [r7, #8]
 8015384:	fbb2 f3f3 	udiv	r3, r2, r3
 8015388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801538c:	e00b      	b.n	80153a6 <HAL_I2C_Init+0x14a>
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	685a      	ldr	r2, [r3, #4]
 8015392:	4613      	mov	r3, r2
 8015394:	009b      	lsls	r3, r3, #2
 8015396:	4413      	add	r3, r2
 8015398:	009a      	lsls	r2, r3, #2
 801539a:	4413      	add	r3, r2
 801539c:	68ba      	ldr	r2, [r7, #8]
 801539e:	fbb2 f3f3 	udiv	r3, r2, r3
 80153a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80153a6:	687a      	ldr	r2, [r7, #4]
 80153a8:	6812      	ldr	r2, [r2, #0]
 80153aa:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	69d9      	ldr	r1, [r3, #28]
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	6a1a      	ldr	r2, [r3, #32]
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	681b      	ldr	r3, [r3, #0]
 80153b8:	430a      	orrs	r2, r1
 80153ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	6919      	ldr	r1, [r3, #16]
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	68da      	ldr	r2, [r3, #12]
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	681b      	ldr	r3, [r3, #0]
 80153c8:	430a      	orrs	r2, r1
 80153ca:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	6959      	ldr	r1, [r3, #20]
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	699a      	ldr	r2, [r3, #24]
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	430a      	orrs	r2, r1
 80153da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	681b      	ldr	r3, [r3, #0]
 80153e0:	681a      	ldr	r2, [r3, #0]
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	681b      	ldr	r3, [r3, #0]
 80153e6:	f042 0201 	orr.w	r2, r2, #1
 80153ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	2200      	movs	r2, #0
 80153f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	2220      	movs	r2, #32
 80153f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	2200      	movs	r2, #0
 80153fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	2200      	movs	r2, #0
 8015404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8015408:	2300      	movs	r3, #0
}
 801540a:	4618      	mov	r0, r3
 801540c:	3710      	adds	r7, #16
 801540e:	46bd      	mov	sp, r7
 8015410:	bd80      	pop	{r7, pc}
 8015412:	bf00      	nop
 8015414:	431bde83 	.word	0x431bde83
 8015418:	000186a0 	.word	0x000186a0
 801541c:	10624dd3 	.word	0x10624dd3

08015420 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b088      	sub	sp, #32
 8015424:	af02      	add	r7, sp, #8
 8015426:	60f8      	str	r0, [r7, #12]
 8015428:	607a      	str	r2, [r7, #4]
 801542a:	461a      	mov	r2, r3
 801542c:	460b      	mov	r3, r1
 801542e:	817b      	strh	r3, [r7, #10]
 8015430:	4613      	mov	r3, r2
 8015432:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8015434:	2300      	movs	r3, #0
 8015436:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8015438:	f7fe ffbc 	bl	80143b4 <HAL_GetTick>
 801543c:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015444:	b2db      	uxtb	r3, r3
 8015446:	2b20      	cmp	r3, #32
 8015448:	f040 80ed 	bne.w	8015626 <HAL_I2C_Master_Transmit+0x206>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 801544c:	697b      	ldr	r3, [r7, #20]
 801544e:	9300      	str	r3, [sp, #0]
 8015450:	2319      	movs	r3, #25
 8015452:	2201      	movs	r2, #1
 8015454:	4976      	ldr	r1, [pc, #472]	; (8015630 <HAL_I2C_Master_Transmit+0x210>)
 8015456:	68f8      	ldr	r0, [r7, #12]
 8015458:	f001 fe9c 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 801545c:	4603      	mov	r3, r0
 801545e:	2b00      	cmp	r3, #0
 8015460:	d001      	beq.n	8015466 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8015462:	2302      	movs	r3, #2
 8015464:	e0e0      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8015466:	68fb      	ldr	r3, [r7, #12]
 8015468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801546c:	2b01      	cmp	r3, #1
 801546e:	d101      	bne.n	8015474 <HAL_I2C_Master_Transmit+0x54>
 8015470:	2302      	movs	r3, #2
 8015472:	e0d9      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	2201      	movs	r2, #1
 8015478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	f003 0301 	and.w	r3, r3, #1
 8015486:	2b01      	cmp	r3, #1
 8015488:	d007      	beq.n	801549a <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	681a      	ldr	r2, [r3, #0]
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	681b      	ldr	r3, [r3, #0]
 8015494:	f042 0201 	orr.w	r2, r2, #1
 8015498:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	681b      	ldr	r3, [r3, #0]
 801549e:	681a      	ldr	r2, [r3, #0]
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80154a8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	2221      	movs	r2, #33	; 0x21
 80154ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80154b2:	68fb      	ldr	r3, [r7, #12]
 80154b4:	2210      	movs	r2, #16
 80154b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	2200      	movs	r2, #0
 80154be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80154c0:	68fb      	ldr	r3, [r7, #12]
 80154c2:	687a      	ldr	r2, [r7, #4]
 80154c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	893a      	ldrh	r2, [r7, #8]
 80154ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80154cc:	68fb      	ldr	r3, [r7, #12]
 80154ce:	4a59      	ldr	r2, [pc, #356]	; (8015634 <HAL_I2C_Master_Transmit+0x214>)
 80154d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80154d6:	b29a      	uxth	r2, r3
 80154d8:	68fb      	ldr	r3, [r7, #12]
 80154da:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80154dc:	8979      	ldrh	r1, [r7, #10]
 80154de:	697b      	ldr	r3, [r7, #20]
 80154e0:	6a3a      	ldr	r2, [r7, #32]
 80154e2:	68f8      	ldr	r0, [r7, #12]
 80154e4:	f001 fcbe 	bl	8016e64 <I2C_MasterRequestWrite>
 80154e8:	4603      	mov	r3, r0
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d00f      	beq.n	801550e <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80154f2:	2b04      	cmp	r3, #4
 80154f4:	d105      	bne.n	8015502 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	2200      	movs	r2, #0
 80154fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80154fe:	2301      	movs	r3, #1
 8015500:	e092      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8015502:	68fb      	ldr	r3, [r7, #12]
 8015504:	2200      	movs	r2, #0
 8015506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 801550a:	2303      	movs	r3, #3
 801550c:	e08c      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801550e:	2300      	movs	r3, #0
 8015510:	613b      	str	r3, [r7, #16]
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	695b      	ldr	r3, [r3, #20]
 8015518:	613b      	str	r3, [r7, #16]
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	699b      	ldr	r3, [r3, #24]
 8015520:	613b      	str	r3, [r7, #16]
 8015522:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8015524:	e065      	b.n	80155f2 <HAL_I2C_Master_Transmit+0x1d2>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8015526:	697a      	ldr	r2, [r7, #20]
 8015528:	6a39      	ldr	r1, [r7, #32]
 801552a:	68f8      	ldr	r0, [r7, #12]
 801552c:	f001 fef1 	bl	8017312 <I2C_WaitOnTXEFlagUntilTimeout>
 8015530:	4603      	mov	r3, r0
 8015532:	2b00      	cmp	r3, #0
 8015534:	d00f      	beq.n	8015556 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801553a:	2b04      	cmp	r3, #4
 801553c:	d109      	bne.n	8015552 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 801553e:	68fb      	ldr	r3, [r7, #12]
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	681a      	ldr	r2, [r3, #0]
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	681b      	ldr	r3, [r3, #0]
 8015548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801554c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 801554e:	2301      	movs	r3, #1
 8015550:	e06a      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
        }
        else
        {
          return HAL_TIMEOUT;
 8015552:	2303      	movs	r3, #3
 8015554:	e068      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801555a:	1c59      	adds	r1, r3, #1
 801555c:	68fa      	ldr	r2, [r7, #12]
 801555e:	6251      	str	r1, [r2, #36]	; 0x24
 8015560:	781a      	ldrb	r2, [r3, #0]
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8015568:	68fb      	ldr	r3, [r7, #12]
 801556a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801556c:	b29b      	uxth	r3, r3
 801556e:	3b01      	subs	r3, #1
 8015570:	b29a      	uxth	r2, r3
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801557a:	3b01      	subs	r3, #1
 801557c:	b29a      	uxth	r2, r3
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	695b      	ldr	r3, [r3, #20]
 8015588:	f003 0304 	and.w	r3, r3, #4
 801558c:	2b04      	cmp	r3, #4
 801558e:	d118      	bne.n	80155c2 <HAL_I2C_Master_Transmit+0x1a2>
 8015590:	893b      	ldrh	r3, [r7, #8]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d015      	beq.n	80155c2 <HAL_I2C_Master_Transmit+0x1a2>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801559a:	1c59      	adds	r1, r3, #1
 801559c:	68fa      	ldr	r2, [r7, #12]
 801559e:	6251      	str	r1, [r2, #36]	; 0x24
 80155a0:	781a      	ldrb	r2, [r3, #0]
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	681b      	ldr	r3, [r3, #0]
 80155a6:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80155ac:	b29b      	uxth	r3, r3
 80155ae:	3b01      	subs	r3, #1
 80155b0:	b29a      	uxth	r2, r3
 80155b2:	68fb      	ldr	r3, [r7, #12]
 80155b4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80155ba:	3b01      	subs	r3, #1
 80155bc:	b29a      	uxth	r2, r3
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80155c2:	697a      	ldr	r2, [r7, #20]
 80155c4:	6a39      	ldr	r1, [r7, #32]
 80155c6:	68f8      	ldr	r0, [r7, #12]
 80155c8:	f001 fee0 	bl	801738c <I2C_WaitOnBTFFlagUntilTimeout>
 80155cc:	4603      	mov	r3, r0
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d00f      	beq.n	80155f2 <HAL_I2C_Master_Transmit+0x1d2>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80155d2:	68fb      	ldr	r3, [r7, #12]
 80155d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155d6:	2b04      	cmp	r3, #4
 80155d8:	d109      	bne.n	80155ee <HAL_I2C_Master_Transmit+0x1ce>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80155da:	68fb      	ldr	r3, [r7, #12]
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	681a      	ldr	r2, [r3, #0]
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	681b      	ldr	r3, [r3, #0]
 80155e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80155e8:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80155ea:	2301      	movs	r3, #1
 80155ec:	e01c      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
        }
        else
        {
          return HAL_TIMEOUT;
 80155ee:	2303      	movs	r3, #3
 80155f0:	e01a      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
    while(hi2c->XferSize > 0U)
 80155f2:	68fb      	ldr	r3, [r7, #12]
 80155f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d195      	bne.n	8015526 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	681a      	ldr	r2, [r3, #0]
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015608:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801560a:	68fb      	ldr	r3, [r7, #12]
 801560c:	2220      	movs	r2, #32
 801560e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8015612:	68fb      	ldr	r3, [r7, #12]
 8015614:	2200      	movs	r2, #0
 8015616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	2200      	movs	r2, #0
 801561e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8015622:	2300      	movs	r3, #0
 8015624:	e000      	b.n	8015628 <HAL_I2C_Master_Transmit+0x208>
  }
  else
  {
    return HAL_BUSY;
 8015626:	2302      	movs	r3, #2
  }
}
 8015628:	4618      	mov	r0, r3
 801562a:	3718      	adds	r7, #24
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}
 8015630:	00100002 	.word	0x00100002
 8015634:	ffff0000 	.word	0xffff0000

08015638 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015638:	b580      	push	{r7, lr}
 801563a:	b08c      	sub	sp, #48	; 0x30
 801563c:	af02      	add	r7, sp, #8
 801563e:	60f8      	str	r0, [r7, #12]
 8015640:	607a      	str	r2, [r7, #4]
 8015642:	461a      	mov	r2, r3
 8015644:	460b      	mov	r3, r1
 8015646:	817b      	strh	r3, [r7, #10]
 8015648:	4613      	mov	r3, r2
 801564a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 801564c:	2300      	movs	r3, #0
 801564e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8015650:	f7fe feb0 	bl	80143b4 <HAL_GetTick>
 8015654:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801565c:	b2db      	uxtb	r3, r3
 801565e:	2b20      	cmp	r3, #32
 8015660:	f040 8215 	bne.w	8015a8e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8015664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015666:	9300      	str	r3, [sp, #0]
 8015668:	2319      	movs	r3, #25
 801566a:	2201      	movs	r2, #1
 801566c:	4985      	ldr	r1, [pc, #532]	; (8015884 <HAL_I2C_Master_Receive+0x24c>)
 801566e:	68f8      	ldr	r0, [r7, #12]
 8015670:	f001 fd90 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 8015674:	4603      	mov	r3, r0
 8015676:	2b00      	cmp	r3, #0
 8015678:	d001      	beq.n	801567e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 801567a:	2302      	movs	r3, #2
 801567c:	e208      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 801567e:	68fb      	ldr	r3, [r7, #12]
 8015680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015684:	2b01      	cmp	r3, #1
 8015686:	d101      	bne.n	801568c <HAL_I2C_Master_Receive+0x54>
 8015688:	2302      	movs	r3, #2
 801568a:	e201      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	2201      	movs	r2, #1
 8015690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	681b      	ldr	r3, [r3, #0]
 801569a:	f003 0301 	and.w	r3, r3, #1
 801569e:	2b01      	cmp	r3, #1
 80156a0:	d007      	beq.n	80156b2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	681b      	ldr	r3, [r3, #0]
 80156a6:	681a      	ldr	r2, [r3, #0]
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	681b      	ldr	r3, [r3, #0]
 80156ac:	f042 0201 	orr.w	r2, r2, #1
 80156b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	681b      	ldr	r3, [r3, #0]
 80156b6:	681a      	ldr	r2, [r3, #0]
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	681b      	ldr	r3, [r3, #0]
 80156bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80156c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	2222      	movs	r2, #34	; 0x22
 80156c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	2210      	movs	r2, #16
 80156ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80156d2:	68fb      	ldr	r3, [r7, #12]
 80156d4:	2200      	movs	r2, #0
 80156d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	687a      	ldr	r2, [r7, #4]
 80156dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	893a      	ldrh	r2, [r7, #8]
 80156e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	4a68      	ldr	r2, [pc, #416]	; (8015888 <HAL_I2C_Master_Receive+0x250>)
 80156e8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80156ea:	68fb      	ldr	r3, [r7, #12]
 80156ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80156ee:	b29a      	uxth	r2, r3
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80156f4:	8979      	ldrh	r1, [r7, #10]
 80156f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80156fa:	68f8      	ldr	r0, [r7, #12]
 80156fc:	f001 fc34 	bl	8016f68 <I2C_MasterRequestRead>
 8015700:	4603      	mov	r3, r0
 8015702:	2b00      	cmp	r3, #0
 8015704:	d00f      	beq.n	8015726 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801570a:	2b04      	cmp	r3, #4
 801570c:	d105      	bne.n	801571a <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801570e:	68fb      	ldr	r3, [r7, #12]
 8015710:	2200      	movs	r2, #0
 8015712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8015716:	2301      	movs	r3, #1
 8015718:	e1ba      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	2200      	movs	r2, #0
 801571e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8015722:	2303      	movs	r3, #3
 8015724:	e1b4      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8015726:	68fb      	ldr	r3, [r7, #12]
 8015728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801572a:	2b00      	cmp	r3, #0
 801572c:	d113      	bne.n	8015756 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801572e:	2300      	movs	r3, #0
 8015730:	623b      	str	r3, [r7, #32]
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	681b      	ldr	r3, [r3, #0]
 8015736:	695b      	ldr	r3, [r3, #20]
 8015738:	623b      	str	r3, [r7, #32]
 801573a:	68fb      	ldr	r3, [r7, #12]
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	699b      	ldr	r3, [r3, #24]
 8015740:	623b      	str	r3, [r7, #32]
 8015742:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	681b      	ldr	r3, [r3, #0]
 8015748:	681a      	ldr	r2, [r3, #0]
 801574a:	68fb      	ldr	r3, [r7, #12]
 801574c:	681b      	ldr	r3, [r3, #0]
 801574e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015752:	601a      	str	r2, [r3, #0]
 8015754:	e188      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801575a:	2b01      	cmp	r3, #1
 801575c:	d11b      	bne.n	8015796 <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	681a      	ldr	r2, [r3, #0]
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801576c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801576e:	2300      	movs	r3, #0
 8015770:	61fb      	str	r3, [r7, #28]
 8015772:	68fb      	ldr	r3, [r7, #12]
 8015774:	681b      	ldr	r3, [r3, #0]
 8015776:	695b      	ldr	r3, [r3, #20]
 8015778:	61fb      	str	r3, [r7, #28]
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	699b      	ldr	r3, [r3, #24]
 8015780:	61fb      	str	r3, [r7, #28]
 8015782:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	681b      	ldr	r3, [r3, #0]
 8015788:	681a      	ldr	r2, [r3, #0]
 801578a:	68fb      	ldr	r3, [r7, #12]
 801578c:	681b      	ldr	r3, [r3, #0]
 801578e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015792:	601a      	str	r2, [r3, #0]
 8015794:	e168      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8015796:	68fb      	ldr	r3, [r7, #12]
 8015798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801579a:	2b02      	cmp	r3, #2
 801579c:	d11b      	bne.n	80157d6 <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 801579e:	68fb      	ldr	r3, [r7, #12]
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	681a      	ldr	r2, [r3, #0]
 80157a4:	68fb      	ldr	r3, [r7, #12]
 80157a6:	681b      	ldr	r3, [r3, #0]
 80157a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80157ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	681a      	ldr	r2, [r3, #0]
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80157bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80157be:	2300      	movs	r3, #0
 80157c0:	61bb      	str	r3, [r7, #24]
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	695b      	ldr	r3, [r3, #20]
 80157c8:	61bb      	str	r3, [r7, #24]
 80157ca:	68fb      	ldr	r3, [r7, #12]
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	699b      	ldr	r3, [r3, #24]
 80157d0:	61bb      	str	r3, [r7, #24]
 80157d2:	69bb      	ldr	r3, [r7, #24]
 80157d4:	e148      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	681a      	ldr	r2, [r3, #0]
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80157e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80157e6:	2300      	movs	r3, #0
 80157e8:	617b      	str	r3, [r7, #20]
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	695b      	ldr	r3, [r3, #20]
 80157f0:	617b      	str	r3, [r7, #20]
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	699b      	ldr	r3, [r3, #24]
 80157f8:	617b      	str	r3, [r7, #20]
 80157fa:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 80157fc:	e134      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015802:	2b03      	cmp	r3, #3
 8015804:	f200 80eb 	bhi.w	80159de <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8015808:	68fb      	ldr	r3, [r7, #12]
 801580a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801580c:	2b01      	cmp	r3, #1
 801580e:	d127      	bne.n	8015860 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8015810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015812:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015814:	68f8      	ldr	r0, [r7, #12]
 8015816:	f001 fdf6 	bl	8017406 <I2C_WaitOnRXNEFlagUntilTimeout>
 801581a:	4603      	mov	r3, r0
 801581c:	2b00      	cmp	r3, #0
 801581e:	d007      	beq.n	8015830 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8015820:	68fb      	ldr	r3, [r7, #12]
 8015822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015824:	2b20      	cmp	r3, #32
 8015826:	d101      	bne.n	801582c <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8015828:	2303      	movs	r3, #3
 801582a:	e131      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 801582c:	2301      	movs	r3, #1
 801582e:	e12f      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8015830:	68fb      	ldr	r3, [r7, #12]
 8015832:	681b      	ldr	r3, [r3, #0]
 8015834:	6918      	ldr	r0, [r3, #16]
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801583a:	1c59      	adds	r1, r3, #1
 801583c:	68fa      	ldr	r2, [r7, #12]
 801583e:	6251      	str	r1, [r2, #36]	; 0x24
 8015840:	b2c2      	uxtb	r2, r0
 8015842:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015848:	3b01      	subs	r3, #1
 801584a:	b29a      	uxth	r2, r3
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015854:	b29b      	uxth	r3, r3
 8015856:	3b01      	subs	r3, #1
 8015858:	b29a      	uxth	r2, r3
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801585e:	e103      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8015860:	68fb      	ldr	r3, [r7, #12]
 8015862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015864:	2b02      	cmp	r3, #2
 8015866:	d14a      	bne.n	80158fe <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8015868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801586a:	9300      	str	r3, [sp, #0]
 801586c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801586e:	2200      	movs	r2, #0
 8015870:	4906      	ldr	r1, [pc, #24]	; (801588c <HAL_I2C_Master_Receive+0x254>)
 8015872:	68f8      	ldr	r0, [r7, #12]
 8015874:	f001 fc8e 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 8015878:	4603      	mov	r3, r0
 801587a:	2b00      	cmp	r3, #0
 801587c:	d008      	beq.n	8015890 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 801587e:	2303      	movs	r3, #3
 8015880:	e106      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
 8015882:	bf00      	nop
 8015884:	00100002 	.word	0x00100002
 8015888:	ffff0000 	.word	0xffff0000
 801588c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	681a      	ldr	r2, [r3, #0]
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801589e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	6918      	ldr	r0, [r3, #16]
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158aa:	1c59      	adds	r1, r3, #1
 80158ac:	68fa      	ldr	r2, [r7, #12]
 80158ae:	6251      	str	r1, [r2, #36]	; 0x24
 80158b0:	b2c2      	uxtb	r2, r0
 80158b2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80158b8:	3b01      	subs	r3, #1
 80158ba:	b29a      	uxth	r2, r3
 80158bc:	68fb      	ldr	r3, [r7, #12]
 80158be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80158c4:	b29b      	uxth	r3, r3
 80158c6:	3b01      	subs	r3, #1
 80158c8:	b29a      	uxth	r2, r3
 80158ca:	68fb      	ldr	r3, [r7, #12]
 80158cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	6918      	ldr	r0, [r3, #16]
 80158d4:	68fb      	ldr	r3, [r7, #12]
 80158d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158d8:	1c59      	adds	r1, r3, #1
 80158da:	68fa      	ldr	r2, [r7, #12]
 80158dc:	6251      	str	r1, [r2, #36]	; 0x24
 80158de:	b2c2      	uxtb	r2, r0
 80158e0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80158e6:	3b01      	subs	r3, #1
 80158e8:	b29a      	uxth	r2, r3
 80158ea:	68fb      	ldr	r3, [r7, #12]
 80158ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80158f2:	b29b      	uxth	r3, r3
 80158f4:	3b01      	subs	r3, #1
 80158f6:	b29a      	uxth	r2, r3
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80158fc:	e0b4      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80158fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015900:	9300      	str	r3, [sp, #0]
 8015902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015904:	2200      	movs	r2, #0
 8015906:	4964      	ldr	r1, [pc, #400]	; (8015a98 <HAL_I2C_Master_Receive+0x460>)
 8015908:	68f8      	ldr	r0, [r7, #12]
 801590a:	f001 fc43 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 801590e:	4603      	mov	r3, r0
 8015910:	2b00      	cmp	r3, #0
 8015912:	d001      	beq.n	8015918 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8015914:	2303      	movs	r3, #3
 8015916:	e0bb      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8015918:	68fb      	ldr	r3, [r7, #12]
 801591a:	681b      	ldr	r3, [r3, #0]
 801591c:	681a      	ldr	r2, [r3, #0]
 801591e:	68fb      	ldr	r3, [r7, #12]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8015926:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	6918      	ldr	r0, [r3, #16]
 801592e:	68fb      	ldr	r3, [r7, #12]
 8015930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015932:	1c59      	adds	r1, r3, #1
 8015934:	68fa      	ldr	r2, [r7, #12]
 8015936:	6251      	str	r1, [r2, #36]	; 0x24
 8015938:	b2c2      	uxtb	r2, r0
 801593a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015940:	3b01      	subs	r3, #1
 8015942:	b29a      	uxth	r2, r3
 8015944:	68fb      	ldr	r3, [r7, #12]
 8015946:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8015948:	68fb      	ldr	r3, [r7, #12]
 801594a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801594c:	b29b      	uxth	r3, r3
 801594e:	3b01      	subs	r3, #1
 8015950:	b29a      	uxth	r2, r3
 8015952:	68fb      	ldr	r3, [r7, #12]
 8015954:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8015956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015958:	9300      	str	r3, [sp, #0]
 801595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801595c:	2200      	movs	r2, #0
 801595e:	494e      	ldr	r1, [pc, #312]	; (8015a98 <HAL_I2C_Master_Receive+0x460>)
 8015960:	68f8      	ldr	r0, [r7, #12]
 8015962:	f001 fc17 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 8015966:	4603      	mov	r3, r0
 8015968:	2b00      	cmp	r3, #0
 801596a:	d001      	beq.n	8015970 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 801596c:	2303      	movs	r3, #3
 801596e:	e08f      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8015970:	68fb      	ldr	r3, [r7, #12]
 8015972:	681b      	ldr	r3, [r3, #0]
 8015974:	681a      	ldr	r2, [r3, #0]
 8015976:	68fb      	ldr	r3, [r7, #12]
 8015978:	681b      	ldr	r3, [r3, #0]
 801597a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801597e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8015980:	68fb      	ldr	r3, [r7, #12]
 8015982:	681b      	ldr	r3, [r3, #0]
 8015984:	6918      	ldr	r0, [r3, #16]
 8015986:	68fb      	ldr	r3, [r7, #12]
 8015988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801598a:	1c59      	adds	r1, r3, #1
 801598c:	68fa      	ldr	r2, [r7, #12]
 801598e:	6251      	str	r1, [r2, #36]	; 0x24
 8015990:	b2c2      	uxtb	r2, r0
 8015992:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015998:	3b01      	subs	r3, #1
 801599a:	b29a      	uxth	r2, r3
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80159a4:	b29b      	uxth	r3, r3
 80159a6:	3b01      	subs	r3, #1
 80159a8:	b29a      	uxth	r2, r3
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80159ae:	68fb      	ldr	r3, [r7, #12]
 80159b0:	681b      	ldr	r3, [r3, #0]
 80159b2:	6918      	ldr	r0, [r3, #16]
 80159b4:	68fb      	ldr	r3, [r7, #12]
 80159b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80159b8:	1c59      	adds	r1, r3, #1
 80159ba:	68fa      	ldr	r2, [r7, #12]
 80159bc:	6251      	str	r1, [r2, #36]	; 0x24
 80159be:	b2c2      	uxtb	r2, r0
 80159c0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80159c2:	68fb      	ldr	r3, [r7, #12]
 80159c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80159c6:	3b01      	subs	r3, #1
 80159c8:	b29a      	uxth	r2, r3
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80159ce:	68fb      	ldr	r3, [r7, #12]
 80159d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80159d2:	b29b      	uxth	r3, r3
 80159d4:	3b01      	subs	r3, #1
 80159d6:	b29a      	uxth	r2, r3
 80159d8:	68fb      	ldr	r3, [r7, #12]
 80159da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80159dc:	e044      	b.n	8015a68 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80159de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80159e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80159e2:	68f8      	ldr	r0, [r7, #12]
 80159e4:	f001 fd0f 	bl	8017406 <I2C_WaitOnRXNEFlagUntilTimeout>
 80159e8:	4603      	mov	r3, r0
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d007      	beq.n	80159fe <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80159ee:	68fb      	ldr	r3, [r7, #12]
 80159f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80159f2:	2b20      	cmp	r3, #32
 80159f4:	d101      	bne.n	80159fa <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 80159f6:	2303      	movs	r3, #3
 80159f8:	e04a      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 80159fa:	2301      	movs	r3, #1
 80159fc:	e048      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	681b      	ldr	r3, [r3, #0]
 8015a02:	6918      	ldr	r0, [r3, #16]
 8015a04:	68fb      	ldr	r3, [r7, #12]
 8015a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a08:	1c59      	adds	r1, r3, #1
 8015a0a:	68fa      	ldr	r2, [r7, #12]
 8015a0c:	6251      	str	r1, [r2, #36]	; 0x24
 8015a0e:	b2c2      	uxtb	r2, r0
 8015a10:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015a16:	3b01      	subs	r3, #1
 8015a18:	b29a      	uxth	r2, r3
 8015a1a:	68fb      	ldr	r3, [r7, #12]
 8015a1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8015a1e:	68fb      	ldr	r3, [r7, #12]
 8015a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015a22:	b29b      	uxth	r3, r3
 8015a24:	3b01      	subs	r3, #1
 8015a26:	b29a      	uxth	r2, r3
 8015a28:	68fb      	ldr	r3, [r7, #12]
 8015a2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8015a2c:	68fb      	ldr	r3, [r7, #12]
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	695b      	ldr	r3, [r3, #20]
 8015a32:	f003 0304 	and.w	r3, r3, #4
 8015a36:	2b04      	cmp	r3, #4
 8015a38:	d116      	bne.n	8015a68 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	6918      	ldr	r0, [r3, #16]
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a44:	1c59      	adds	r1, r3, #1
 8015a46:	68fa      	ldr	r2, [r7, #12]
 8015a48:	6251      	str	r1, [r2, #36]	; 0x24
 8015a4a:	b2c2      	uxtb	r2, r0
 8015a4c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8015a4e:	68fb      	ldr	r3, [r7, #12]
 8015a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015a52:	3b01      	subs	r3, #1
 8015a54:	b29a      	uxth	r2, r3
 8015a56:	68fb      	ldr	r3, [r7, #12]
 8015a58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015a5e:	b29b      	uxth	r3, r3
 8015a60:	3b01      	subs	r3, #1
 8015a62:	b29a      	uxth	r2, r3
 8015a64:	68fb      	ldr	r3, [r7, #12]
 8015a66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8015a68:	68fb      	ldr	r3, [r7, #12]
 8015a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	f47f aec6 	bne.w	80157fe <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	2220      	movs	r2, #32
 8015a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	2200      	movs	r2, #0
 8015a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015a82:	68fb      	ldr	r3, [r7, #12]
 8015a84:	2200      	movs	r2, #0
 8015a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8015a8a:	2300      	movs	r3, #0
 8015a8c:	e000      	b.n	8015a90 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8015a8e:	2302      	movs	r3, #2
  }
}
 8015a90:	4618      	mov	r0, r3
 8015a92:	3728      	adds	r7, #40	; 0x28
 8015a94:	46bd      	mov	sp, r7
 8015a96:	bd80      	pop	{r7, pc}
 8015a98:	00010004 	.word	0x00010004

08015a9c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b086      	sub	sp, #24
 8015aa0:	af00      	add	r7, sp, #0
 8015aa2:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	699b      	ldr	r3, [r3, #24]
 8015aaa:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	695b      	ldr	r3, [r3, #20]
 8015ab2:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	681b      	ldr	r3, [r3, #0]
 8015ab8:	685b      	ldr	r3, [r3, #4]
 8015aba:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015ac2:	b2db      	uxtb	r3, r3
 8015ac4:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8015ac6:	68bb      	ldr	r3, [r7, #8]
 8015ac8:	2b10      	cmp	r3, #16
 8015aca:	d002      	beq.n	8015ad2 <HAL_I2C_EV_IRQHandler+0x36>
 8015acc:	68bb      	ldr	r3, [r7, #8]
 8015ace:	2b40      	cmp	r3, #64	; 0x40
 8015ad0:	d172      	bne.n	8015bb8 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d008      	beq.n	8015aee <HAL_I2C_EV_IRQHandler+0x52>
 8015adc:	68fb      	ldr	r3, [r7, #12]
 8015ade:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d003      	beq.n	8015aee <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8015ae6:	6878      	ldr	r0, [r7, #4]
 8015ae8:	f000 fcb8 	bl	801645c <I2C_Master_SB>
 8015aec:	e01a      	b.n	8015b24 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015aee:	693a      	ldr	r2, [r7, #16]
 8015af0:	4b65      	ldr	r3, [pc, #404]	; (8015c88 <HAL_I2C_EV_IRQHandler+0x1ec>)
 8015af2:	4013      	ands	r3, r2
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d008      	beq.n	8015b0a <HAL_I2C_EV_IRQHandler+0x6e>
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d003      	beq.n	8015b0a <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8015b02:	6878      	ldr	r0, [r7, #4]
 8015b04:	f000 fd17 	bl	8016536 <I2C_Master_ADD10>
 8015b08:	e00c      	b.n	8015b24 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015b0a:	693a      	ldr	r2, [r7, #16]
 8015b0c:	4b5f      	ldr	r3, [pc, #380]	; (8015c8c <HAL_I2C_EV_IRQHandler+0x1f0>)
 8015b0e:	4013      	ands	r3, r2
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d007      	beq.n	8015b24 <HAL_I2C_EV_IRQHandler+0x88>
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d002      	beq.n	8015b24 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8015b1e:	6878      	ldr	r0, [r7, #4]
 8015b20:	f000 fd1a 	bl	8016558 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8015b24:	697a      	ldr	r2, [r7, #20]
 8015b26:	4b5a      	ldr	r3, [pc, #360]	; (8015c90 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8015b28:	4013      	ands	r3, r2
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d022      	beq.n	8015b74 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8015b2e:	693a      	ldr	r2, [r7, #16]
 8015b30:	4b58      	ldr	r3, [pc, #352]	; (8015c94 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8015b32:	4013      	ands	r3, r2
 8015b34:	2b00      	cmp	r3, #0
 8015b36:	d00d      	beq.n	8015b54 <HAL_I2C_EV_IRQHandler+0xb8>
 8015b38:	68fb      	ldr	r3, [r7, #12]
 8015b3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d008      	beq.n	8015b54 <HAL_I2C_EV_IRQHandler+0xb8>
 8015b42:	693a      	ldr	r2, [r7, #16]
 8015b44:	4b54      	ldr	r3, [pc, #336]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015b46:	4013      	ands	r3, r2
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d103      	bne.n	8015b54 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8015b4c:	6878      	ldr	r0, [r7, #4]
 8015b4e:	f000 f9bb 	bl	8015ec8 <I2C_MasterTransmit_TXE>
 8015b52:	e030      	b.n	8015bb6 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015b54:	693a      	ldr	r2, [r7, #16]
 8015b56:	4b50      	ldr	r3, [pc, #320]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015b58:	4013      	ands	r3, r2
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	f000 808f 	beq.w	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8015b60:	68fb      	ldr	r3, [r7, #12]
 8015b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	f000 8089 	beq.w	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8015b6c:	6878      	ldr	r0, [r7, #4]
 8015b6e:	f000 faa0 	bl	80160b2 <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8015b72:	e084      	b.n	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8015b74:	693a      	ldr	r2, [r7, #16]
 8015b76:	4b49      	ldr	r3, [pc, #292]	; (8015c9c <HAL_I2C_EV_IRQHandler+0x200>)
 8015b78:	4013      	ands	r3, r2
 8015b7a:	2b00      	cmp	r3, #0
 8015b7c:	d00d      	beq.n	8015b9a <HAL_I2C_EV_IRQHandler+0xfe>
 8015b7e:	68fb      	ldr	r3, [r7, #12]
 8015b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d008      	beq.n	8015b9a <HAL_I2C_EV_IRQHandler+0xfe>
 8015b88:	693a      	ldr	r2, [r7, #16]
 8015b8a:	4b43      	ldr	r3, [pc, #268]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015b8c:	4013      	ands	r3, r2
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d103      	bne.n	8015b9a <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8015b92:	6878      	ldr	r0, [r7, #4]
 8015b94:	f000 fb02 	bl	801619c <I2C_MasterReceive_RXNE>
 8015b98:	e00d      	b.n	8015bb6 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015b9a:	693a      	ldr	r2, [r7, #16]
 8015b9c:	4b3e      	ldr	r3, [pc, #248]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015b9e:	4013      	ands	r3, r2
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	d06c      	beq.n	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d067      	beq.n	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	f000 fb98 	bl	80162e4 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8015bb4:	e063      	b.n	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8015bb6:	e062      	b.n	8015c7e <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015bb8:	693a      	ldr	r2, [r7, #16]
 8015bba:	4b34      	ldr	r3, [pc, #208]	; (8015c8c <HAL_I2C_EV_IRQHandler+0x1f0>)
 8015bbc:	4013      	ands	r3, r2
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d008      	beq.n	8015bd4 <HAL_I2C_EV_IRQHandler+0x138>
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	d003      	beq.n	8015bd4 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 8015bcc:	6878      	ldr	r0, [r7, #4]
 8015bce:	f000 fee2 	bl	8016996 <I2C_Slave_ADDR>
 8015bd2:	e055      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015bd4:	693a      	ldr	r2, [r7, #16]
 8015bd6:	4b32      	ldr	r3, [pc, #200]	; (8015ca0 <HAL_I2C_EV_IRQHandler+0x204>)
 8015bd8:	4013      	ands	r3, r2
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d008      	beq.n	8015bf0 <HAL_I2C_EV_IRQHandler+0x154>
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d003      	beq.n	8015bf0 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8015be8:	6878      	ldr	r0, [r7, #4]
 8015bea:	f000 feff 	bl	80169ec <I2C_Slave_STOPF>
 8015bee:	e047      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8015bf0:	697a      	ldr	r2, [r7, #20]
 8015bf2:	4b27      	ldr	r3, [pc, #156]	; (8015c90 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8015bf4:	4013      	ands	r3, r2
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d020      	beq.n	8015c3c <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8015bfa:	693a      	ldr	r2, [r7, #16]
 8015bfc:	4b25      	ldr	r3, [pc, #148]	; (8015c94 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8015bfe:	4013      	ands	r3, r2
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d00d      	beq.n	8015c20 <HAL_I2C_EV_IRQHandler+0x184>
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d008      	beq.n	8015c20 <HAL_I2C_EV_IRQHandler+0x184>
 8015c0e:	693a      	ldr	r2, [r7, #16]
 8015c10:	4b21      	ldr	r3, [pc, #132]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015c12:	4013      	ands	r3, r2
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	d103      	bne.n	8015c20 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8015c18:	6878      	ldr	r0, [r7, #4]
 8015c1a:	f000 fe00 	bl	801681e <I2C_SlaveTransmit_TXE>
 8015c1e:	e02f      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015c20:	693a      	ldr	r2, [r7, #16]
 8015c22:	4b1d      	ldr	r3, [pc, #116]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015c24:	4013      	ands	r3, r2
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d02a      	beq.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	d025      	beq.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8015c34:	6878      	ldr	r0, [r7, #4]
 8015c36:	f000 fe2f 	bl	8016898 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8015c3a:	e021      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8015c3c:	693a      	ldr	r2, [r7, #16]
 8015c3e:	4b17      	ldr	r3, [pc, #92]	; (8015c9c <HAL_I2C_EV_IRQHandler+0x200>)
 8015c40:	4013      	ands	r3, r2
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d00d      	beq.n	8015c62 <HAL_I2C_EV_IRQHandler+0x1c6>
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d008      	beq.n	8015c62 <HAL_I2C_EV_IRQHandler+0x1c6>
 8015c50:	693a      	ldr	r2, [r7, #16]
 8015c52:	4b11      	ldr	r3, [pc, #68]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015c54:	4013      	ands	r3, r2
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d103      	bne.n	8015c62 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 8015c5a:	6878      	ldr	r0, [r7, #4]
 8015c5c:	f000 fe3c 	bl	80168d8 <I2C_SlaveReceive_RXNE>
 8015c60:	e00e      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8015c62:	693a      	ldr	r2, [r7, #16]
 8015c64:	4b0c      	ldr	r3, [pc, #48]	; (8015c98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8015c66:	4013      	ands	r3, r2
 8015c68:	2b00      	cmp	r3, #0
 8015c6a:	d009      	beq.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d004      	beq.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8015c76:	6878      	ldr	r0, [r7, #4]
 8015c78:	f000 fe6c 	bl	8016954 <I2C_SlaveReceive_BTF>
}
 8015c7c:	e000      	b.n	8015c80 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8015c7e:	bf00      	nop
}
 8015c80:	bf00      	nop
 8015c82:	3718      	adds	r7, #24
 8015c84:	46bd      	mov	sp, r7
 8015c86:	bd80      	pop	{r7, pc}
 8015c88:	00010008 	.word	0x00010008
 8015c8c:	00010002 	.word	0x00010002
 8015c90:	00100004 	.word	0x00100004
 8015c94:	00010080 	.word	0x00010080
 8015c98:	00010004 	.word	0x00010004
 8015c9c:	00010040 	.word	0x00010040
 8015ca0:	00010010 	.word	0x00010010

08015ca4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8015ca4:	b580      	push	{r7, lr}
 8015ca6:	b088      	sub	sp, #32
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8015cac:	2300      	movs	r3, #0
 8015cae:	61fb      	str	r3, [r7, #28]
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	61bb      	str	r3, [r7, #24]
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	617b      	str	r3, [r7, #20]
 8015cb8:	2300      	movs	r3, #0
 8015cba:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	695b      	ldr	r3, [r3, #20]
 8015cc2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	681b      	ldr	r3, [r3, #0]
 8015cc8:	685b      	ldr	r3, [r3, #4]
 8015cca:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8015ccc:	68fa      	ldr	r2, [r7, #12]
 8015cce:	4b49      	ldr	r3, [pc, #292]	; (8015df4 <HAL_I2C_ER_IRQHandler+0x150>)
 8015cd0:	4013      	ands	r3, r2
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d00f      	beq.n	8015cf6 <HAL_I2C_ER_IRQHandler+0x52>
 8015cd6:	68bb      	ldr	r3, [r7, #8]
 8015cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d00a      	beq.n	8015cf6 <HAL_I2C_ER_IRQHandler+0x52>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015ce4:	f043 0201 	orr.w	r2, r3, #1
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8015cf4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8015cf6:	68fb      	ldr	r3, [r7, #12]
 8015cf8:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d00f      	beq.n	8015d20 <HAL_I2C_ER_IRQHandler+0x7c>
 8015d00:	68bb      	ldr	r3, [r7, #8]
 8015d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d00a      	beq.n	8015d20 <HAL_I2C_ER_IRQHandler+0x7c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d0e:	f043 0202 	orr.w	r2, r3, #2
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8015d1e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d044      	beq.n	8015db4 <HAL_I2C_ER_IRQHandler+0x110>
 8015d2a:	68bb      	ldr	r3, [r7, #8]
 8015d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d03f      	beq.n	8015db4 <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015d3a:	b2db      	uxtb	r3, r3
 8015d3c:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015d42:	b29b      	uxth	r3, r3
 8015d44:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015d4c:	b2db      	uxtb	r3, r3
 8015d4e:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015d54:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8015d56:	69fb      	ldr	r3, [r7, #28]
 8015d58:	2b20      	cmp	r3, #32
 8015d5a:	d112      	bne.n	8015d82 <HAL_I2C_ER_IRQHandler+0xde>
 8015d5c:	69bb      	ldr	r3, [r7, #24]
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d10f      	bne.n	8015d82 <HAL_I2C_ER_IRQHandler+0xde>
 8015d62:	697b      	ldr	r3, [r7, #20]
 8015d64:	2b21      	cmp	r3, #33	; 0x21
 8015d66:	d008      	beq.n	8015d7a <HAL_I2C_ER_IRQHandler+0xd6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	2b29      	cmp	r3, #41	; 0x29
 8015d6c:	d005      	beq.n	8015d7a <HAL_I2C_ER_IRQHandler+0xd6>
 8015d6e:	697b      	ldr	r3, [r7, #20]
 8015d70:	2b28      	cmp	r3, #40	; 0x28
 8015d72:	d106      	bne.n	8015d82 <HAL_I2C_ER_IRQHandler+0xde>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8015d74:	693b      	ldr	r3, [r7, #16]
 8015d76:	2b21      	cmp	r3, #33	; 0x21
 8015d78:	d103      	bne.n	8015d82 <HAL_I2C_ER_IRQHandler+0xde>
    {
      I2C_Slave_AF(hi2c);
 8015d7a:	6878      	ldr	r0, [r7, #4]
 8015d7c:	f000 fefc 	bl	8016b78 <I2C_Slave_AF>
 8015d80:	e018      	b.n	8015db4 <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d86:	f043 0204 	orr.w	r2, r3, #4
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015d94:	b2db      	uxtb	r3, r3
 8015d96:	2b10      	cmp	r3, #16
 8015d98:	d107      	bne.n	8015daa <HAL_I2C_ER_IRQHandler+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	681a      	ldr	r2, [r3, #0]
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015da8:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8015db2:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d00f      	beq.n	8015dde <HAL_I2C_ER_IRQHandler+0x13a>
 8015dbe:	68bb      	ldr	r3, [r7, #8]
 8015dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d00a      	beq.n	8015dde <HAL_I2C_ER_IRQHandler+0x13a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015dcc:	f043 0208 	orr.w	r2, r3, #8
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8015ddc:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d002      	beq.n	8015dec <HAL_I2C_ER_IRQHandler+0x148>
  {
    I2C_ITError(hi2c);
 8015de6:	6878      	ldr	r0, [r7, #4]
 8015de8:	f000 ff38 	bl	8016c5c <I2C_ITError>
  }
}
 8015dec:	bf00      	nop
 8015dee:	3720      	adds	r7, #32
 8015df0:	46bd      	mov	sp, r7
 8015df2:	bd80      	pop	{r7, pc}
 8015df4:	00010100 	.word	0x00010100

08015df8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015df8:	b480      	push	{r7}
 8015dfa:	b083      	sub	sp, #12
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 8015e00:	bf00      	nop
 8015e02:	370c      	adds	r7, #12
 8015e04:	46bd      	mov	sp, r7
 8015e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e0a:	4770      	bx	lr

08015e0c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e0c:	b480      	push	{r7}
 8015e0e:	b083      	sub	sp, #12
 8015e10:	af00      	add	r7, sp, #0
 8015e12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 8015e14:	bf00      	nop
 8015e16:	370c      	adds	r7, #12
 8015e18:	46bd      	mov	sp, r7
 8015e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e1e:	4770      	bx	lr

08015e20 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e20:	b480      	push	{r7}
 8015e22:	b083      	sub	sp, #12
 8015e24:	af00      	add	r7, sp, #0
 8015e26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8015e28:	bf00      	nop
 8015e2a:	370c      	adds	r7, #12
 8015e2c:	46bd      	mov	sp, r7
 8015e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e32:	4770      	bx	lr

08015e34 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e34:	b480      	push	{r7}
 8015e36:	b083      	sub	sp, #12
 8015e38:	af00      	add	r7, sp, #0
 8015e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 8015e3c:	bf00      	nop
 8015e3e:	370c      	adds	r7, #12
 8015e40:	46bd      	mov	sp, r7
 8015e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e46:	4770      	bx	lr

08015e48 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8015e48:	b480      	push	{r7}
 8015e4a:	b083      	sub	sp, #12
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	6078      	str	r0, [r7, #4]
 8015e50:	460b      	mov	r3, r1
 8015e52:	70fb      	strb	r3, [r7, #3]
 8015e54:	4613      	mov	r3, r2
 8015e56:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8015e58:	bf00      	nop
 8015e5a:	370c      	adds	r7, #12
 8015e5c:	46bd      	mov	sp, r7
 8015e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e62:	4770      	bx	lr

08015e64 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e64:	b480      	push	{r7}
 8015e66:	b083      	sub	sp, #12
 8015e68:	af00      	add	r7, sp, #0
 8015e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8015e6c:	bf00      	nop
 8015e6e:	370c      	adds	r7, #12
 8015e70:	46bd      	mov	sp, r7
 8015e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e76:	4770      	bx	lr

08015e78 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e78:	b480      	push	{r7}
 8015e7a:	b083      	sub	sp, #12
 8015e7c:	af00      	add	r7, sp, #0
 8015e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8015e80:	bf00      	nop
 8015e82:	370c      	adds	r7, #12
 8015e84:	46bd      	mov	sp, r7
 8015e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e8a:	4770      	bx	lr

08015e8c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015e8c:	b480      	push	{r7}
 8015e8e:	b083      	sub	sp, #12
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8015e94:	bf00      	nop
 8015e96:	370c      	adds	r7, #12
 8015e98:	46bd      	mov	sp, r7
 8015e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e9e:	4770      	bx	lr

08015ea0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8015ea0:	b480      	push	{r7}
 8015ea2:	b083      	sub	sp, #12
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 8015ea8:	bf00      	nop
 8015eaa:	370c      	adds	r7, #12
 8015eac:	46bd      	mov	sp, r7
 8015eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eb2:	4770      	bx	lr

08015eb4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015eb4:	b480      	push	{r7}
 8015eb6:	b083      	sub	sp, #12
 8015eb8:	af00      	add	r7, sp, #0
 8015eba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8015ebc:	bf00      	nop
 8015ebe:	370c      	adds	r7, #12
 8015ec0:	46bd      	mov	sp, r7
 8015ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ec6:	4770      	bx	lr

08015ec8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8015ec8:	b580      	push	{r7, lr}
 8015eca:	b086      	sub	sp, #24
 8015ecc:	af00      	add	r7, sp, #0
 8015ece:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8015ed6:	b2db      	uxtb	r3, r3
 8015ed8:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015ee0:	b2db      	uxtb	r3, r3
 8015ee2:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ee8:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d150      	bne.n	8015f94 <I2C_MasterTransmit_TXE+0xcc>
 8015ef2:	697b      	ldr	r3, [r7, #20]
 8015ef4:	2b21      	cmp	r3, #33	; 0x21
 8015ef6:	d14d      	bne.n	8015f94 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8015ef8:	68fb      	ldr	r3, [r7, #12]
 8015efa:	2b04      	cmp	r3, #4
 8015efc:	d01d      	beq.n	8015f3a <I2C_MasterTransmit_TXE+0x72>
 8015efe:	68fb      	ldr	r3, [r7, #12]
 8015f00:	2b08      	cmp	r3, #8
 8015f02:	d01a      	beq.n	8015f3a <I2C_MasterTransmit_TXE+0x72>
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8015f0a:	d016      	beq.n	8015f3a <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	685a      	ldr	r2, [r3, #4]
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8015f1a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	2211      	movs	r2, #17
 8015f20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	2200      	movs	r2, #0
 8015f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	2220      	movs	r2, #32
 8015f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 8015f32:	6878      	ldr	r0, [r7, #4]
 8015f34:	f7ff ff60 	bl	8015df8 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8015f38:	e0b6      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	685a      	ldr	r2, [r3, #4]
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	681b      	ldr	r3, [r3, #0]
 8015f44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8015f48:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	681b      	ldr	r3, [r3, #0]
 8015f4e:	681a      	ldr	r2, [r3, #0]
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8015f58:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	2200      	movs	r2, #0
 8015f5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	2220      	movs	r2, #32
 8015f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015f6e:	b2db      	uxtb	r3, r3
 8015f70:	2b40      	cmp	r3, #64	; 0x40
 8015f72:	d107      	bne.n	8015f84 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	2200      	movs	r2, #0
 8015f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8015f7c:	6878      	ldr	r0, [r7, #4]
 8015f7e:	f7ff ff7b 	bl	8015e78 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8015f82:	e091      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2200      	movs	r2, #0
 8015f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8015f8c:	6878      	ldr	r0, [r7, #4]
 8015f8e:	f7ff ff33 	bl	8015df8 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8015f92:	e089      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8015f94:	697b      	ldr	r3, [r7, #20]
 8015f96:	2b21      	cmp	r3, #33	; 0x21
 8015f98:	d006      	beq.n	8015fa8 <I2C_MasterTransmit_TXE+0xe0>
 8015f9a:	693b      	ldr	r3, [r7, #16]
 8015f9c:	2b40      	cmp	r3, #64	; 0x40
 8015f9e:	f040 8083 	bne.w	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8015fa2:	697b      	ldr	r3, [r7, #20]
 8015fa4:	2b22      	cmp	r3, #34	; 0x22
 8015fa6:	d17f      	bne.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8015fac:	b29b      	uxth	r3, r3
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d108      	bne.n	8015fc4 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	681b      	ldr	r3, [r3, #0]
 8015fb6:	685a      	ldr	r2, [r3, #4]
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8015fc0:	605a      	str	r2, [r3, #4]
 8015fc2:	e071      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8015fca:	b2db      	uxtb	r3, r3
 8015fcc:	2b40      	cmp	r3, #64	; 0x40
 8015fce:	d15b      	bne.n	8016088 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d11d      	bne.n	8016014 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015fdc:	2b01      	cmp	r3, #1
 8015fde:	d10b      	bne.n	8015ff8 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015fe4:	b2da      	uxtb	r2, r3
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	681b      	ldr	r3, [r3, #0]
 8015fea:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015ff0:	1c9a      	adds	r2, r3, #2
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	651a      	str	r2, [r3, #80]	; 0x50
 8015ff6:	e057      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015ffc:	b29b      	uxth	r3, r3
 8015ffe:	121b      	asrs	r3, r3, #8
 8016000:	b2da      	uxtb	r2, r3
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	681b      	ldr	r3, [r3, #0]
 8016006:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801600c:	1c5a      	adds	r2, r3, #1
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	651a      	str	r2, [r3, #80]	; 0x50
 8016012:	e049      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016018:	2b01      	cmp	r3, #1
 801601a:	d10b      	bne.n	8016034 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016020:	b2da      	uxtb	r2, r3
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	681b      	ldr	r3, [r3, #0]
 8016026:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 8016028:	687b      	ldr	r3, [r7, #4]
 801602a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801602c:	1c5a      	adds	r2, r3, #1
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	651a      	str	r2, [r3, #80]	; 0x50
 8016032:	e039      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016038:	2b02      	cmp	r3, #2
 801603a:	d135      	bne.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016042:	b2db      	uxtb	r3, r3
 8016044:	2b22      	cmp	r3, #34	; 0x22
 8016046:	d108      	bne.n	801605a <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	681a      	ldr	r2, [r3, #0]
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016056:	601a      	str	r2, [r3, #0]
 8016058:	e026      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016060:	b2db      	uxtb	r3, r3
 8016062:	2b21      	cmp	r3, #33	; 0x21
 8016064:	d120      	bne.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801606a:	1c59      	adds	r1, r3, #1
 801606c:	687a      	ldr	r2, [r7, #4]
 801606e:	6251      	str	r1, [r2, #36]	; 0x24
 8016070:	781a      	ldrb	r2, [r3, #0]
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801607c:	b29b      	uxth	r3, r3
 801607e:	3b01      	subs	r3, #1
 8016080:	b29a      	uxth	r2, r3
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016086:	e00f      	b.n	80160a8 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801608c:	1c59      	adds	r1, r3, #1
 801608e:	687a      	ldr	r2, [r7, #4]
 8016090:	6251      	str	r1, [r2, #36]	; 0x24
 8016092:	781a      	ldrb	r2, [r3, #0]
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801609e:	b29b      	uxth	r3, r3
 80160a0:	3b01      	subs	r3, #1
 80160a2:	b29a      	uxth	r2, r3
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 80160a8:	2300      	movs	r3, #0
}
 80160aa:	4618      	mov	r0, r3
 80160ac:	3718      	adds	r7, #24
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bd80      	pop	{r7, pc}

080160b2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80160b2:	b580      	push	{r7, lr}
 80160b4:	b084      	sub	sp, #16
 80160b6:	af00      	add	r7, sp, #0
 80160b8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80160be:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80160c6:	b2db      	uxtb	r3, r3
 80160c8:	2b21      	cmp	r3, #33	; 0x21
 80160ca:	d162      	bne.n	8016192 <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80160d0:	b29b      	uxth	r3, r3
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d010      	beq.n	80160f8 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80160da:	1c59      	adds	r1, r3, #1
 80160dc:	687a      	ldr	r2, [r7, #4]
 80160de:	6251      	str	r1, [r2, #36]	; 0x24
 80160e0:	781a      	ldrb	r2, [r3, #0]
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80160ec:	b29b      	uxth	r3, r3
 80160ee:	3b01      	subs	r3, #1
 80160f0:	b29a      	uxth	r2, r3
 80160f2:	687b      	ldr	r3, [r7, #4]
 80160f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80160f6:	e04c      	b.n	8016192 <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	2b04      	cmp	r3, #4
 80160fc:	d01d      	beq.n	801613a <I2C_MasterTransmit_BTF+0x88>
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	2b08      	cmp	r3, #8
 8016102:	d01a      	beq.n	801613a <I2C_MasterTransmit_BTF+0x88>
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 801610a:	d016      	beq.n	801613a <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	681b      	ldr	r3, [r3, #0]
 8016110:	685a      	ldr	r2, [r3, #4]
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	681b      	ldr	r3, [r3, #0]
 8016116:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801611a:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	2211      	movs	r2, #17
 8016120:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	2200      	movs	r2, #0
 8016126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	2220      	movs	r2, #32
 801612e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8016132:	6878      	ldr	r0, [r7, #4]
 8016134:	f7ff fe60 	bl	8015df8 <HAL_I2C_MasterTxCpltCallback>
 8016138:	e02b      	b.n	8016192 <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	685a      	ldr	r2, [r3, #4]
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	681b      	ldr	r3, [r3, #0]
 8016144:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8016148:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	681b      	ldr	r3, [r3, #0]
 801614e:	681a      	ldr	r2, [r3, #0]
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	681b      	ldr	r3, [r3, #0]
 8016154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016158:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	2200      	movs	r2, #0
 801615e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	2220      	movs	r2, #32
 8016164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801616e:	b2db      	uxtb	r3, r3
 8016170:	2b40      	cmp	r3, #64	; 0x40
 8016172:	d107      	bne.n	8016184 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	2200      	movs	r2, #0
 8016178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 801617c:	6878      	ldr	r0, [r7, #4]
 801617e:	f7ff fe7b 	bl	8015e78 <HAL_I2C_MemTxCpltCallback>
 8016182:	e006      	b.n	8016192 <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2200      	movs	r2, #0
 8016188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 801618c:	6878      	ldr	r0, [r7, #4]
 801618e:	f7ff fe33 	bl	8015df8 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 8016192:	2300      	movs	r3, #0
}
 8016194:	4618      	mov	r0, r3
 8016196:	3710      	adds	r7, #16
 8016198:	46bd      	mov	sp, r7
 801619a:	bd80      	pop	{r7, pc}

0801619c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 801619c:	b580      	push	{r7, lr}
 801619e:	b084      	sub	sp, #16
 80161a0:	af00      	add	r7, sp, #0
 80161a2:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80161aa:	b2db      	uxtb	r3, r3
 80161ac:	2b22      	cmp	r3, #34	; 0x22
 80161ae:	f040 8094 	bne.w	80162da <I2C_MasterReceive_RXNE+0x13e>
  {
    uint32_t tmp = 0U;
 80161b2:	2300      	movs	r3, #0
 80161b4:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80161ba:	b29b      	uxth	r3, r3
 80161bc:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 80161be:	68fb      	ldr	r3, [r7, #12]
 80161c0:	2b03      	cmp	r3, #3
 80161c2:	d911      	bls.n	80161e8 <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	6918      	ldr	r0, [r3, #16]
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161ce:	1c59      	adds	r1, r3, #1
 80161d0:	687a      	ldr	r2, [r7, #4]
 80161d2:	6251      	str	r1, [r2, #36]	; 0x24
 80161d4:	b2c2      	uxtb	r2, r0
 80161d6:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80161dc:	b29b      	uxth	r3, r3
 80161de:	3b01      	subs	r3, #1
 80161e0:	b29a      	uxth	r2, r3
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80161e6:	e078      	b.n	80162da <I2C_MasterReceive_RXNE+0x13e>
    }
    else if((tmp == 2U) || (tmp == 3U))
 80161e8:	68fb      	ldr	r3, [r7, #12]
 80161ea:	2b02      	cmp	r3, #2
 80161ec:	d002      	beq.n	80161f4 <I2C_MasterReceive_RXNE+0x58>
 80161ee:	68fb      	ldr	r3, [r7, #12]
 80161f0:	2b03      	cmp	r3, #3
 80161f2:	d125      	bne.n	8016240 <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80161f8:	2b02      	cmp	r3, #2
 80161fa:	d010      	beq.n	801621e <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	681a      	ldr	r2, [r3, #0]
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	681b      	ldr	r3, [r3, #0]
 8016206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801620a:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	681a      	ldr	r2, [r3, #0]
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801621a:	601a      	str	r2, [r3, #0]
 801621c:	e007      	b.n	801622e <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	681b      	ldr	r3, [r3, #0]
 8016222:	681a      	ldr	r2, [r3, #0]
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801622c:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	681b      	ldr	r3, [r3, #0]
 8016232:	685a      	ldr	r2, [r3, #4]
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	681b      	ldr	r3, [r3, #0]
 8016238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801623c:	605a      	str	r2, [r3, #4]
 801623e:	e04c      	b.n	80162da <I2C_MasterReceive_RXNE+0x13e>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016244:	2b02      	cmp	r3, #2
 8016246:	d008      	beq.n	801625a <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	681b      	ldr	r3, [r3, #0]
 801624c:	681a      	ldr	r2, [r3, #0]
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016256:	601a      	str	r2, [r3, #0]
 8016258:	e007      	b.n	801626a <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	681b      	ldr	r3, [r3, #0]
 801625e:	681a      	ldr	r2, [r3, #0]
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016268:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	681b      	ldr	r3, [r3, #0]
 801626e:	685a      	ldr	r2, [r3, #4]
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	681b      	ldr	r3, [r3, #0]
 8016274:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8016278:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	6918      	ldr	r0, [r3, #16]
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016284:	1c59      	adds	r1, r3, #1
 8016286:	687a      	ldr	r2, [r7, #4]
 8016288:	6251      	str	r1, [r2, #36]	; 0x24
 801628a:	b2c2      	uxtb	r2, r0
 801628c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016292:	b29b      	uxth	r3, r3
 8016294:	3b01      	subs	r3, #1
 8016296:	b29a      	uxth	r2, r3
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	2220      	movs	r2, #32
 80162a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80162aa:	b2db      	uxtb	r3, r3
 80162ac:	2b40      	cmp	r3, #64	; 0x40
 80162ae:	d10a      	bne.n	80162c6 <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2200      	movs	r2, #0
 80162b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	2200      	movs	r2, #0
 80162ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 80162be:	6878      	ldr	r0, [r7, #4]
 80162c0:	f7ff fde4 	bl	8015e8c <HAL_I2C_MemRxCpltCallback>
 80162c4:	e009      	b.n	80162da <I2C_MasterReceive_RXNE+0x13e>
      }
      else
      {
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	2212      	movs	r2, #18
 80162ca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	2200      	movs	r2, #0
 80162d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80162d4:	6878      	ldr	r0, [r7, #4]
 80162d6:	f7ff fd99 	bl	8015e0c <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 80162da:	2300      	movs	r3, #0
}
 80162dc:	4618      	mov	r0, r3
 80162de:	3710      	adds	r7, #16
 80162e0:	46bd      	mov	sp, r7
 80162e2:	bd80      	pop	{r7, pc}

080162e4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b084      	sub	sp, #16
 80162e8:	af00      	add	r7, sp, #0
 80162ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80162f0:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80162f6:	b29b      	uxth	r3, r3
 80162f8:	2b03      	cmp	r3, #3
 80162fa:	d123      	bne.n	8016344 <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80162fc:	68fb      	ldr	r3, [r7, #12]
 80162fe:	2b04      	cmp	r3, #4
 8016300:	d006      	beq.n	8016310 <I2C_MasterReceive_BTF+0x2c>
 8016302:	68fb      	ldr	r3, [r7, #12]
 8016304:	2b08      	cmp	r3, #8
 8016306:	d003      	beq.n	8016310 <I2C_MasterReceive_BTF+0x2c>
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 801630e:	d107      	bne.n	8016320 <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	681a      	ldr	r2, [r3, #0]
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801631e:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	681b      	ldr	r3, [r3, #0]
 8016324:	6918      	ldr	r0, [r3, #16]
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801632a:	1c59      	adds	r1, r3, #1
 801632c:	687a      	ldr	r2, [r7, #4]
 801632e:	6251      	str	r1, [r2, #36]	; 0x24
 8016330:	b2c2      	uxtb	r2, r0
 8016332:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016338:	b29b      	uxth	r3, r3
 801633a:	3b01      	subs	r3, #1
 801633c:	b29a      	uxth	r2, r3
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016342:	e086      	b.n	8016452 <I2C_MasterReceive_BTF+0x16e>
  }
  else if(hi2c->XferCount == 2U)
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016348:	b29b      	uxth	r3, r3
 801634a:	2b02      	cmp	r3, #2
 801634c:	d170      	bne.n	8016430 <I2C_MasterReceive_BTF+0x14c>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 801634e:	68fb      	ldr	r3, [r7, #12]
 8016350:	2b04      	cmp	r3, #4
 8016352:	d01b      	beq.n	801638c <I2C_MasterReceive_BTF+0xa8>
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	2b08      	cmp	r3, #8
 8016358:	d018      	beq.n	801638c <I2C_MasterReceive_BTF+0xa8>
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016360:	d014      	beq.n	801638c <I2C_MasterReceive_BTF+0xa8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	2b02      	cmp	r3, #2
 8016366:	d008      	beq.n	801637a <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	681a      	ldr	r2, [r3, #0]
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016376:	601a      	str	r2, [r3, #0]
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8016378:	e010      	b.n	801639c <I2C_MasterReceive_BTF+0xb8>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	681a      	ldr	r2, [r3, #0]
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	681b      	ldr	r3, [r3, #0]
 8016384:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016388:	601a      	str	r2, [r3, #0]
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 801638a:	e007      	b.n	801639c <I2C_MasterReceive_BTF+0xb8>
      }
    }
    else
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	681a      	ldr	r2, [r3, #0]
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	681b      	ldr	r3, [r3, #0]
 8016396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801639a:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	681b      	ldr	r3, [r3, #0]
 80163a0:	6918      	ldr	r0, [r3, #16]
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80163a6:	1c59      	adds	r1, r3, #1
 80163a8:	687a      	ldr	r2, [r7, #4]
 80163aa:	6251      	str	r1, [r2, #36]	; 0x24
 80163ac:	b2c2      	uxtb	r2, r0
 80163ae:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80163b4:	b29b      	uxth	r3, r3
 80163b6:	3b01      	subs	r3, #1
 80163b8:	b29a      	uxth	r2, r3
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	6918      	ldr	r0, [r3, #16]
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80163c8:	1c59      	adds	r1, r3, #1
 80163ca:	687a      	ldr	r2, [r7, #4]
 80163cc:	6251      	str	r1, [r2, #36]	; 0x24
 80163ce:	b2c2      	uxtb	r2, r0
 80163d0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80163d6:	b29b      	uxth	r3, r3
 80163d8:	3b01      	subs	r3, #1
 80163da:	b29a      	uxth	r2, r3
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	685a      	ldr	r2, [r3, #4]
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	681b      	ldr	r3, [r3, #0]
 80163ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80163ee:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	2220      	movs	r2, #32
 80163f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80163fe:	b2db      	uxtb	r3, r3
 8016400:	2b40      	cmp	r3, #64	; 0x40
 8016402:	d10a      	bne.n	801641a <I2C_MasterReceive_BTF+0x136>
    {
      hi2c->PreviousState = I2C_STATE_NONE;
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	2200      	movs	r2, #0
 8016408:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	2200      	movs	r2, #0
 801640e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8016412:	6878      	ldr	r0, [r7, #4]
 8016414:	f7ff fd3a 	bl	8015e8c <HAL_I2C_MemRxCpltCallback>
 8016418:	e01b      	b.n	8016452 <I2C_MasterReceive_BTF+0x16e>
    }
    else
    {
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	2212      	movs	r2, #18
 801641e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	2200      	movs	r2, #0
 8016424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8016428:	6878      	ldr	r0, [r7, #4]
 801642a:	f7ff fcef 	bl	8015e0c <HAL_I2C_MasterRxCpltCallback>
 801642e:	e010      	b.n	8016452 <I2C_MasterReceive_BTF+0x16e>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	6918      	ldr	r0, [r3, #16]
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801643a:	1c59      	adds	r1, r3, #1
 801643c:	687a      	ldr	r2, [r7, #4]
 801643e:	6251      	str	r1, [r2, #36]	; 0x24
 8016440:	b2c2      	uxtb	r2, r0
 8016442:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016448:	b29b      	uxth	r3, r3
 801644a:	3b01      	subs	r3, #1
 801644c:	b29a      	uxth	r2, r3
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8016452:	2300      	movs	r3, #0
}
 8016454:	4618      	mov	r0, r3
 8016456:	3710      	adds	r7, #16
 8016458:	46bd      	mov	sp, r7
 801645a:	bd80      	pop	{r7, pc}

0801645c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 801645c:	b480      	push	{r7}
 801645e:	b083      	sub	sp, #12
 8016460:	af00      	add	r7, sp, #0
 8016462:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801646a:	b2db      	uxtb	r3, r3
 801646c:	2b40      	cmp	r3, #64	; 0x40
 801646e:	d117      	bne.n	80164a0 <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016474:	2b00      	cmp	r3, #0
 8016476:	d109      	bne.n	801648c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801647c:	b2db      	uxtb	r3, r3
 801647e:	461a      	mov	r2, r3
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8016488:	611a      	str	r2, [r3, #16]
 801648a:	e04d      	b.n	8016528 <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016490:	b2db      	uxtb	r3, r3
 8016492:	f043 0301 	orr.w	r3, r3, #1
 8016496:	b2da      	uxtb	r2, r3
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	681b      	ldr	r3, [r3, #0]
 801649c:	611a      	str	r2, [r3, #16]
 801649e:	e043      	b.n	8016528 <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	691b      	ldr	r3, [r3, #16]
 80164a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80164a8:	d119      	bne.n	80164de <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80164b0:	b2db      	uxtb	r3, r3
 80164b2:	2b21      	cmp	r3, #33	; 0x21
 80164b4:	d109      	bne.n	80164ca <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80164ba:	b2db      	uxtb	r3, r3
 80164bc:	461a      	mov	r2, r3
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80164c6:	611a      	str	r2, [r3, #16]
 80164c8:	e02e      	b.n	8016528 <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80164ce:	b2db      	uxtb	r3, r3
 80164d0:	f043 0301 	orr.w	r3, r3, #1
 80164d4:	b2da      	uxtb	r2, r3
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	681b      	ldr	r3, [r3, #0]
 80164da:	611a      	str	r2, [r3, #16]
 80164dc:	e024      	b.n	8016528 <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d10e      	bne.n	8016504 <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80164ea:	b29b      	uxth	r3, r3
 80164ec:	11db      	asrs	r3, r3, #7
 80164ee:	b2db      	uxtb	r3, r3
 80164f0:	f003 0306 	and.w	r3, r3, #6
 80164f4:	b2db      	uxtb	r3, r3
 80164f6:	f063 030f 	orn	r3, r3, #15
 80164fa:	b2da      	uxtb	r2, r3
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	611a      	str	r2, [r3, #16]
 8016502:	e011      	b.n	8016528 <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016508:	2b01      	cmp	r3, #1
 801650a:	d10d      	bne.n	8016528 <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016510:	b29b      	uxth	r3, r3
 8016512:	11db      	asrs	r3, r3, #7
 8016514:	b2db      	uxtb	r3, r3
 8016516:	f003 0306 	and.w	r3, r3, #6
 801651a:	b2db      	uxtb	r3, r3
 801651c:	f063 030e 	orn	r3, r3, #14
 8016520:	b2da      	uxtb	r2, r3
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	681b      	ldr	r3, [r3, #0]
 8016526:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8016528:	2300      	movs	r3, #0
}
 801652a:	4618      	mov	r0, r3
 801652c:	370c      	adds	r7, #12
 801652e:	46bd      	mov	sp, r7
 8016530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016534:	4770      	bx	lr

08016536 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8016536:	b480      	push	{r7}
 8016538:	b083      	sub	sp, #12
 801653a:	af00      	add	r7, sp, #0
 801653c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016542:	b2da      	uxtb	r2, r3
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	681b      	ldr	r3, [r3, #0]
 8016548:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 801654a:	2300      	movs	r3, #0
}
 801654c:	4618      	mov	r0, r3
 801654e:	370c      	adds	r7, #12
 8016550:	46bd      	mov	sp, r7
 8016552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016556:	4770      	bx	lr

08016558 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8016558:	b480      	push	{r7}
 801655a:	b091      	sub	sp, #68	; 0x44
 801655c:	af00      	add	r7, sp, #0
 801655e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8016566:	b2db      	uxtb	r3, r3
 8016568:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801656e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016574:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801657c:	b2db      	uxtb	r3, r3
 801657e:	2b22      	cmp	r3, #34	; 0x22
 8016580:	f040 813b 	bne.w	80167fa <I2C_Master_ADDR+0x2a2>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016588:	2b00      	cmp	r3, #0
 801658a:	d10e      	bne.n	80165aa <I2C_Master_ADDR+0x52>
 801658c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801658e:	2b40      	cmp	r3, #64	; 0x40
 8016590:	d10b      	bne.n	80165aa <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016592:	2300      	movs	r3, #0
 8016594:	633b      	str	r3, [r7, #48]	; 0x30
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	681b      	ldr	r3, [r3, #0]
 801659a:	695b      	ldr	r3, [r3, #20]
 801659c:	633b      	str	r3, [r7, #48]	; 0x30
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	681b      	ldr	r3, [r3, #0]
 80165a2:	699b      	ldr	r3, [r3, #24]
 80165a4:	633b      	str	r3, [r7, #48]	; 0x30
 80165a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165a8:	e132      	b.n	8016810 <I2C_Master_ADDR+0x2b8>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d11d      	bne.n	80165ee <I2C_Master_ADDR+0x96>
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	691b      	ldr	r3, [r3, #16]
 80165b6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80165ba:	d118      	bne.n	80165ee <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80165bc:	2300      	movs	r3, #0
 80165be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	681b      	ldr	r3, [r3, #0]
 80165c4:	695b      	ldr	r3, [r3, #20]
 80165c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	681b      	ldr	r3, [r3, #0]
 80165cc:	699b      	ldr	r3, [r3, #24]
 80165ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80165d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	681a      	ldr	r2, [r3, #0]
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80165e0:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80165e6:	1c5a      	adds	r2, r3, #1
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	651a      	str	r2, [r3, #80]	; 0x50
 80165ec:	e110      	b.n	8016810 <I2C_Master_ADDR+0x2b8>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80165f2:	b29b      	uxth	r3, r3
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d113      	bne.n	8016620 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80165f8:	2300      	movs	r3, #0
 80165fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	695b      	ldr	r3, [r3, #20]
 8016602:	62bb      	str	r3, [r7, #40]	; 0x28
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	699b      	ldr	r3, [r3, #24]
 801660a:	62bb      	str	r3, [r7, #40]	; 0x28
 801660c:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	681b      	ldr	r3, [r3, #0]
 8016612:	681a      	ldr	r2, [r3, #0]
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801661c:	601a      	str	r2, [r3, #0]
 801661e:	e0e8      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
      }
      else if(hi2c->XferCount == 1U)   
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016624:	b29b      	uxth	r3, r3
 8016626:	2b01      	cmp	r3, #1
 8016628:	f040 8082 	bne.w	8016730 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 801662c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801662e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016632:	d137      	bne.n	80166a4 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	681b      	ldr	r3, [r3, #0]
 8016638:	681a      	ldr	r2, [r3, #0]
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	681b      	ldr	r3, [r3, #0]
 801663e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016642:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	685b      	ldr	r3, [r3, #4]
 801664a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801664e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016652:	d113      	bne.n	801667c <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	681a      	ldr	r2, [r3, #0]
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	681b      	ldr	r3, [r3, #0]
 801665e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016662:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016664:	2300      	movs	r3, #0
 8016666:	627b      	str	r3, [r7, #36]	; 0x24
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	695b      	ldr	r3, [r3, #20]
 801666e:	627b      	str	r3, [r7, #36]	; 0x24
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	681b      	ldr	r3, [r3, #0]
 8016674:	699b      	ldr	r3, [r3, #24]
 8016676:	627b      	str	r3, [r7, #36]	; 0x24
 8016678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801667a:	e0ba      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801667c:	2300      	movs	r3, #0
 801667e:	623b      	str	r3, [r7, #32]
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	681b      	ldr	r3, [r3, #0]
 8016684:	695b      	ldr	r3, [r3, #20]
 8016686:	623b      	str	r3, [r7, #32]
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	699b      	ldr	r3, [r3, #24]
 801668e:	623b      	str	r3, [r7, #32]
 8016690:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	681b      	ldr	r3, [r3, #0]
 8016696:	681a      	ldr	r2, [r3, #0]
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80166a0:	601a      	str	r2, [r3, #0]
 80166a2:	e0a6      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80166a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166a6:	2b04      	cmp	r3, #4
 80166a8:	d026      	beq.n	80166f8 <I2C_Master_ADDR+0x1a0>
 80166aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80166ac:	2b08      	cmp	r3, #8
 80166ae:	d023      	beq.n	80166f8 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80166b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80166b2:	2b12      	cmp	r3, #18
 80166b4:	d020      	beq.n	80166f8 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80166ba:	2b02      	cmp	r3, #2
 80166bc:	d008      	beq.n	80166d0 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	681a      	ldr	r2, [r3, #0]
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	681b      	ldr	r3, [r3, #0]
 80166c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80166cc:	601a      	str	r2, [r3, #0]
 80166ce:	e007      	b.n	80166e0 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	681b      	ldr	r3, [r3, #0]
 80166d4:	681a      	ldr	r2, [r3, #0]
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	681b      	ldr	r3, [r3, #0]
 80166da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80166de:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80166e0:	2300      	movs	r3, #0
 80166e2:	61fb      	str	r3, [r7, #28]
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	681b      	ldr	r3, [r3, #0]
 80166e8:	695b      	ldr	r3, [r3, #20]
 80166ea:	61fb      	str	r3, [r7, #28]
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	681b      	ldr	r3, [r3, #0]
 80166f0:	699b      	ldr	r3, [r3, #24]
 80166f2:	61fb      	str	r3, [r7, #28]
 80166f4:	69fb      	ldr	r3, [r7, #28]
 80166f6:	e07c      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	681a      	ldr	r2, [r3, #0]
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016706:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016708:	2300      	movs	r3, #0
 801670a:	61bb      	str	r3, [r7, #24]
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	695b      	ldr	r3, [r3, #20]
 8016712:	61bb      	str	r3, [r7, #24]
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	681b      	ldr	r3, [r3, #0]
 8016718:	699b      	ldr	r3, [r3, #24]
 801671a:	61bb      	str	r3, [r7, #24]
 801671c:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	681b      	ldr	r3, [r3, #0]
 8016722:	681a      	ldr	r2, [r3, #0]
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801672c:	601a      	str	r2, [r3, #0]
 801672e:	e060      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
        }
      }
      else if(hi2c->XferCount == 2U)
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016734:	b29b      	uxth	r3, r3
 8016736:	2b02      	cmp	r3, #2
 8016738:	d138      	bne.n	80167ac <I2C_Master_ADDR+0x254>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801673e:	2b02      	cmp	r3, #2
 8016740:	d010      	beq.n	8016764 <I2C_Master_ADDR+0x20c>
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	681a      	ldr	r2, [r3, #0]
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016750:	601a      	str	r2, [r3, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	681a      	ldr	r2, [r3, #0]
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	681b      	ldr	r3, [r3, #0]
 801675c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8016760:	601a      	str	r2, [r3, #0]
 8016762:	e007      	b.n	8016774 <I2C_Master_ADDR+0x21c>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	681b      	ldr	r3, [r3, #0]
 8016768:	681a      	ldr	r2, [r3, #0]
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	681b      	ldr	r3, [r3, #0]
 801676e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016772:	601a      	str	r2, [r3, #0]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	681b      	ldr	r3, [r3, #0]
 8016778:	685b      	ldr	r3, [r3, #4]
 801677a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801677e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016782:	d107      	bne.n	8016794 <I2C_Master_ADDR+0x23c>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	685a      	ldr	r2, [r3, #4]
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8016792:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8016794:	2300      	movs	r3, #0
 8016796:	617b      	str	r3, [r7, #20]
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	681b      	ldr	r3, [r3, #0]
 801679c:	695b      	ldr	r3, [r3, #20]
 801679e:	617b      	str	r3, [r7, #20]
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	699b      	ldr	r3, [r3, #24]
 80167a6:	617b      	str	r3, [r7, #20]
 80167a8:	697b      	ldr	r3, [r7, #20]
 80167aa:	e022      	b.n	80167f2 <I2C_Master_ADDR+0x29a>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	681a      	ldr	r2, [r3, #0]
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80167ba:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	685b      	ldr	r3, [r3, #4]
 80167c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80167c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80167ca:	d107      	bne.n	80167dc <I2C_Master_ADDR+0x284>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	685a      	ldr	r2, [r3, #4]
 80167d2:	687b      	ldr	r3, [r7, #4]
 80167d4:	681b      	ldr	r3, [r3, #0]
 80167d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80167da:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80167dc:	2300      	movs	r3, #0
 80167de:	613b      	str	r3, [r7, #16]
 80167e0:	687b      	ldr	r3, [r7, #4]
 80167e2:	681b      	ldr	r3, [r3, #0]
 80167e4:	695b      	ldr	r3, [r3, #20]
 80167e6:	613b      	str	r3, [r7, #16]
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	681b      	ldr	r3, [r3, #0]
 80167ec:	699b      	ldr	r3, [r3, #24]
 80167ee:	613b      	str	r3, [r7, #16]
 80167f0:	693b      	ldr	r3, [r7, #16]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	2200      	movs	r2, #0
 80167f6:	651a      	str	r2, [r3, #80]	; 0x50
 80167f8:	e00a      	b.n	8016810 <I2C_Master_ADDR+0x2b8>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80167fa:	2300      	movs	r3, #0
 80167fc:	60fb      	str	r3, [r7, #12]
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	695b      	ldr	r3, [r3, #20]
 8016804:	60fb      	str	r3, [r7, #12]
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	699b      	ldr	r3, [r3, #24]
 801680c:	60fb      	str	r3, [r7, #12]
 801680e:	68fb      	ldr	r3, [r7, #12]
  }

  return HAL_OK;
 8016810:	2300      	movs	r3, #0
}
 8016812:	4618      	mov	r0, r3
 8016814:	3744      	adds	r7, #68	; 0x44
 8016816:	46bd      	mov	sp, r7
 8016818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801681c:	4770      	bx	lr

0801681e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 801681e:	b580      	push	{r7, lr}
 8016820:	b084      	sub	sp, #16
 8016822:	af00      	add	r7, sp, #0
 8016824:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801682c:	b2db      	uxtb	r3, r3
 801682e:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016834:	b29b      	uxth	r3, r3
 8016836:	2b00      	cmp	r3, #0
 8016838:	d029      	beq.n	801688e <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801683e:	1c59      	adds	r1, r3, #1
 8016840:	687a      	ldr	r2, [r7, #4]
 8016842:	6251      	str	r1, [r2, #36]	; 0x24
 8016844:	781a      	ldrb	r2, [r3, #0]
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	681b      	ldr	r3, [r3, #0]
 801684a:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016850:	b29b      	uxth	r3, r3
 8016852:	3b01      	subs	r3, #1
 8016854:	b29a      	uxth	r2, r3
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801685e:	b29b      	uxth	r3, r3
 8016860:	2b00      	cmp	r3, #0
 8016862:	d114      	bne.n	801688e <I2C_SlaveTransmit_TXE+0x70>
 8016864:	68fb      	ldr	r3, [r7, #12]
 8016866:	2b29      	cmp	r3, #41	; 0x29
 8016868:	d111      	bne.n	801688e <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	681b      	ldr	r3, [r3, #0]
 801686e:	685a      	ldr	r2, [r3, #4]
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016878:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	2221      	movs	r2, #33	; 0x21
 801687e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	2228      	movs	r2, #40	; 0x28
 8016884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8016888:	6878      	ldr	r0, [r7, #4]
 801688a:	f7ff fac9 	bl	8015e20 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 801688e:	2300      	movs	r3, #0
}
 8016890:	4618      	mov	r0, r3
 8016892:	3710      	adds	r7, #16
 8016894:	46bd      	mov	sp, r7
 8016896:	bd80      	pop	{r7, pc}

08016898 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8016898:	b480      	push	{r7}
 801689a:	b083      	sub	sp, #12
 801689c:	af00      	add	r7, sp, #0
 801689e:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80168a4:	b29b      	uxth	r3, r3
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d00f      	beq.n	80168ca <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168ae:	1c59      	adds	r1, r3, #1
 80168b0:	687a      	ldr	r2, [r7, #4]
 80168b2:	6251      	str	r1, [r2, #36]	; 0x24
 80168b4:	781a      	ldrb	r2, [r3, #0]
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80168c0:	b29b      	uxth	r3, r3
 80168c2:	3b01      	subs	r3, #1
 80168c4:	b29a      	uxth	r2, r3
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80168ca:	2300      	movs	r3, #0
}
 80168cc:	4618      	mov	r0, r3
 80168ce:	370c      	adds	r7, #12
 80168d0:	46bd      	mov	sp, r7
 80168d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168d6:	4770      	bx	lr

080168d8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b084      	sub	sp, #16
 80168dc:	af00      	add	r7, sp, #0
 80168de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80168e6:	b2db      	uxtb	r3, r3
 80168e8:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80168ee:	b29b      	uxth	r3, r3
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d02a      	beq.n	801694a <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	6918      	ldr	r0, [r3, #16]
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168fe:	1c59      	adds	r1, r3, #1
 8016900:	687a      	ldr	r2, [r7, #4]
 8016902:	6251      	str	r1, [r2, #36]	; 0x24
 8016904:	b2c2      	uxtb	r2, r0
 8016906:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801690c:	b29b      	uxth	r3, r3
 801690e:	3b01      	subs	r3, #1
 8016910:	b29a      	uxth	r2, r3
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801691a:	b29b      	uxth	r3, r3
 801691c:	2b00      	cmp	r3, #0
 801691e:	d114      	bne.n	801694a <I2C_SlaveReceive_RXNE+0x72>
 8016920:	68fb      	ldr	r3, [r7, #12]
 8016922:	2b2a      	cmp	r3, #42	; 0x2a
 8016924:	d111      	bne.n	801694a <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	681b      	ldr	r3, [r3, #0]
 801692a:	685a      	ldr	r2, [r3, #4]
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	681b      	ldr	r3, [r3, #0]
 8016930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016934:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	2222      	movs	r2, #34	; 0x22
 801693a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	2228      	movs	r2, #40	; 0x28
 8016940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8016944:	6878      	ldr	r0, [r7, #4]
 8016946:	f7ff fa75 	bl	8015e34 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 801694a:	2300      	movs	r3, #0
}
 801694c:	4618      	mov	r0, r3
 801694e:	3710      	adds	r7, #16
 8016950:	46bd      	mov	sp, r7
 8016952:	bd80      	pop	{r7, pc}

08016954 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8016954:	b480      	push	{r7}
 8016956:	b083      	sub	sp, #12
 8016958:	af00      	add	r7, sp, #0
 801695a:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016960:	b29b      	uxth	r3, r3
 8016962:	2b00      	cmp	r3, #0
 8016964:	d010      	beq.n	8016988 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	6918      	ldr	r0, [r3, #16]
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016970:	1c59      	adds	r1, r3, #1
 8016972:	687a      	ldr	r2, [r7, #4]
 8016974:	6251      	str	r1, [r2, #36]	; 0x24
 8016976:	b2c2      	uxtb	r2, r0
 8016978:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801697e:	b29b      	uxth	r3, r3
 8016980:	3b01      	subs	r3, #1
 8016982:	b29a      	uxth	r2, r3
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8016988:	2300      	movs	r3, #0
}
 801698a:	4618      	mov	r0, r3
 801698c:	370c      	adds	r7, #12
 801698e:	46bd      	mov	sp, r7
 8016990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016994:	4770      	bx	lr

08016996 <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8016996:	b580      	push	{r7, lr}
 8016998:	b084      	sub	sp, #16
 801699a:	af00      	add	r7, sp, #0
 801699c:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 801699e:	2300      	movs	r3, #0
 80169a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 80169a2:	2300      	movs	r3, #0
 80169a4:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	681b      	ldr	r3, [r3, #0]
 80169aa:	699b      	ldr	r3, [r3, #24]
 80169ac:	f003 0304 	and.w	r3, r3, #4
 80169b0:	2b04      	cmp	r3, #4
 80169b2:	d001      	beq.n	80169b8 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 80169b4:	2301      	movs	r3, #1
 80169b6:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	699b      	ldr	r3, [r3, #24]
 80169be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80169c2:	2b80      	cmp	r3, #128	; 0x80
 80169c4:	d003      	beq.n	80169ce <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	68db      	ldr	r3, [r3, #12]
 80169ca:	81bb      	strh	r3, [r7, #12]
 80169cc:	e002      	b.n	80169d4 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	699b      	ldr	r3, [r3, #24]
 80169d2:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80169d4:	89ba      	ldrh	r2, [r7, #12]
 80169d6:	7bfb      	ldrb	r3, [r7, #15]
 80169d8:	4619      	mov	r1, r3
 80169da:	6878      	ldr	r0, [r7, #4]
 80169dc:	f7ff fa34 	bl	8015e48 <HAL_I2C_AddrCallback>

  return HAL_OK;
 80169e0:	2300      	movs	r3, #0
}
 80169e2:	4618      	mov	r0, r3
 80169e4:	3710      	adds	r7, #16
 80169e6:	46bd      	mov	sp, r7
 80169e8:	bd80      	pop	{r7, pc}
	...

080169ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80169ec:	b580      	push	{r7, lr}
 80169ee:	b084      	sub	sp, #16
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80169fa:	b2db      	uxtb	r3, r3
 80169fc:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	685a      	ldr	r2, [r3, #4]
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	681b      	ldr	r3, [r3, #0]
 8016a08:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8016a0c:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8016a0e:	2300      	movs	r3, #0
 8016a10:	60bb      	str	r3, [r7, #8]
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	681b      	ldr	r3, [r3, #0]
 8016a16:	695b      	ldr	r3, [r3, #20]
 8016a18:	60bb      	str	r3, [r7, #8]
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	681a      	ldr	r2, [r3, #0]
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	f042 0201 	orr.w	r2, r2, #1
 8016a28:	601a      	str	r2, [r3, #0]
 8016a2a:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	681b      	ldr	r3, [r3, #0]
 8016a30:	681a      	ldr	r2, [r3, #0]
 8016a32:	687b      	ldr	r3, [r7, #4]
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016a3a:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	685b      	ldr	r3, [r3, #4]
 8016a42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016a46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016a4a:	d11a      	bne.n	8016a82 <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016a52:	b2db      	uxtb	r3, r3
 8016a54:	2b22      	cmp	r3, #34	; 0x22
 8016a56:	d005      	beq.n	8016a64 <I2C_Slave_STOPF+0x78>
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016a5e:	b2db      	uxtb	r3, r3
 8016a60:	2b2a      	cmp	r3, #42	; 0x2a
 8016a62:	d107      	bne.n	8016a74 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	685b      	ldr	r3, [r3, #4]
 8016a6c:	b29a      	uxth	r2, r3
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016a72:	e006      	b.n	8016a82 <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016a78:	681b      	ldr	r3, [r3, #0]
 8016a7a:	685b      	ldr	r3, [r3, #4]
 8016a7c:	b29a      	uxth	r2, r3
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016a86:	b29b      	uxth	r3, r3
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	d035      	beq.n	8016af8 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	695b      	ldr	r3, [r3, #20]
 8016a92:	f003 0304 	and.w	r3, r3, #4
 8016a96:	2b04      	cmp	r3, #4
 8016a98:	d110      	bne.n	8016abc <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	6918      	ldr	r0, [r3, #16]
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016aa4:	1c59      	adds	r1, r3, #1
 8016aa6:	687a      	ldr	r2, [r7, #4]
 8016aa8:	6251      	str	r1, [r2, #36]	; 0x24
 8016aaa:	b2c2      	uxtb	r2, r0
 8016aac:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016ab2:	b29b      	uxth	r3, r3
 8016ab4:	3b01      	subs	r3, #1
 8016ab6:	b29a      	uxth	r2, r3
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	681b      	ldr	r3, [r3, #0]
 8016ac0:	695b      	ldr	r3, [r3, #20]
 8016ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016ac6:	2b40      	cmp	r3, #64	; 0x40
 8016ac8:	d110      	bne.n	8016aec <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	6918      	ldr	r0, [r3, #16]
 8016ad0:	687b      	ldr	r3, [r7, #4]
 8016ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ad4:	1c59      	adds	r1, r3, #1
 8016ad6:	687a      	ldr	r2, [r7, #4]
 8016ad8:	6251      	str	r1, [r2, #36]	; 0x24
 8016ada:	b2c2      	uxtb	r2, r0
 8016adc:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016ae2:	b29b      	uxth	r3, r3
 8016ae4:	3b01      	subs	r3, #1
 8016ae6:	b29a      	uxth	r2, r3
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016af0:	f043 0204 	orr.w	r2, r3, #4
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d003      	beq.n	8016b08 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8016b00:	6878      	ldr	r0, [r7, #4]
 8016b02:	f000 f8ab 	bl	8016c5c <I2C_ITError>
 8016b06:	e02f      	b.n	8016b68 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8016b08:	68fb      	ldr	r3, [r7, #12]
 8016b0a:	2b28      	cmp	r3, #40	; 0x28
 8016b0c:	d005      	beq.n	8016b1a <I2C_Slave_STOPF+0x12e>
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	2b2a      	cmp	r3, #42	; 0x2a
 8016b12:	d002      	beq.n	8016b1a <I2C_Slave_STOPF+0x12e>
 8016b14:	68fb      	ldr	r3, [r7, #12]
 8016b16:	2b29      	cmp	r3, #41	; 0x29
 8016b18:	d111      	bne.n	8016b3e <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	4a15      	ldr	r2, [pc, #84]	; (8016b74 <I2C_Slave_STOPF+0x188>)
 8016b1e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	2200      	movs	r2, #0
 8016b24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	2220      	movs	r2, #32
 8016b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	2200      	movs	r2, #0
 8016b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 8016b36:	6878      	ldr	r0, [r7, #4]
 8016b38:	f7ff f994 	bl	8015e64 <HAL_I2C_ListenCpltCallback>
 8016b3c:	e014      	b.n	8016b68 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016b42:	2b22      	cmp	r3, #34	; 0x22
 8016b44:	d002      	beq.n	8016b4c <I2C_Slave_STOPF+0x160>
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	2b22      	cmp	r3, #34	; 0x22
 8016b4a:	d10d      	bne.n	8016b68 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	2200      	movs	r2, #0
 8016b50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	2220      	movs	r2, #32
 8016b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8016b62:	6878      	ldr	r0, [r7, #4]
 8016b64:	f7ff f966 	bl	8015e34 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8016b68:	2300      	movs	r3, #0
}
 8016b6a:	4618      	mov	r0, r3
 8016b6c:	3710      	adds	r7, #16
 8016b6e:	46bd      	mov	sp, r7
 8016b70:	bd80      	pop	{r7, pc}
 8016b72:	bf00      	nop
 8016b74:	ffff0000 	.word	0xffff0000

08016b78 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8016b78:	b580      	push	{r7, lr}
 8016b7a:	b084      	sub	sp, #16
 8016b7c:	af00      	add	r7, sp, #0
 8016b7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016b86:	b2db      	uxtb	r3, r3
 8016b88:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016b8e:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8016b90:	68bb      	ldr	r3, [r7, #8]
 8016b92:	2b04      	cmp	r3, #4
 8016b94:	d002      	beq.n	8016b9c <I2C_Slave_AF+0x24>
 8016b96:	68bb      	ldr	r3, [r7, #8]
 8016b98:	2b08      	cmp	r3, #8
 8016b9a:	d129      	bne.n	8016bf0 <I2C_Slave_AF+0x78>
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	2b28      	cmp	r3, #40	; 0x28
 8016ba0:	d126      	bne.n	8016bf0 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	4a2c      	ldr	r2, [pc, #176]	; (8016c58 <I2C_Slave_AF+0xe0>)
 8016ba6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	681b      	ldr	r3, [r3, #0]
 8016bac:	685a      	ldr	r2, [r3, #4]
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8016bb6:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	681b      	ldr	r3, [r3, #0]
 8016bbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8016bc0:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	681b      	ldr	r3, [r3, #0]
 8016bc6:	681a      	ldr	r2, [r3, #0]
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	681b      	ldr	r3, [r3, #0]
 8016bcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016bd0:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	2200      	movs	r2, #0
 8016bd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	2220      	movs	r2, #32
 8016bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	2200      	movs	r2, #0
 8016be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8016be8:	6878      	ldr	r0, [r7, #4]
 8016bea:	f7ff f93b 	bl	8015e64 <HAL_I2C_ListenCpltCallback>
 8016bee:	e02e      	b.n	8016c4e <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8016bf0:	68fb      	ldr	r3, [r7, #12]
 8016bf2:	2b21      	cmp	r3, #33	; 0x21
 8016bf4:	d126      	bne.n	8016c44 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	4a17      	ldr	r2, [pc, #92]	; (8016c58 <I2C_Slave_AF+0xe0>)
 8016bfa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	2221      	movs	r2, #33	; 0x21
 8016c00:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	2220      	movs	r2, #32
 8016c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	2200      	movs	r2, #0
 8016c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	685a      	ldr	r2, [r3, #4]
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	681b      	ldr	r3, [r3, #0]
 8016c1c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8016c20:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8016c2a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	681a      	ldr	r2, [r3, #0]
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	681b      	ldr	r3, [r3, #0]
 8016c36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8016c3a:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8016c3c:	6878      	ldr	r0, [r7, #4]
 8016c3e:	f7ff f8ef 	bl	8015e20 <HAL_I2C_SlaveTxCpltCallback>
 8016c42:	e004      	b.n	8016c4e <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	681b      	ldr	r3, [r3, #0]
 8016c48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8016c4c:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 8016c4e:	2300      	movs	r3, #0
}
 8016c50:	4618      	mov	r0, r3
 8016c52:	3710      	adds	r7, #16
 8016c54:	46bd      	mov	sp, r7
 8016c56:	bd80      	pop	{r7, pc}
 8016c58:	ffff0000 	.word	0xffff0000

08016c5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8016c5c:	b580      	push	{r7, lr}
 8016c5e:	b084      	sub	sp, #16
 8016c60:	af00      	add	r7, sp, #0
 8016c62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016c6a:	b2db      	uxtb	r3, r3
 8016c6c:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8016c6e:	68fb      	ldr	r3, [r7, #12]
 8016c70:	2b29      	cmp	r3, #41	; 0x29
 8016c72:	d002      	beq.n	8016c7a <I2C_ITError+0x1e>
 8016c74:	68fb      	ldr	r3, [r7, #12]
 8016c76:	2b2a      	cmp	r3, #42	; 0x2a
 8016c78:	d107      	bne.n	8016c8a <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	2200      	movs	r2, #0
 8016c7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	2228      	movs	r2, #40	; 0x28
 8016c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8016c88:	e018      	b.n	8016cbc <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016c90:	b2db      	uxtb	r3, r3
 8016c92:	2b60      	cmp	r3, #96	; 0x60
 8016c94:	d00b      	beq.n	8016cae <I2C_ITError+0x52>
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	681b      	ldr	r3, [r3, #0]
 8016c9a:	685b      	ldr	r3, [r3, #4]
 8016c9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016ca0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016ca4:	d003      	beq.n	8016cae <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	2220      	movs	r2, #32
 8016caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	2200      	movs	r2, #0
 8016cb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8016cbc:	687b      	ldr	r3, [r7, #4]
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	681a      	ldr	r2, [r3, #0]
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8016cca:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	681b      	ldr	r3, [r3, #0]
 8016cd0:	685b      	ldr	r3, [r3, #4]
 8016cd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8016cd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8016cda:	d160      	bne.n	8016d9e <I2C_ITError+0x142>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	685a      	ldr	r2, [r3, #4]
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8016cea:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8016cf4:	b2db      	uxtb	r3, r3
 8016cf6:	2b01      	cmp	r3, #1
 8016cf8:	d020      	beq.n	8016d3c <I2C_ITError+0xe0>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016cfe:	4a57      	ldr	r2, [pc, #348]	; (8016e5c <I2C_ITError+0x200>)
 8016d00:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d06:	4618      	mov	r0, r3
 8016d08:	f7fe f8a6 	bl	8014e58 <HAL_DMA_Abort_IT>
 8016d0c:	4603      	mov	r3, r0
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	f000 8083 	beq.w	8016e1a <I2C_ITError+0x1be>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	681a      	ldr	r2, [r3, #0]
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	681b      	ldr	r3, [r3, #0]
 8016d1e:	f022 0201 	bic.w	r2, r2, #1
 8016d22:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	2220      	movs	r2, #32
 8016d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016d32:	687a      	ldr	r2, [r7, #4]
 8016d34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8016d36:	4610      	mov	r0, r2
 8016d38:	4798      	blx	r3
 8016d3a:	e06e      	b.n	8016e1a <I2C_ITError+0x1be>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016d40:	4a46      	ldr	r2, [pc, #280]	; (8016e5c <I2C_ITError+0x200>)
 8016d42:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016d48:	4618      	mov	r0, r3
 8016d4a:	f7fe f885 	bl	8014e58 <HAL_DMA_Abort_IT>
 8016d4e:	4603      	mov	r3, r0
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d062      	beq.n	8016e1a <I2C_ITError+0x1be>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	681b      	ldr	r3, [r3, #0]
 8016d58:	695b      	ldr	r3, [r3, #20]
 8016d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016d5e:	2b40      	cmp	r3, #64	; 0x40
 8016d60:	d109      	bne.n	8016d76 <I2C_ITError+0x11a>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	6918      	ldr	r0, [r3, #16]
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016d6c:	1c59      	adds	r1, r3, #1
 8016d6e:	687a      	ldr	r2, [r7, #4]
 8016d70:	6251      	str	r1, [r2, #36]	; 0x24
 8016d72:	b2c2      	uxtb	r2, r0
 8016d74:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	681a      	ldr	r2, [r3, #0]
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	f022 0201 	bic.w	r2, r2, #1
 8016d84:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	2220      	movs	r2, #32
 8016d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016d92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016d94:	687a      	ldr	r2, [r7, #4]
 8016d96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8016d98:	4610      	mov	r0, r2
 8016d9a:	4798      	blx	r3
 8016d9c:	e03d      	b.n	8016e1a <I2C_ITError+0x1be>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016da4:	b2db      	uxtb	r3, r3
 8016da6:	2b60      	cmp	r3, #96	; 0x60
 8016da8:	d123      	bne.n	8016df2 <I2C_ITError+0x196>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	2220      	movs	r2, #32
 8016dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	2200      	movs	r2, #0
 8016db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	695b      	ldr	r3, [r3, #20]
 8016dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016dc2:	2b40      	cmp	r3, #64	; 0x40
 8016dc4:	d109      	bne.n	8016dda <I2C_ITError+0x17e>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	6918      	ldr	r0, [r3, #16]
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016dd0:	1c59      	adds	r1, r3, #1
 8016dd2:	687a      	ldr	r2, [r7, #4]
 8016dd4:	6251      	str	r1, [r2, #36]	; 0x24
 8016dd6:	b2c2      	uxtb	r2, r0
 8016dd8:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	681a      	ldr	r2, [r3, #0]
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	681b      	ldr	r3, [r3, #0]
 8016de4:	f022 0201 	bic.w	r2, r2, #1
 8016de8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8016dea:	6878      	ldr	r0, [r7, #4]
 8016dec:	f7ff f862 	bl	8015eb4 <HAL_I2C_AbortCpltCallback>
 8016df0:	e013      	b.n	8016e1a <I2C_ITError+0x1be>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	695b      	ldr	r3, [r3, #20]
 8016df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016dfc:	2b40      	cmp	r3, #64	; 0x40
 8016dfe:	d109      	bne.n	8016e14 <I2C_ITError+0x1b8>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	6918      	ldr	r0, [r3, #16]
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e0a:	1c59      	adds	r1, r3, #1
 8016e0c:	687a      	ldr	r2, [r7, #4]
 8016e0e:	6251      	str	r1, [r2, #36]	; 0x24
 8016e10:	b2c2      	uxtb	r2, r0
 8016e12:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8016e14:	6878      	ldr	r0, [r7, #4]
 8016e16:	f7ff f843 	bl	8015ea0 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016e20:	b2db      	uxtb	r3, r3
 8016e22:	2b28      	cmp	r3, #40	; 0x28
 8016e24:	d116      	bne.n	8016e54 <I2C_ITError+0x1f8>
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e2a:	f003 0304 	and.w	r3, r3, #4
 8016e2e:	2b04      	cmp	r3, #4
 8016e30:	d110      	bne.n	8016e54 <I2C_ITError+0x1f8>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	4a0a      	ldr	r2, [pc, #40]	; (8016e60 <I2C_ITError+0x204>)
 8016e36:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	2200      	movs	r2, #0
 8016e3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	2220      	movs	r2, #32
 8016e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	2200      	movs	r2, #0
 8016e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8016e4e:	6878      	ldr	r0, [r7, #4]
 8016e50:	f7ff f808 	bl	8015e64 <HAL_I2C_ListenCpltCallback>
  }
}
 8016e54:	bf00      	nop
 8016e56:	3710      	adds	r7, #16
 8016e58:	46bd      	mov	sp, r7
 8016e5a:	bd80      	pop	{r7, pc}
 8016e5c:	080170f9 	.word	0x080170f9
 8016e60:	ffff0000 	.word	0xffff0000

08016e64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8016e64:	b580      	push	{r7, lr}
 8016e66:	b088      	sub	sp, #32
 8016e68:	af02      	add	r7, sp, #8
 8016e6a:	60f8      	str	r0, [r7, #12]
 8016e6c:	607a      	str	r2, [r7, #4]
 8016e6e:	603b      	str	r3, [r7, #0]
 8016e70:	460b      	mov	r3, r1
 8016e72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8016e7a:	697b      	ldr	r3, [r7, #20]
 8016e7c:	2b04      	cmp	r3, #4
 8016e7e:	d006      	beq.n	8016e8e <I2C_MasterRequestWrite+0x2a>
 8016e80:	697b      	ldr	r3, [r7, #20]
 8016e82:	2b01      	cmp	r3, #1
 8016e84:	d003      	beq.n	8016e8e <I2C_MasterRequestWrite+0x2a>
 8016e86:	697b      	ldr	r3, [r7, #20]
 8016e88:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016e8c:	d108      	bne.n	8016ea0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8016e8e:	68fb      	ldr	r3, [r7, #12]
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	681a      	ldr	r2, [r3, #0]
 8016e94:	68fb      	ldr	r3, [r7, #12]
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016e9c:	601a      	str	r2, [r3, #0]
 8016e9e:	e00b      	b.n	8016eb8 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8016ea0:	68fb      	ldr	r3, [r7, #12]
 8016ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016ea4:	2b12      	cmp	r3, #18
 8016ea6:	d107      	bne.n	8016eb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	681a      	ldr	r2, [r3, #0]
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	681b      	ldr	r3, [r3, #0]
 8016eb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016eb6:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8016eb8:	683b      	ldr	r3, [r7, #0]
 8016eba:	9300      	str	r3, [sp, #0]
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	2200      	movs	r2, #0
 8016ec0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8016ec4:	68f8      	ldr	r0, [r7, #12]
 8016ec6:	f000 f965 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 8016eca:	4603      	mov	r3, r0
 8016ecc:	2b00      	cmp	r3, #0
 8016ece:	d001      	beq.n	8016ed4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8016ed0:	2303      	movs	r3, #3
 8016ed2:	e041      	b.n	8016f58 <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8016ed4:	68fb      	ldr	r3, [r7, #12]
 8016ed6:	691b      	ldr	r3, [r3, #16]
 8016ed8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016edc:	d108      	bne.n	8016ef0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8016ede:	897b      	ldrh	r3, [r7, #10]
 8016ee0:	b2db      	uxtb	r3, r3
 8016ee2:	461a      	mov	r2, r3
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	681b      	ldr	r3, [r3, #0]
 8016ee8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8016eec:	611a      	str	r2, [r3, #16]
 8016eee:	e021      	b.n	8016f34 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8016ef0:	897b      	ldrh	r3, [r7, #10]
 8016ef2:	11db      	asrs	r3, r3, #7
 8016ef4:	b2db      	uxtb	r3, r3
 8016ef6:	f003 0306 	and.w	r3, r3, #6
 8016efa:	b2db      	uxtb	r3, r3
 8016efc:	f063 030f 	orn	r3, r3, #15
 8016f00:	b2da      	uxtb	r2, r3
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	681b      	ldr	r3, [r3, #0]
 8016f06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8016f08:	683b      	ldr	r3, [r7, #0]
 8016f0a:	687a      	ldr	r2, [r7, #4]
 8016f0c:	4914      	ldr	r1, [pc, #80]	; (8016f60 <I2C_MasterRequestWrite+0xfc>)
 8016f0e:	68f8      	ldr	r0, [r7, #12]
 8016f10:	f000 f991 	bl	8017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016f14:	4603      	mov	r3, r0
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d007      	beq.n	8016f2a <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f1e:	2b04      	cmp	r3, #4
 8016f20:	d101      	bne.n	8016f26 <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8016f22:	2301      	movs	r3, #1
 8016f24:	e018      	b.n	8016f58 <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 8016f26:	2303      	movs	r3, #3
 8016f28:	e016      	b.n	8016f58 <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8016f2a:	897b      	ldrh	r3, [r7, #10]
 8016f2c:	b2da      	uxtb	r2, r3
 8016f2e:	68fb      	ldr	r3, [r7, #12]
 8016f30:	681b      	ldr	r3, [r3, #0]
 8016f32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8016f34:	683b      	ldr	r3, [r7, #0]
 8016f36:	687a      	ldr	r2, [r7, #4]
 8016f38:	490a      	ldr	r1, [pc, #40]	; (8016f64 <I2C_MasterRequestWrite+0x100>)
 8016f3a:	68f8      	ldr	r0, [r7, #12]
 8016f3c:	f000 f97b 	bl	8017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8016f40:	4603      	mov	r3, r0
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d007      	beq.n	8016f56 <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f4a:	2b04      	cmp	r3, #4
 8016f4c:	d101      	bne.n	8016f52 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8016f4e:	2301      	movs	r3, #1
 8016f50:	e002      	b.n	8016f58 <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8016f52:	2303      	movs	r3, #3
 8016f54:	e000      	b.n	8016f58 <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 8016f56:	2300      	movs	r3, #0
}
 8016f58:	4618      	mov	r0, r3
 8016f5a:	3718      	adds	r7, #24
 8016f5c:	46bd      	mov	sp, r7
 8016f5e:	bd80      	pop	{r7, pc}
 8016f60:	00010008 	.word	0x00010008
 8016f64:	00010002 	.word	0x00010002

08016f68 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8016f68:	b580      	push	{r7, lr}
 8016f6a:	b088      	sub	sp, #32
 8016f6c:	af02      	add	r7, sp, #8
 8016f6e:	60f8      	str	r0, [r7, #12]
 8016f70:	607a      	str	r2, [r7, #4]
 8016f72:	603b      	str	r3, [r7, #0]
 8016f74:	460b      	mov	r3, r1
 8016f76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016f7c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	681a      	ldr	r2, [r3, #0]
 8016f84:	68fb      	ldr	r3, [r7, #12]
 8016f86:	681b      	ldr	r3, [r3, #0]
 8016f88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8016f8c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8016f8e:	697b      	ldr	r3, [r7, #20]
 8016f90:	2b04      	cmp	r3, #4
 8016f92:	d006      	beq.n	8016fa2 <I2C_MasterRequestRead+0x3a>
 8016f94:	697b      	ldr	r3, [r7, #20]
 8016f96:	2b01      	cmp	r3, #1
 8016f98:	d003      	beq.n	8016fa2 <I2C_MasterRequestRead+0x3a>
 8016f9a:	697b      	ldr	r3, [r7, #20]
 8016f9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8016fa0:	d108      	bne.n	8016fb4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	681b      	ldr	r3, [r3, #0]
 8016fa6:	681a      	ldr	r2, [r3, #0]
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016fb0:	601a      	str	r2, [r3, #0]
 8016fb2:	e00b      	b.n	8016fcc <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016fb8:	2b11      	cmp	r3, #17
 8016fba:	d107      	bne.n	8016fcc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8016fbc:	68fb      	ldr	r3, [r7, #12]
 8016fbe:	681b      	ldr	r3, [r3, #0]
 8016fc0:	681a      	ldr	r2, [r3, #0]
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016fca:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8016fcc:	683b      	ldr	r3, [r7, #0]
 8016fce:	9300      	str	r3, [sp, #0]
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	2200      	movs	r2, #0
 8016fd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8016fd8:	68f8      	ldr	r0, [r7, #12]
 8016fda:	f000 f8db 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 8016fde:	4603      	mov	r3, r0
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	d001      	beq.n	8016fe8 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8016fe4:	2303      	movs	r3, #3
 8016fe6:	e07f      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8016fe8:	68fb      	ldr	r3, [r7, #12]
 8016fea:	691b      	ldr	r3, [r3, #16]
 8016fec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016ff0:	d108      	bne.n	8017004 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8016ff2:	897b      	ldrh	r3, [r7, #10]
 8016ff4:	b2db      	uxtb	r3, r3
 8016ff6:	f043 0301 	orr.w	r3, r3, #1
 8016ffa:	b2da      	uxtb	r2, r3
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	611a      	str	r2, [r3, #16]
 8017002:	e05f      	b.n	80170c4 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8017004:	897b      	ldrh	r3, [r7, #10]
 8017006:	11db      	asrs	r3, r3, #7
 8017008:	b2db      	uxtb	r3, r3
 801700a:	f003 0306 	and.w	r3, r3, #6
 801700e:	b2db      	uxtb	r3, r3
 8017010:	f063 030f 	orn	r3, r3, #15
 8017014:	b2da      	uxtb	r2, r3
 8017016:	68fb      	ldr	r3, [r7, #12]
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 801701c:	683b      	ldr	r3, [r7, #0]
 801701e:	687a      	ldr	r2, [r7, #4]
 8017020:	4933      	ldr	r1, [pc, #204]	; (80170f0 <I2C_MasterRequestRead+0x188>)
 8017022:	68f8      	ldr	r0, [r7, #12]
 8017024:	f000 f907 	bl	8017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8017028:	4603      	mov	r3, r0
 801702a:	2b00      	cmp	r3, #0
 801702c:	d007      	beq.n	801703e <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801702e:	68fb      	ldr	r3, [r7, #12]
 8017030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017032:	2b04      	cmp	r3, #4
 8017034:	d101      	bne.n	801703a <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8017036:	2301      	movs	r3, #1
 8017038:	e056      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 801703a:	2303      	movs	r3, #3
 801703c:	e054      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 801703e:	897b      	ldrh	r3, [r7, #10]
 8017040:	b2da      	uxtb	r2, r3
 8017042:	68fb      	ldr	r3, [r7, #12]
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8017048:	683b      	ldr	r3, [r7, #0]
 801704a:	687a      	ldr	r2, [r7, #4]
 801704c:	4929      	ldr	r1, [pc, #164]	; (80170f4 <I2C_MasterRequestRead+0x18c>)
 801704e:	68f8      	ldr	r0, [r7, #12]
 8017050:	f000 f8f1 	bl	8017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8017054:	4603      	mov	r3, r0
 8017056:	2b00      	cmp	r3, #0
 8017058:	d007      	beq.n	801706a <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801705e:	2b04      	cmp	r3, #4
 8017060:	d101      	bne.n	8017066 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8017062:	2301      	movs	r3, #1
 8017064:	e040      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8017066:	2303      	movs	r3, #3
 8017068:	e03e      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801706a:	2300      	movs	r3, #0
 801706c:	613b      	str	r3, [r7, #16]
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	695b      	ldr	r3, [r3, #20]
 8017074:	613b      	str	r3, [r7, #16]
 8017076:	68fb      	ldr	r3, [r7, #12]
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	699b      	ldr	r3, [r3, #24]
 801707c:	613b      	str	r3, [r7, #16]
 801707e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	681a      	ldr	r2, [r3, #0]
 8017086:	68fb      	ldr	r3, [r7, #12]
 8017088:	681b      	ldr	r3, [r3, #0]
 801708a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801708e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8017090:	683b      	ldr	r3, [r7, #0]
 8017092:	9300      	str	r3, [sp, #0]
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	2200      	movs	r2, #0
 8017098:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 801709c:	68f8      	ldr	r0, [r7, #12]
 801709e:	f000 f879 	bl	8017194 <I2C_WaitOnFlagUntilTimeout>
 80170a2:	4603      	mov	r3, r0
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d001      	beq.n	80170ac <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 80170a8:	2303      	movs	r3, #3
 80170aa:	e01d      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80170ac:	897b      	ldrh	r3, [r7, #10]
 80170ae:	11db      	asrs	r3, r3, #7
 80170b0:	b2db      	uxtb	r3, r3
 80170b2:	f003 0306 	and.w	r3, r3, #6
 80170b6:	b2db      	uxtb	r3, r3
 80170b8:	f063 030e 	orn	r3, r3, #14
 80170bc:	b2da      	uxtb	r2, r3
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80170c4:	683b      	ldr	r3, [r7, #0]
 80170c6:	687a      	ldr	r2, [r7, #4]
 80170c8:	490a      	ldr	r1, [pc, #40]	; (80170f4 <I2C_MasterRequestRead+0x18c>)
 80170ca:	68f8      	ldr	r0, [r7, #12]
 80170cc:	f000 f8b3 	bl	8017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80170d0:	4603      	mov	r3, r0
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d007      	beq.n	80170e6 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80170d6:	68fb      	ldr	r3, [r7, #12]
 80170d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80170da:	2b04      	cmp	r3, #4
 80170dc:	d101      	bne.n	80170e2 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 80170de:	2301      	movs	r3, #1
 80170e0:	e002      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80170e2:	2303      	movs	r3, #3
 80170e4:	e000      	b.n	80170e8 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80170e6:	2300      	movs	r3, #0
}
 80170e8:	4618      	mov	r0, r3
 80170ea:	3718      	adds	r7, #24
 80170ec:	46bd      	mov	sp, r7
 80170ee:	bd80      	pop	{r7, pc}
 80170f0:	00010008 	.word	0x00010008
 80170f4:	00010002 	.word	0x00010002

080170f8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80170f8:	b580      	push	{r7, lr}
 80170fa:	b084      	sub	sp, #16
 80170fc:	af00      	add	r7, sp, #0
 80170fe:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017104:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8017106:	68fb      	ldr	r3, [r7, #12]
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	681a      	ldr	r2, [r3, #0]
 801710c:	68fb      	ldr	r3, [r7, #12]
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8017114:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8017116:	68fb      	ldr	r3, [r7, #12]
 8017118:	2200      	movs	r2, #0
 801711a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 801711c:	68fb      	ldr	r3, [r7, #12]
 801711e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017120:	2200      	movs	r2, #0
 8017122:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8017124:	68fb      	ldr	r3, [r7, #12]
 8017126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017128:	2200      	movs	r2, #0
 801712a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 801712c:	68fb      	ldr	r3, [r7, #12]
 801712e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8017132:	b2db      	uxtb	r3, r3
 8017134:	2b60      	cmp	r3, #96	; 0x60
 8017136:	d116      	bne.n	8017166 <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8017138:	68fb      	ldr	r3, [r7, #12]
 801713a:	2220      	movs	r2, #32
 801713c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	2200      	movs	r2, #0
 8017144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017148:	68fb      	ldr	r3, [r7, #12]
 801714a:	2200      	movs	r2, #0
 801714c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	681a      	ldr	r2, [r3, #0]
 8017154:	68fb      	ldr	r3, [r7, #12]
 8017156:	681b      	ldr	r3, [r3, #0]
 8017158:	f022 0201 	bic.w	r2, r2, #1
 801715c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 801715e:	68f8      	ldr	r0, [r7, #12]
 8017160:	f7fe fea8 	bl	8015eb4 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8017164:	e012      	b.n	801718c <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	2220      	movs	r2, #32
 801716a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801716e:	68fb      	ldr	r3, [r7, #12]
 8017170:	2200      	movs	r2, #0
 8017172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	681b      	ldr	r3, [r3, #0]
 801717a:	681a      	ldr	r2, [r3, #0]
 801717c:	68fb      	ldr	r3, [r7, #12]
 801717e:	681b      	ldr	r3, [r3, #0]
 8017180:	f022 0201 	bic.w	r2, r2, #1
 8017184:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8017186:	68f8      	ldr	r0, [r7, #12]
 8017188:	f7fe fe8a 	bl	8015ea0 <HAL_I2C_ErrorCallback>
}
 801718c:	bf00      	nop
 801718e:	3710      	adds	r7, #16
 8017190:	46bd      	mov	sp, r7
 8017192:	bd80      	pop	{r7, pc}

08017194 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8017194:	b580      	push	{r7, lr}
 8017196:	b084      	sub	sp, #16
 8017198:	af00      	add	r7, sp, #0
 801719a:	60f8      	str	r0, [r7, #12]
 801719c:	60b9      	str	r1, [r7, #8]
 801719e:	603b      	str	r3, [r7, #0]
 80171a0:	4613      	mov	r3, r2
 80171a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80171a4:	e01f      	b.n	80171e6 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80171a6:	683b      	ldr	r3, [r7, #0]
 80171a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80171ac:	d01b      	beq.n	80171e6 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80171ae:	683b      	ldr	r3, [r7, #0]
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d007      	beq.n	80171c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80171b4:	f7fd f8fe 	bl	80143b4 <HAL_GetTick>
 80171b8:	4602      	mov	r2, r0
 80171ba:	69bb      	ldr	r3, [r7, #24]
 80171bc:	1ad3      	subs	r3, r2, r3
 80171be:	683a      	ldr	r2, [r7, #0]
 80171c0:	429a      	cmp	r2, r3
 80171c2:	d210      	bcs.n	80171e6 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80171c4:	68fb      	ldr	r3, [r7, #12]
 80171c6:	2200      	movs	r2, #0
 80171c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	2220      	movs	r2, #32
 80171ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	2200      	movs	r2, #0
 80171d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	2200      	movs	r2, #0
 80171de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80171e2:	2303      	movs	r3, #3
 80171e4:	e023      	b.n	801722e <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80171e6:	68bb      	ldr	r3, [r7, #8]
 80171e8:	0c1b      	lsrs	r3, r3, #16
 80171ea:	b2db      	uxtb	r3, r3
 80171ec:	2b01      	cmp	r3, #1
 80171ee:	d10d      	bne.n	801720c <I2C_WaitOnFlagUntilTimeout+0x78>
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	695b      	ldr	r3, [r3, #20]
 80171f6:	43da      	mvns	r2, r3
 80171f8:	68bb      	ldr	r3, [r7, #8]
 80171fa:	4013      	ands	r3, r2
 80171fc:	b29b      	uxth	r3, r3
 80171fe:	2b00      	cmp	r3, #0
 8017200:	bf0c      	ite	eq
 8017202:	2301      	moveq	r3, #1
 8017204:	2300      	movne	r3, #0
 8017206:	b2db      	uxtb	r3, r3
 8017208:	461a      	mov	r2, r3
 801720a:	e00c      	b.n	8017226 <I2C_WaitOnFlagUntilTimeout+0x92>
 801720c:	68fb      	ldr	r3, [r7, #12]
 801720e:	681b      	ldr	r3, [r3, #0]
 8017210:	699b      	ldr	r3, [r3, #24]
 8017212:	43da      	mvns	r2, r3
 8017214:	68bb      	ldr	r3, [r7, #8]
 8017216:	4013      	ands	r3, r2
 8017218:	b29b      	uxth	r3, r3
 801721a:	2b00      	cmp	r3, #0
 801721c:	bf0c      	ite	eq
 801721e:	2301      	moveq	r3, #1
 8017220:	2300      	movne	r3, #0
 8017222:	b2db      	uxtb	r3, r3
 8017224:	461a      	mov	r2, r3
 8017226:	79fb      	ldrb	r3, [r7, #7]
 8017228:	429a      	cmp	r2, r3
 801722a:	d0bc      	beq.n	80171a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 801722c:	2300      	movs	r3, #0
}
 801722e:	4618      	mov	r0, r3
 8017230:	3710      	adds	r7, #16
 8017232:	46bd      	mov	sp, r7
 8017234:	bd80      	pop	{r7, pc}

08017236 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8017236:	b580      	push	{r7, lr}
 8017238:	b084      	sub	sp, #16
 801723a:	af00      	add	r7, sp, #0
 801723c:	60f8      	str	r0, [r7, #12]
 801723e:	60b9      	str	r1, [r7, #8]
 8017240:	607a      	str	r2, [r7, #4]
 8017242:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8017244:	e040      	b.n	80172c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8017246:	68fb      	ldr	r3, [r7, #12]
 8017248:	681b      	ldr	r3, [r3, #0]
 801724a:	695b      	ldr	r3, [r3, #20]
 801724c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8017250:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8017254:	d11c      	bne.n	8017290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8017256:	68fb      	ldr	r3, [r7, #12]
 8017258:	681b      	ldr	r3, [r3, #0]
 801725a:	681a      	ldr	r2, [r3, #0]
 801725c:	68fb      	ldr	r3, [r7, #12]
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017264:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8017266:	68fb      	ldr	r3, [r7, #12]
 8017268:	681b      	ldr	r3, [r3, #0]
 801726a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 801726e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	2204      	movs	r2, #4
 8017274:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8017276:	68fb      	ldr	r3, [r7, #12]
 8017278:	2200      	movs	r2, #0
 801727a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	2220      	movs	r2, #32
 8017280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8017284:	68fb      	ldr	r3, [r7, #12]
 8017286:	2200      	movs	r2, #0
 8017288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 801728c:	2301      	movs	r3, #1
 801728e:	e03c      	b.n	801730a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017296:	d017      	beq.n	80172c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	2b00      	cmp	r3, #0
 801729c:	d007      	beq.n	80172ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 801729e:	f7fd f889 	bl	80143b4 <HAL_GetTick>
 80172a2:	4602      	mov	r2, r0
 80172a4:	683b      	ldr	r3, [r7, #0]
 80172a6:	1ad3      	subs	r3, r2, r3
 80172a8:	687a      	ldr	r2, [r7, #4]
 80172aa:	429a      	cmp	r2, r3
 80172ac:	d20c      	bcs.n	80172c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	2200      	movs	r2, #0
 80172b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80172b4:	68fb      	ldr	r3, [r7, #12]
 80172b6:	2220      	movs	r2, #32
 80172b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80172bc:	68fb      	ldr	r3, [r7, #12]
 80172be:	2200      	movs	r2, #0
 80172c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80172c4:	2303      	movs	r3, #3
 80172c6:	e020      	b.n	801730a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80172c8:	68bb      	ldr	r3, [r7, #8]
 80172ca:	0c1b      	lsrs	r3, r3, #16
 80172cc:	b2db      	uxtb	r3, r3
 80172ce:	2b01      	cmp	r3, #1
 80172d0:	d10c      	bne.n	80172ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80172d2:	68fb      	ldr	r3, [r7, #12]
 80172d4:	681b      	ldr	r3, [r3, #0]
 80172d6:	695b      	ldr	r3, [r3, #20]
 80172d8:	43da      	mvns	r2, r3
 80172da:	68bb      	ldr	r3, [r7, #8]
 80172dc:	4013      	ands	r3, r2
 80172de:	b29b      	uxth	r3, r3
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	bf14      	ite	ne
 80172e4:	2301      	movne	r3, #1
 80172e6:	2300      	moveq	r3, #0
 80172e8:	b2db      	uxtb	r3, r3
 80172ea:	e00b      	b.n	8017304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	699b      	ldr	r3, [r3, #24]
 80172f2:	43da      	mvns	r2, r3
 80172f4:	68bb      	ldr	r3, [r7, #8]
 80172f6:	4013      	ands	r3, r2
 80172f8:	b29b      	uxth	r3, r3
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	bf14      	ite	ne
 80172fe:	2301      	movne	r3, #1
 8017300:	2300      	moveq	r3, #0
 8017302:	b2db      	uxtb	r3, r3
 8017304:	2b00      	cmp	r3, #0
 8017306:	d19e      	bne.n	8017246 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8017308:	2300      	movs	r3, #0
}
 801730a:	4618      	mov	r0, r3
 801730c:	3710      	adds	r7, #16
 801730e:	46bd      	mov	sp, r7
 8017310:	bd80      	pop	{r7, pc}

08017312 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8017312:	b580      	push	{r7, lr}
 8017314:	b084      	sub	sp, #16
 8017316:	af00      	add	r7, sp, #0
 8017318:	60f8      	str	r0, [r7, #12]
 801731a:	60b9      	str	r1, [r7, #8]
 801731c:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 801731e:	e029      	b.n	8017374 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8017320:	68f8      	ldr	r0, [r7, #12]
 8017322:	f000 f8ba 	bl	801749a <I2C_IsAcknowledgeFailed>
 8017326:	4603      	mov	r3, r0
 8017328:	2b00      	cmp	r3, #0
 801732a:	d001      	beq.n	8017330 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 801732c:	2301      	movs	r3, #1
 801732e:	e029      	b.n	8017384 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8017330:	68bb      	ldr	r3, [r7, #8]
 8017332:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017336:	d01d      	beq.n	8017374 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8017338:	68bb      	ldr	r3, [r7, #8]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d007      	beq.n	801734e <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 801733e:	f7fd f839 	bl	80143b4 <HAL_GetTick>
 8017342:	4602      	mov	r2, r0
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	1ad3      	subs	r3, r2, r3
 8017348:	68ba      	ldr	r2, [r7, #8]
 801734a:	429a      	cmp	r2, r3
 801734c:	d212      	bcs.n	8017374 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801734e:	68fb      	ldr	r3, [r7, #12]
 8017350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017352:	f043 0220 	orr.w	r2, r3, #32
 8017356:	68fb      	ldr	r3, [r7, #12]
 8017358:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 801735a:	68fb      	ldr	r3, [r7, #12]
 801735c:	2200      	movs	r2, #0
 801735e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8017360:	68fb      	ldr	r3, [r7, #12]
 8017362:	2220      	movs	r2, #32
 8017364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8017368:	68fb      	ldr	r3, [r7, #12]
 801736a:	2200      	movs	r2, #0
 801736c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8017370:	2303      	movs	r3, #3
 8017372:	e007      	b.n	8017384 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	681b      	ldr	r3, [r3, #0]
 8017378:	695b      	ldr	r3, [r3, #20]
 801737a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801737e:	2b80      	cmp	r3, #128	; 0x80
 8017380:	d1ce      	bne.n	8017320 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8017382:	2300      	movs	r3, #0
}
 8017384:	4618      	mov	r0, r3
 8017386:	3710      	adds	r7, #16
 8017388:	46bd      	mov	sp, r7
 801738a:	bd80      	pop	{r7, pc}

0801738c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 801738c:	b580      	push	{r7, lr}
 801738e:	b084      	sub	sp, #16
 8017390:	af00      	add	r7, sp, #0
 8017392:	60f8      	str	r0, [r7, #12]
 8017394:	60b9      	str	r1, [r7, #8]
 8017396:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8017398:	e029      	b.n	80173ee <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 801739a:	68f8      	ldr	r0, [r7, #12]
 801739c:	f000 f87d 	bl	801749a <I2C_IsAcknowledgeFailed>
 80173a0:	4603      	mov	r3, r0
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d001      	beq.n	80173aa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80173a6:	2301      	movs	r3, #1
 80173a8:	e029      	b.n	80173fe <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80173aa:	68bb      	ldr	r3, [r7, #8]
 80173ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80173b0:	d01d      	beq.n	80173ee <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80173b2:	68bb      	ldr	r3, [r7, #8]
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d007      	beq.n	80173c8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80173b8:	f7fc fffc 	bl	80143b4 <HAL_GetTick>
 80173bc:	4602      	mov	r2, r0
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	1ad3      	subs	r3, r2, r3
 80173c2:	68ba      	ldr	r2, [r7, #8]
 80173c4:	429a      	cmp	r2, r3
 80173c6:	d212      	bcs.n	80173ee <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80173cc:	f043 0220 	orr.w	r2, r3, #32
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80173d4:	68fb      	ldr	r3, [r7, #12]
 80173d6:	2200      	movs	r2, #0
 80173d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80173da:	68fb      	ldr	r3, [r7, #12]
 80173dc:	2220      	movs	r2, #32
 80173de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80173e2:	68fb      	ldr	r3, [r7, #12]
 80173e4:	2200      	movs	r2, #0
 80173e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80173ea:	2303      	movs	r3, #3
 80173ec:	e007      	b.n	80173fe <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80173ee:	68fb      	ldr	r3, [r7, #12]
 80173f0:	681b      	ldr	r3, [r3, #0]
 80173f2:	695b      	ldr	r3, [r3, #20]
 80173f4:	f003 0304 	and.w	r3, r3, #4
 80173f8:	2b04      	cmp	r3, #4
 80173fa:	d1ce      	bne.n	801739a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80173fc:	2300      	movs	r3, #0
}
 80173fe:	4618      	mov	r0, r3
 8017400:	3710      	adds	r7, #16
 8017402:	46bd      	mov	sp, r7
 8017404:	bd80      	pop	{r7, pc}

08017406 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8017406:	b580      	push	{r7, lr}
 8017408:	b084      	sub	sp, #16
 801740a:	af00      	add	r7, sp, #0
 801740c:	60f8      	str	r0, [r7, #12]
 801740e:	60b9      	str	r1, [r7, #8]
 8017410:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8017412:	e036      	b.n	8017482 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	695b      	ldr	r3, [r3, #20]
 801741a:	f003 0310 	and.w	r3, r3, #16
 801741e:	2b10      	cmp	r3, #16
 8017420:	d114      	bne.n	801744c <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017422:	68fb      	ldr	r3, [r7, #12]
 8017424:	681b      	ldr	r3, [r3, #0]
 8017426:	f06f 0210 	mvn.w	r2, #16
 801742a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801742c:	68fb      	ldr	r3, [r7, #12]
 801742e:	2200      	movs	r2, #0
 8017430:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	2200      	movs	r2, #0
 8017436:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8017438:	68fb      	ldr	r3, [r7, #12]
 801743a:	2220      	movs	r2, #32
 801743c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8017440:	68fb      	ldr	r3, [r7, #12]
 8017442:	2200      	movs	r2, #0
 8017444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8017448:	2301      	movs	r3, #1
 801744a:	e022      	b.n	8017492 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 801744c:	68bb      	ldr	r3, [r7, #8]
 801744e:	2b00      	cmp	r3, #0
 8017450:	d007      	beq.n	8017462 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8017452:	f7fc ffaf 	bl	80143b4 <HAL_GetTick>
 8017456:	4602      	mov	r2, r0
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	1ad3      	subs	r3, r2, r3
 801745c:	68ba      	ldr	r2, [r7, #8]
 801745e:	429a      	cmp	r2, r3
 8017460:	d20f      	bcs.n	8017482 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8017462:	68fb      	ldr	r3, [r7, #12]
 8017464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017466:	f043 0220 	orr.w	r2, r3, #32
 801746a:	68fb      	ldr	r3, [r7, #12]
 801746c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	2220      	movs	r2, #32
 8017472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8017476:	68fb      	ldr	r3, [r7, #12]
 8017478:	2200      	movs	r2, #0
 801747a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 801747e:	2303      	movs	r3, #3
 8017480:	e007      	b.n	8017492 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	695b      	ldr	r3, [r3, #20]
 8017488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801748c:	2b40      	cmp	r3, #64	; 0x40
 801748e:	d1c1      	bne.n	8017414 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8017490:	2300      	movs	r3, #0
}
 8017492:	4618      	mov	r0, r3
 8017494:	3710      	adds	r7, #16
 8017496:	46bd      	mov	sp, r7
 8017498:	bd80      	pop	{r7, pc}

0801749a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 801749a:	b480      	push	{r7}
 801749c:	b083      	sub	sp, #12
 801749e:	af00      	add	r7, sp, #0
 80174a0:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	681b      	ldr	r3, [r3, #0]
 80174a6:	695b      	ldr	r3, [r3, #20]
 80174a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80174ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80174b0:	d114      	bne.n	80174dc <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80174ba:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	2204      	movs	r2, #4
 80174c0:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	2200      	movs	r2, #0
 80174c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	2220      	movs	r2, #32
 80174cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	2200      	movs	r2, #0
 80174d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80174d8:	2301      	movs	r3, #1
 80174da:	e000      	b.n	80174de <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 80174dc:	2300      	movs	r3, #0
}
 80174de:	4618      	mov	r0, r3
 80174e0:	370c      	adds	r7, #12
 80174e2:	46bd      	mov	sp, r7
 80174e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174e8:	4770      	bx	lr
	...

080174ec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b08c      	sub	sp, #48	; 0x30
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	681b      	ldr	r3, [r3, #0]
 80174f8:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 80174fa:	2300      	movs	r3, #0
 80174fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80174fe:	2300      	movs	r3, #0
 8017500:	62bb      	str	r3, [r7, #40]	; 0x28
 8017502:	2300      	movs	r3, #0
 8017504:	61fb      	str	r3, [r7, #28]
 8017506:	2300      	movs	r3, #0
 8017508:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 801750a:	2300      	movs	r3, #0
 801750c:	61bb      	str	r3, [r7, #24]
 801750e:	2300      	movs	r3, #0
 8017510:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 8017512:	4b7c      	ldr	r3, [pc, #496]	; (8017704 <HAL_PCD_IRQHandler+0x218>)
 8017514:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	681b      	ldr	r3, [r3, #0]
 801751a:	4618      	mov	r0, r3
 801751c:	f004 fb6f 	bl	801bbfe <USB_GetMode>
 8017520:	4603      	mov	r3, r0
 8017522:	2b00      	cmp	r3, #0
 8017524:	f040 845c 	bne.w	8017de0 <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	4618      	mov	r0, r3
 801752e:	f004 fadb 	bl	801bae8 <USB_ReadInterrupts>
 8017532:	4603      	mov	r3, r0
 8017534:	2b00      	cmp	r3, #0
 8017536:	f000 8452 	beq.w	8017dde <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 801753a:	687b      	ldr	r3, [r7, #4]
 801753c:	681b      	ldr	r3, [r3, #0]
 801753e:	4618      	mov	r0, r3
 8017540:	f004 fad2 	bl	801bae8 <USB_ReadInterrupts>
 8017544:	4603      	mov	r3, r0
 8017546:	f003 0302 	and.w	r3, r3, #2
 801754a:	2b02      	cmp	r3, #2
 801754c:	d107      	bne.n	801755e <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	681b      	ldr	r3, [r3, #0]
 8017552:	695a      	ldr	r2, [r3, #20]
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	681b      	ldr	r3, [r3, #0]
 8017558:	f002 0202 	and.w	r2, r2, #2
 801755c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 801755e:	687b      	ldr	r3, [r7, #4]
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	4618      	mov	r0, r3
 8017564:	f004 fac0 	bl	801bae8 <USB_ReadInterrupts>
 8017568:	4603      	mov	r3, r0
 801756a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801756e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8017572:	f040 80b2 	bne.w	80176da <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 8017576:	2300      	movs	r3, #0
 8017578:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	681b      	ldr	r3, [r3, #0]
 801757e:	4618      	mov	r0, r3
 8017580:	f004 fac7 	bl	801bb12 <USB_ReadDevAllOutEpInterrupt>
 8017584:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 8017586:	e0a4      	b.n	80176d2 <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 8017588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801758a:	f003 0301 	and.w	r3, r3, #1
 801758e:	2b00      	cmp	r3, #0
 8017590:	f000 8099 	beq.w	80176c6 <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	681b      	ldr	r3, [r3, #0]
 8017598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801759a:	b2d2      	uxtb	r2, r2
 801759c:	4611      	mov	r1, r2
 801759e:	4618      	mov	r0, r3
 80175a0:	f004 fae7 	bl	801bb72 <USB_ReadDevOutEPInterrupt>
 80175a4:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80175a6:	69fb      	ldr	r3, [r7, #28]
 80175a8:	f003 0301 	and.w	r3, r3, #1
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d06b      	beq.n	8017688 <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80175b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175b2:	015a      	lsls	r2, r3, #5
 80175b4:	6a3b      	ldr	r3, [r7, #32]
 80175b6:	4413      	add	r3, r2
 80175b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80175bc:	461a      	mov	r2, r3
 80175be:	2301      	movs	r3, #1
 80175c0:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	691b      	ldr	r3, [r3, #16]
 80175c6:	2b01      	cmp	r3, #1
 80175c8:	d13c      	bne.n	8017644 <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 80175ca:	6879      	ldr	r1, [r7, #4]
 80175cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80175ce:	4613      	mov	r3, r2
 80175d0:	00db      	lsls	r3, r3, #3
 80175d2:	1a9b      	subs	r3, r3, r2
 80175d4:	009b      	lsls	r3, r3, #2
 80175d6:	440b      	add	r3, r1
 80175d8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80175dc:	681a      	ldr	r2, [r3, #0]
 80175de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80175e0:	0159      	lsls	r1, r3, #5
 80175e2:	6a3b      	ldr	r3, [r7, #32]
 80175e4:	440b      	add	r3, r1
 80175e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80175ea:	691b      	ldr	r3, [r3, #16]
 80175ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80175f0:	1ad1      	subs	r1, r2, r3
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80175f6:	4613      	mov	r3, r2
 80175f8:	00db      	lsls	r3, r3, #3
 80175fa:	1a9b      	subs	r3, r3, r2
 80175fc:	009b      	lsls	r3, r3, #2
 80175fe:	4403      	add	r3, r0
 8017600:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8017604:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8017606:	6879      	ldr	r1, [r7, #4]
 8017608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801760a:	4613      	mov	r3, r2
 801760c:	00db      	lsls	r3, r3, #3
 801760e:	1a9b      	subs	r3, r3, r2
 8017610:	009b      	lsls	r3, r3, #2
 8017612:	440b      	add	r3, r1
 8017614:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8017618:	6819      	ldr	r1, [r3, #0]
 801761a:	6878      	ldr	r0, [r7, #4]
 801761c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801761e:	4613      	mov	r3, r2
 8017620:	00db      	lsls	r3, r3, #3
 8017622:	1a9b      	subs	r3, r3, r2
 8017624:	009b      	lsls	r3, r3, #2
 8017626:	4403      	add	r3, r0
 8017628:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801762c:	681b      	ldr	r3, [r3, #0]
 801762e:	4419      	add	r1, r3
 8017630:	6878      	ldr	r0, [r7, #4]
 8017632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017634:	4613      	mov	r3, r2
 8017636:	00db      	lsls	r3, r3, #3
 8017638:	1a9b      	subs	r3, r3, r2
 801763a:	009b      	lsls	r3, r3, #2
 801763c:	4403      	add	r3, r0
 801763e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8017642:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8017644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017646:	b2db      	uxtb	r3, r3
 8017648:	4619      	mov	r1, r3
 801764a:	6878      	ldr	r0, [r7, #4]
 801764c:	f7ee fd4c 	bl	80060e8 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	691b      	ldr	r3, [r3, #16]
 8017654:	2b01      	cmp	r3, #1
 8017656:	d117      	bne.n	8017688 <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8017658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801765a:	2b00      	cmp	r3, #0
 801765c:	d114      	bne.n	8017688 <HAL_PCD_IRQHandler+0x19c>
 801765e:	6879      	ldr	r1, [r7, #4]
 8017660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017662:	4613      	mov	r3, r2
 8017664:	00db      	lsls	r3, r3, #3
 8017666:	1a9b      	subs	r3, r3, r2
 8017668:	009b      	lsls	r3, r3, #2
 801766a:	440b      	add	r3, r1
 801766c:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8017670:	681b      	ldr	r3, [r3, #0]
 8017672:	2b00      	cmp	r3, #0
 8017674:	d108      	bne.n	8017688 <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	6818      	ldr	r0, [r3, #0]
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8017680:	461a      	mov	r2, r3
 8017682:	2101      	movs	r1, #1
 8017684:	f004 fafc 	bl	801bc80 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8017688:	69fb      	ldr	r3, [r7, #28]
 801768a:	f003 0308 	and.w	r3, r3, #8
 801768e:	2b00      	cmp	r3, #0
 8017690:	d00b      	beq.n	80176aa <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 8017692:	6878      	ldr	r0, [r7, #4]
 8017694:	f7ee fd16 	bl	80060c4 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8017698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801769a:	015a      	lsls	r2, r3, #5
 801769c:	6a3b      	ldr	r3, [r7, #32]
 801769e:	4413      	add	r3, r2
 80176a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80176a4:	461a      	mov	r2, r3
 80176a6:	2308      	movs	r3, #8
 80176a8:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80176aa:	69fb      	ldr	r3, [r7, #28]
 80176ac:	f003 0310 	and.w	r3, r3, #16
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d008      	beq.n	80176c6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80176b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176b6:	015a      	lsls	r2, r3, #5
 80176b8:	6a3b      	ldr	r3, [r7, #32]
 80176ba:	4413      	add	r3, r2
 80176bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80176c0:	461a      	mov	r2, r3
 80176c2:	2310      	movs	r3, #16
 80176c4:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 80176c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176c8:	3301      	adds	r3, #1
 80176ca:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80176cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176ce:	085b      	lsrs	r3, r3, #1
 80176d0:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 80176d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	f47f af57 	bne.w	8017588 <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	681b      	ldr	r3, [r3, #0]
 80176de:	4618      	mov	r0, r3
 80176e0:	f004 fa02 	bl	801bae8 <USB_ReadInterrupts>
 80176e4:	4603      	mov	r3, r0
 80176e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80176ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80176ee:	f040 80c4 	bne.w	801787a <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	4618      	mov	r0, r3
 80176f8:	f004 fa23 	bl	801bb42 <USB_ReadDevAllInEpInterrupt>
 80176fc:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 80176fe:	2300      	movs	r3, #0
 8017700:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 8017702:	e0b6      	b.n	8017872 <HAL_PCD_IRQHandler+0x386>
 8017704:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 8017708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801770a:	f003 0301 	and.w	r3, r3, #1
 801770e:	2b00      	cmp	r3, #0
 8017710:	f000 80a9 	beq.w	8017866 <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	681b      	ldr	r3, [r3, #0]
 8017718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801771a:	b2d2      	uxtb	r2, r2
 801771c:	4611      	mov	r1, r2
 801771e:	4618      	mov	r0, r3
 8017720:	f004 fa43 	bl	801bbaa <USB_ReadDevInEPInterrupt>
 8017724:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8017726:	69fb      	ldr	r3, [r7, #28]
 8017728:	f003 0301 	and.w	r3, r3, #1
 801772c:	2b00      	cmp	r3, #0
 801772e:	d059      	beq.n	80177e4 <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 8017730:	2201      	movs	r2, #1
 8017732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017734:	fa02 f303 	lsl.w	r3, r2, r3
 8017738:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 801773a:	6a3b      	ldr	r3, [r7, #32]
 801773c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017740:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017742:	69bb      	ldr	r3, [r7, #24]
 8017744:	43db      	mvns	r3, r3
 8017746:	6a39      	ldr	r1, [r7, #32]
 8017748:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801774c:	4013      	ands	r3, r2
 801774e:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8017750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017752:	015a      	lsls	r2, r3, #5
 8017754:	6a3b      	ldr	r3, [r7, #32]
 8017756:	4413      	add	r3, r2
 8017758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801775c:	461a      	mov	r2, r3
 801775e:	2301      	movs	r3, #1
 8017760:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	691b      	ldr	r3, [r3, #16]
 8017766:	2b01      	cmp	r3, #1
 8017768:	d11b      	bne.n	80177a2 <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 801776a:	6879      	ldr	r1, [r7, #4]
 801776c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801776e:	4613      	mov	r3, r2
 8017770:	00db      	lsls	r3, r3, #3
 8017772:	1a9b      	subs	r3, r3, r2
 8017774:	009b      	lsls	r3, r3, #2
 8017776:	440b      	add	r3, r1
 8017778:	3344      	adds	r3, #68	; 0x44
 801777a:	6819      	ldr	r1, [r3, #0]
 801777c:	6878      	ldr	r0, [r7, #4]
 801777e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017780:	4613      	mov	r3, r2
 8017782:	00db      	lsls	r3, r3, #3
 8017784:	1a9b      	subs	r3, r3, r2
 8017786:	009b      	lsls	r3, r3, #2
 8017788:	4403      	add	r3, r0
 801778a:	3340      	adds	r3, #64	; 0x40
 801778c:	681b      	ldr	r3, [r3, #0]
 801778e:	4419      	add	r1, r3
 8017790:	6878      	ldr	r0, [r7, #4]
 8017792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017794:	4613      	mov	r3, r2
 8017796:	00db      	lsls	r3, r3, #3
 8017798:	1a9b      	subs	r3, r3, r2
 801779a:	009b      	lsls	r3, r3, #2
 801779c:	4403      	add	r3, r0
 801779e:	3344      	adds	r3, #68	; 0x44
 80177a0:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 80177a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177a4:	b2db      	uxtb	r3, r3
 80177a6:	4619      	mov	r1, r3
 80177a8:	6878      	ldr	r0, [r7, #4]
 80177aa:	f7ee fcb8 	bl	800611e <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	691b      	ldr	r3, [r3, #16]
 80177b2:	2b01      	cmp	r3, #1
 80177b4:	d116      	bne.n	80177e4 <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80177b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d113      	bne.n	80177e4 <HAL_PCD_IRQHandler+0x2f8>
 80177bc:	6879      	ldr	r1, [r7, #4]
 80177be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80177c0:	4613      	mov	r3, r2
 80177c2:	00db      	lsls	r3, r3, #3
 80177c4:	1a9b      	subs	r3, r3, r2
 80177c6:	009b      	lsls	r3, r3, #2
 80177c8:	440b      	add	r3, r1
 80177ca:	334c      	adds	r3, #76	; 0x4c
 80177cc:	681b      	ldr	r3, [r3, #0]
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d108      	bne.n	80177e4 <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80177d2:	687b      	ldr	r3, [r7, #4]
 80177d4:	6818      	ldr	r0, [r3, #0]
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80177dc:	461a      	mov	r2, r3
 80177de:	2101      	movs	r1, #1
 80177e0:	f004 fa4e 	bl	801bc80 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80177e4:	69fb      	ldr	r3, [r7, #28]
 80177e6:	f003 0308 	and.w	r3, r3, #8
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	d008      	beq.n	8017800 <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80177ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177f0:	015a      	lsls	r2, r3, #5
 80177f2:	6a3b      	ldr	r3, [r7, #32]
 80177f4:	4413      	add	r3, r2
 80177f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80177fa:	461a      	mov	r2, r3
 80177fc:	2308      	movs	r3, #8
 80177fe:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8017800:	69fb      	ldr	r3, [r7, #28]
 8017802:	f003 0310 	and.w	r3, r3, #16
 8017806:	2b00      	cmp	r3, #0
 8017808:	d008      	beq.n	801781c <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 801780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801780c:	015a      	lsls	r2, r3, #5
 801780e:	6a3b      	ldr	r3, [r7, #32]
 8017810:	4413      	add	r3, r2
 8017812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8017816:	461a      	mov	r2, r3
 8017818:	2310      	movs	r3, #16
 801781a:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 801781c:	69fb      	ldr	r3, [r7, #28]
 801781e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017822:	2b00      	cmp	r3, #0
 8017824:	d008      	beq.n	8017838 <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8017826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017828:	015a      	lsls	r2, r3, #5
 801782a:	6a3b      	ldr	r3, [r7, #32]
 801782c:	4413      	add	r3, r2
 801782e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8017832:	461a      	mov	r2, r3
 8017834:	2340      	movs	r3, #64	; 0x40
 8017836:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8017838:	69fb      	ldr	r3, [r7, #28]
 801783a:	f003 0302 	and.w	r3, r3, #2
 801783e:	2b00      	cmp	r3, #0
 8017840:	d008      	beq.n	8017854 <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8017842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017844:	015a      	lsls	r2, r3, #5
 8017846:	6a3b      	ldr	r3, [r7, #32]
 8017848:	4413      	add	r3, r2
 801784a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801784e:	461a      	mov	r2, r3
 8017850:	2302      	movs	r3, #2
 8017852:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8017854:	69fb      	ldr	r3, [r7, #28]
 8017856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801785a:	2b00      	cmp	r3, #0
 801785c:	d003      	beq.n	8017866 <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 801785e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017860:	6878      	ldr	r0, [r7, #4]
 8017862:	f000 fca1 	bl	80181a8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8017866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017868:	3301      	adds	r3, #1
 801786a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 801786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801786e:	085b      	lsrs	r3, r3, #1
 8017870:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 8017872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017874:	2b00      	cmp	r3, #0
 8017876:	f47f af47 	bne.w	8017708 <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	4618      	mov	r0, r3
 8017880:	f004 f932 	bl	801bae8 <USB_ReadInterrupts>
 8017884:	4603      	mov	r3, r0
 8017886:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801788a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801788e:	d114      	bne.n	80178ba <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8017890:	6a3b      	ldr	r3, [r7, #32]
 8017892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017896:	685b      	ldr	r3, [r3, #4]
 8017898:	6a3a      	ldr	r2, [r7, #32]
 801789a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801789e:	f023 0301 	bic.w	r3, r3, #1
 80178a2:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 80178a4:	6878      	ldr	r0, [r7, #4]
 80178a6:	f7ee fcb1 	bl	800620c <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80178aa:	687b      	ldr	r3, [r7, #4]
 80178ac:	681b      	ldr	r3, [r3, #0]
 80178ae:	695a      	ldr	r2, [r3, #20]
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80178b8:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	4618      	mov	r0, r3
 80178c0:	f004 f912 	bl	801bae8 <USB_ReadInterrupts>
 80178c4:	4603      	mov	r3, r0
 80178c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80178ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80178ce:	d112      	bne.n	80178f6 <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80178d0:	6a3b      	ldr	r3, [r7, #32]
 80178d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80178d6:	689b      	ldr	r3, [r3, #8]
 80178d8:	f003 0301 	and.w	r3, r3, #1
 80178dc:	2b01      	cmp	r3, #1
 80178de:	d102      	bne.n	80178e6 <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 80178e0:	6878      	ldr	r0, [r7, #4]
 80178e2:	f7ee fc6d 	bl	80061c0 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	695a      	ldr	r2, [r3, #20]
 80178ec:	687b      	ldr	r3, [r7, #4]
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80178f4:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	681b      	ldr	r3, [r3, #0]
 80178fa:	4618      	mov	r0, r3
 80178fc:	f004 f8f4 	bl	801bae8 <USB_ReadInterrupts>
 8017900:	4603      	mov	r3, r0
 8017902:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8017906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801790a:	f040 808a 	bne.w	8017a22 <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 801790e:	6a3b      	ldr	r3, [r7, #32]
 8017910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017914:	685b      	ldr	r3, [r3, #4]
 8017916:	6a3a      	ldr	r2, [r7, #32]
 8017918:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801791c:	f023 0301 	bic.w	r3, r3, #1
 8017920:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	2100      	movs	r1, #0
 8017928:	4618      	mov	r0, r3
 801792a:	f003 fb29 	bl	801af80 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801792e:	2300      	movs	r3, #0
 8017930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017932:	e014      	b.n	801795e <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8017934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017936:	015a      	lsls	r2, r3, #5
 8017938:	6a3b      	ldr	r3, [r7, #32]
 801793a:	4413      	add	r3, r2
 801793c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8017940:	461a      	mov	r2, r3
 8017942:	23ff      	movs	r3, #255	; 0xff
 8017944:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8017946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017948:	015a      	lsls	r2, r3, #5
 801794a:	6a3b      	ldr	r3, [r7, #32]
 801794c:	4413      	add	r3, r2
 801794e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8017952:	461a      	mov	r2, r3
 8017954:	23ff      	movs	r3, #255	; 0xff
 8017956:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8017958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801795a:	3301      	adds	r3, #1
 801795c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	685b      	ldr	r3, [r3, #4]
 8017962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017964:	429a      	cmp	r2, r3
 8017966:	d3e5      	bcc.n	8017934 <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8017968:	6a3b      	ldr	r3, [r7, #32]
 801796a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801796e:	461a      	mov	r2, r3
 8017970:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017974:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8017976:	6a3b      	ldr	r3, [r7, #32]
 8017978:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801797c:	69db      	ldr	r3, [r3, #28]
 801797e:	6a3a      	ldr	r2, [r7, #32]
 8017980:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8017984:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8017988:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 801798a:	687b      	ldr	r3, [r7, #4]
 801798c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801798e:	2b00      	cmp	r3, #0
 8017990:	d016      	beq.n	80179c0 <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8017992:	6a3b      	ldr	r3, [r7, #32]
 8017994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017998:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801799c:	6a3a      	ldr	r2, [r7, #32]
 801799e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80179a2:	f043 030b 	orr.w	r3, r3, #11
 80179a6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 80179aa:	6a3b      	ldr	r3, [r7, #32]
 80179ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80179b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80179b2:	6a3a      	ldr	r2, [r7, #32]
 80179b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80179b8:	f043 030b 	orr.w	r3, r3, #11
 80179bc:	6453      	str	r3, [r2, #68]	; 0x44
 80179be:	e013      	b.n	80179e8 <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 80179c0:	6a3b      	ldr	r3, [r7, #32]
 80179c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80179c6:	695b      	ldr	r3, [r3, #20]
 80179c8:	6a3a      	ldr	r2, [r7, #32]
 80179ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80179ce:	f043 030b 	orr.w	r3, r3, #11
 80179d2:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 80179d4:	6a3b      	ldr	r3, [r7, #32]
 80179d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80179da:	691b      	ldr	r3, [r3, #16]
 80179dc:	6a3a      	ldr	r2, [r7, #32]
 80179de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80179e2:	f043 030b 	orr.w	r3, r3, #11
 80179e6:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80179e8:	6a3b      	ldr	r3, [r7, #32]
 80179ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	6a3a      	ldr	r2, [r7, #32]
 80179f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80179f6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80179fa:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	6818      	ldr	r0, [r3, #0]
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	691b      	ldr	r3, [r3, #16]
 8017a04:	b2d9      	uxtb	r1, r3
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8017a0c:	461a      	mov	r2, r3
 8017a0e:	f004 f937 	bl	801bc80 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	681b      	ldr	r3, [r3, #0]
 8017a16:	695a      	ldr	r2, [r3, #20]
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	681b      	ldr	r3, [r3, #0]
 8017a1c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8017a20:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	4618      	mov	r0, r3
 8017a28:	f004 f85e 	bl	801bae8 <USB_ReadInterrupts>
 8017a2c:	4603      	mov	r3, r0
 8017a2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8017a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8017a36:	f040 80d7 	bne.w	8017be8 <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	681b      	ldr	r3, [r3, #0]
 8017a3e:	4618      	mov	r0, r3
 8017a40:	f004 f8eb 	bl	801bc1a <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	681b      	ldr	r3, [r3, #0]
 8017a48:	68da      	ldr	r2, [r3, #12]
 8017a4a:	687b      	ldr	r3, [r7, #4]
 8017a4c:	681b      	ldr	r3, [r3, #0]
 8017a4e:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8017a52:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	4618      	mov	r0, r3
 8017a5a:	f003 fab7 	bl	801afcc <USB_GetDevSpeed>
 8017a5e:	4603      	mov	r3, r0
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d10f      	bne.n	8017a84 <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	2200      	movs	r2, #0
 8017a68:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017a70:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	68da      	ldr	r2, [r3, #12]
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	681b      	ldr	r3, [r3, #0]
 8017a7c:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8017a80:	60da      	str	r2, [r3, #12]
 8017a82:	e0a6      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	2203      	movs	r2, #3
 8017a88:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	2240      	movs	r2, #64	; 0x40
 8017a8e:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 8017a90:	693b      	ldr	r3, [r7, #16]
 8017a92:	4a7b      	ldr	r2, [pc, #492]	; (8017c80 <HAL_PCD_IRQHandler+0x794>)
 8017a94:	4293      	cmp	r3, r2
 8017a96:	d90c      	bls.n	8017ab2 <HAL_PCD_IRQHandler+0x5c6>
 8017a98:	693b      	ldr	r3, [r7, #16]
 8017a9a:	4a7a      	ldr	r2, [pc, #488]	; (8017c84 <HAL_PCD_IRQHandler+0x798>)
 8017a9c:	4293      	cmp	r3, r2
 8017a9e:	d208      	bcs.n	8017ab2 <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	68da      	ldr	r2, [r3, #12]
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	681b      	ldr	r3, [r3, #0]
 8017aaa:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 8017aae:	60da      	str	r2, [r3, #12]
 8017ab0:	e08f      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 8017ab2:	693b      	ldr	r3, [r7, #16]
 8017ab4:	4a73      	ldr	r2, [pc, #460]	; (8017c84 <HAL_PCD_IRQHandler+0x798>)
 8017ab6:	4293      	cmp	r3, r2
 8017ab8:	d30c      	bcc.n	8017ad4 <HAL_PCD_IRQHandler+0x5e8>
 8017aba:	693b      	ldr	r3, [r7, #16]
 8017abc:	4a72      	ldr	r2, [pc, #456]	; (8017c88 <HAL_PCD_IRQHandler+0x79c>)
 8017abe:	4293      	cmp	r3, r2
 8017ac0:	d208      	bcs.n	8017ad4 <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	681b      	ldr	r3, [r3, #0]
 8017ac6:	68da      	ldr	r2, [r3, #12]
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	681b      	ldr	r3, [r3, #0]
 8017acc:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8017ad0:	60da      	str	r2, [r3, #12]
 8017ad2:	e07e      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 8017ad4:	693b      	ldr	r3, [r7, #16]
 8017ad6:	4a6c      	ldr	r2, [pc, #432]	; (8017c88 <HAL_PCD_IRQHandler+0x79c>)
 8017ad8:	4293      	cmp	r3, r2
 8017ada:	d30c      	bcc.n	8017af6 <HAL_PCD_IRQHandler+0x60a>
 8017adc:	693b      	ldr	r3, [r7, #16]
 8017ade:	4a6b      	ldr	r2, [pc, #428]	; (8017c8c <HAL_PCD_IRQHandler+0x7a0>)
 8017ae0:	4293      	cmp	r3, r2
 8017ae2:	d208      	bcs.n	8017af6 <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	681b      	ldr	r3, [r3, #0]
 8017ae8:	68da      	ldr	r2, [r3, #12]
 8017aea:	687b      	ldr	r3, [r7, #4]
 8017aec:	681b      	ldr	r3, [r3, #0]
 8017aee:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8017af2:	60da      	str	r2, [r3, #12]
 8017af4:	e06d      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 8017af6:	693b      	ldr	r3, [r7, #16]
 8017af8:	4a64      	ldr	r2, [pc, #400]	; (8017c8c <HAL_PCD_IRQHandler+0x7a0>)
 8017afa:	4293      	cmp	r3, r2
 8017afc:	d30c      	bcc.n	8017b18 <HAL_PCD_IRQHandler+0x62c>
 8017afe:	693b      	ldr	r3, [r7, #16]
 8017b00:	4a63      	ldr	r2, [pc, #396]	; (8017c90 <HAL_PCD_IRQHandler+0x7a4>)
 8017b02:	4293      	cmp	r3, r2
 8017b04:	d808      	bhi.n	8017b18 <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 8017b06:	687b      	ldr	r3, [r7, #4]
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	68da      	ldr	r2, [r3, #12]
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	681b      	ldr	r3, [r3, #0]
 8017b10:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8017b14:	60da      	str	r2, [r3, #12]
 8017b16:	e05c      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 8017b18:	693b      	ldr	r3, [r7, #16]
 8017b1a:	4a5d      	ldr	r2, [pc, #372]	; (8017c90 <HAL_PCD_IRQHandler+0x7a4>)
 8017b1c:	4293      	cmp	r3, r2
 8017b1e:	d90c      	bls.n	8017b3a <HAL_PCD_IRQHandler+0x64e>
 8017b20:	693b      	ldr	r3, [r7, #16]
 8017b22:	4a5c      	ldr	r2, [pc, #368]	; (8017c94 <HAL_PCD_IRQHandler+0x7a8>)
 8017b24:	4293      	cmp	r3, r2
 8017b26:	d808      	bhi.n	8017b3a <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	681b      	ldr	r3, [r3, #0]
 8017b2c:	68da      	ldr	r2, [r3, #12]
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	681b      	ldr	r3, [r3, #0]
 8017b32:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8017b36:	60da      	str	r2, [r3, #12]
 8017b38:	e04b      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 8017b3a:	693b      	ldr	r3, [r7, #16]
 8017b3c:	4a55      	ldr	r2, [pc, #340]	; (8017c94 <HAL_PCD_IRQHandler+0x7a8>)
 8017b3e:	4293      	cmp	r3, r2
 8017b40:	d90c      	bls.n	8017b5c <HAL_PCD_IRQHandler+0x670>
 8017b42:	693b      	ldr	r3, [r7, #16]
 8017b44:	4a54      	ldr	r2, [pc, #336]	; (8017c98 <HAL_PCD_IRQHandler+0x7ac>)
 8017b46:	4293      	cmp	r3, r2
 8017b48:	d808      	bhi.n	8017b5c <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	681b      	ldr	r3, [r3, #0]
 8017b4e:	68da      	ldr	r2, [r3, #12]
 8017b50:	687b      	ldr	r3, [r7, #4]
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8017b58:	60da      	str	r2, [r3, #12]
 8017b5a:	e03a      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 8017b5c:	693b      	ldr	r3, [r7, #16]
 8017b5e:	4a4e      	ldr	r2, [pc, #312]	; (8017c98 <HAL_PCD_IRQHandler+0x7ac>)
 8017b60:	4293      	cmp	r3, r2
 8017b62:	d90c      	bls.n	8017b7e <HAL_PCD_IRQHandler+0x692>
 8017b64:	693b      	ldr	r3, [r7, #16]
 8017b66:	4a4d      	ldr	r2, [pc, #308]	; (8017c9c <HAL_PCD_IRQHandler+0x7b0>)
 8017b68:	4293      	cmp	r3, r2
 8017b6a:	d208      	bcs.n	8017b7e <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	681b      	ldr	r3, [r3, #0]
 8017b70:	68da      	ldr	r2, [r3, #12]
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	681b      	ldr	r3, [r3, #0]
 8017b76:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8017b7a:	60da      	str	r2, [r3, #12]
 8017b7c:	e029      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 8017b7e:	693b      	ldr	r3, [r7, #16]
 8017b80:	4a46      	ldr	r2, [pc, #280]	; (8017c9c <HAL_PCD_IRQHandler+0x7b0>)
 8017b82:	4293      	cmp	r3, r2
 8017b84:	d30c      	bcc.n	8017ba0 <HAL_PCD_IRQHandler+0x6b4>
 8017b86:	693b      	ldr	r3, [r7, #16]
 8017b88:	4a45      	ldr	r2, [pc, #276]	; (8017ca0 <HAL_PCD_IRQHandler+0x7b4>)
 8017b8a:	4293      	cmp	r3, r2
 8017b8c:	d808      	bhi.n	8017ba0 <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8017b8e:	687b      	ldr	r3, [r7, #4]
 8017b90:	681b      	ldr	r3, [r3, #0]
 8017b92:	68da      	ldr	r2, [r3, #12]
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	681b      	ldr	r3, [r3, #0]
 8017b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8017b9c:	60da      	str	r2, [r3, #12]
 8017b9e:	e018      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 8017ba0:	693b      	ldr	r3, [r7, #16]
 8017ba2:	4a3f      	ldr	r2, [pc, #252]	; (8017ca0 <HAL_PCD_IRQHandler+0x7b4>)
 8017ba4:	4293      	cmp	r3, r2
 8017ba6:	d90c      	bls.n	8017bc2 <HAL_PCD_IRQHandler+0x6d6>
 8017ba8:	693b      	ldr	r3, [r7, #16]
 8017baa:	4a3e      	ldr	r2, [pc, #248]	; (8017ca4 <HAL_PCD_IRQHandler+0x7b8>)
 8017bac:	4293      	cmp	r3, r2
 8017bae:	d208      	bcs.n	8017bc2 <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	68da      	ldr	r2, [r3, #12]
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	681b      	ldr	r3, [r3, #0]
 8017bba:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8017bbe:	60da      	str	r2, [r3, #12]
 8017bc0:	e007      	b.n	8017bd2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	68da      	ldr	r2, [r3, #12]
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	681b      	ldr	r3, [r3, #0]
 8017bcc:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8017bd0:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8017bd2:	6878      	ldr	r0, [r7, #4]
 8017bd4:	f7ee facb 	bl	800616e <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	681b      	ldr	r3, [r3, #0]
 8017bdc:	695a      	ldr	r2, [r3, #20]
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	681b      	ldr	r3, [r3, #0]
 8017be2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8017be6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8017be8:	687b      	ldr	r3, [r7, #4]
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	4618      	mov	r0, r3
 8017bee:	f003 ff7b 	bl	801bae8 <USB_ReadInterrupts>
 8017bf2:	4603      	mov	r3, r0
 8017bf4:	f003 0310 	and.w	r3, r3, #16
 8017bf8:	2b10      	cmp	r3, #16
 8017bfa:	d174      	bne.n	8017ce6 <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	681b      	ldr	r3, [r3, #0]
 8017c00:	699a      	ldr	r2, [r3, #24]
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	681b      	ldr	r3, [r3, #0]
 8017c06:	f022 0210 	bic.w	r2, r2, #16
 8017c0a:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 8017c0c:	6a3b      	ldr	r3, [r7, #32]
 8017c0e:	6a1b      	ldr	r3, [r3, #32]
 8017c10:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8017c12:	697b      	ldr	r3, [r7, #20]
 8017c14:	f003 020f 	and.w	r2, r3, #15
 8017c18:	4613      	mov	r3, r2
 8017c1a:	00db      	lsls	r3, r3, #3
 8017c1c:	1a9b      	subs	r3, r3, r2
 8017c1e:	009b      	lsls	r3, r3, #2
 8017c20:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8017c24:	687a      	ldr	r2, [r7, #4]
 8017c26:	4413      	add	r3, r2
 8017c28:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8017c2a:	697b      	ldr	r3, [r7, #20]
 8017c2c:	0c5b      	lsrs	r3, r3, #17
 8017c2e:	f003 030f 	and.w	r3, r3, #15
 8017c32:	2b02      	cmp	r3, #2
 8017c34:	d138      	bne.n	8017ca8 <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8017c36:	697a      	ldr	r2, [r7, #20]
 8017c38:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8017c3c:	4013      	ands	r3, r2
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d049      	beq.n	8017cd6 <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8017c42:	68fb      	ldr	r3, [r7, #12]
 8017c44:	68d9      	ldr	r1, [r3, #12]
 8017c46:	697b      	ldr	r3, [r7, #20]
 8017c48:	091b      	lsrs	r3, r3, #4
 8017c4a:	b29b      	uxth	r3, r3
 8017c4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8017c50:	b29b      	uxth	r3, r3
 8017c52:	461a      	mov	r2, r3
 8017c54:	6a38      	ldr	r0, [r7, #32]
 8017c56:	f003 fe26 	bl	801b8a6 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8017c5a:	68fb      	ldr	r3, [r7, #12]
 8017c5c:	68da      	ldr	r2, [r3, #12]
 8017c5e:	697b      	ldr	r3, [r7, #20]
 8017c60:	091b      	lsrs	r3, r3, #4
 8017c62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8017c66:	441a      	add	r2, r3
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8017c6c:	68fb      	ldr	r3, [r7, #12]
 8017c6e:	699a      	ldr	r2, [r3, #24]
 8017c70:	697b      	ldr	r3, [r7, #20]
 8017c72:	091b      	lsrs	r3, r3, #4
 8017c74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8017c78:	441a      	add	r2, r3
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	619a      	str	r2, [r3, #24]
 8017c7e:	e02a      	b.n	8017cd6 <HAL_PCD_IRQHandler+0x7ea>
 8017c80:	00d8acbf 	.word	0x00d8acbf
 8017c84:	00e4e1c0 	.word	0x00e4e1c0
 8017c88:	00f42400 	.word	0x00f42400
 8017c8c:	01067380 	.word	0x01067380
 8017c90:	011a499f 	.word	0x011a499f
 8017c94:	01312cff 	.word	0x01312cff
 8017c98:	014ca43f 	.word	0x014ca43f
 8017c9c:	016e3600 	.word	0x016e3600
 8017ca0:	01a6ab1f 	.word	0x01a6ab1f
 8017ca4:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8017ca8:	697b      	ldr	r3, [r7, #20]
 8017caa:	0c5b      	lsrs	r3, r3, #17
 8017cac:	f003 030f 	and.w	r3, r3, #15
 8017cb0:	2b06      	cmp	r3, #6
 8017cb2:	d110      	bne.n	8017cd6 <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8017cba:	2208      	movs	r2, #8
 8017cbc:	4619      	mov	r1, r3
 8017cbe:	6a38      	ldr	r0, [r7, #32]
 8017cc0:	f003 fdf1 	bl	801b8a6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	699a      	ldr	r2, [r3, #24]
 8017cc8:	697b      	ldr	r3, [r7, #20]
 8017cca:	091b      	lsrs	r3, r3, #4
 8017ccc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8017cd0:	441a      	add	r2, r3
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	681b      	ldr	r3, [r3, #0]
 8017cda:	699a      	ldr	r2, [r3, #24]
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	681b      	ldr	r3, [r3, #0]
 8017ce0:	f042 0210 	orr.w	r2, r2, #16
 8017ce4:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	681b      	ldr	r3, [r3, #0]
 8017cea:	4618      	mov	r0, r3
 8017cec:	f003 fefc 	bl	801bae8 <USB_ReadInterrupts>
 8017cf0:	4603      	mov	r3, r0
 8017cf2:	f003 0308 	and.w	r3, r3, #8
 8017cf6:	2b08      	cmp	r3, #8
 8017cf8:	d10a      	bne.n	8017d10 <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 8017cfa:	6878      	ldr	r0, [r7, #4]
 8017cfc:	f7ee fa29 	bl	8006152 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	681b      	ldr	r3, [r3, #0]
 8017d04:	695a      	ldr	r2, [r3, #20]
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	681b      	ldr	r3, [r3, #0]
 8017d0a:	f002 0208 	and.w	r2, r2, #8
 8017d0e:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	681b      	ldr	r3, [r3, #0]
 8017d14:	4618      	mov	r0, r3
 8017d16:	f003 fee7 	bl	801bae8 <USB_ReadInterrupts>
 8017d1a:	4603      	mov	r3, r0
 8017d1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8017d20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8017d24:	d10d      	bne.n	8017d42 <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8017d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d28:	b2db      	uxtb	r3, r3
 8017d2a:	4619      	mov	r1, r3
 8017d2c:	6878      	ldr	r0, [r7, #4]
 8017d2e:	f7ee fa8d 	bl	800624c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	681b      	ldr	r3, [r3, #0]
 8017d36:	695a      	ldr	r2, [r3, #20]
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	681b      	ldr	r3, [r3, #0]
 8017d3c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8017d40:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	681b      	ldr	r3, [r3, #0]
 8017d46:	4618      	mov	r0, r3
 8017d48:	f003 fece 	bl	801bae8 <USB_ReadInterrupts>
 8017d4c:	4603      	mov	r3, r0
 8017d4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8017d52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8017d56:	d10d      	bne.n	8017d74 <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8017d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d5a:	b2db      	uxtb	r3, r3
 8017d5c:	4619      	mov	r1, r3
 8017d5e:	6878      	ldr	r0, [r7, #4]
 8017d60:	f7ee fa62 	bl	8006228 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	681b      	ldr	r3, [r3, #0]
 8017d68:	695a      	ldr	r2, [r3, #20]
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	681b      	ldr	r3, [r3, #0]
 8017d6e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8017d72:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	4618      	mov	r0, r3
 8017d7a:	f003 feb5 	bl	801bae8 <USB_ReadInterrupts>
 8017d7e:	4603      	mov	r3, r0
 8017d80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8017d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8017d88:	d10a      	bne.n	8017da0 <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8017d8a:	6878      	ldr	r0, [r7, #4]
 8017d8c:	f7ee fa70 	bl	8006270 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	681b      	ldr	r3, [r3, #0]
 8017d94:	695a      	ldr	r2, [r3, #20]
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8017d9e:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8017da0:	687b      	ldr	r3, [r7, #4]
 8017da2:	681b      	ldr	r3, [r3, #0]
 8017da4:	4618      	mov	r0, r3
 8017da6:	f003 fe9f 	bl	801bae8 <USB_ReadInterrupts>
 8017daa:	4603      	mov	r3, r0
 8017dac:	f003 0304 	and.w	r3, r3, #4
 8017db0:	2b04      	cmp	r3, #4
 8017db2:	d115      	bne.n	8017de0 <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	681b      	ldr	r3, [r3, #0]
 8017db8:	685b      	ldr	r3, [r3, #4]
 8017dba:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8017dbc:	697b      	ldr	r3, [r7, #20]
 8017dbe:	f003 0304 	and.w	r3, r3, #4
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d002      	beq.n	8017dcc <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8017dc6:	6878      	ldr	r0, [r7, #4]
 8017dc8:	f7ee fa60 	bl	800628c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8017dcc:	687b      	ldr	r3, [r7, #4]
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	6859      	ldr	r1, [r3, #4]
 8017dd2:	687b      	ldr	r3, [r7, #4]
 8017dd4:	681b      	ldr	r3, [r3, #0]
 8017dd6:	697a      	ldr	r2, [r7, #20]
 8017dd8:	430a      	orrs	r2, r1
 8017dda:	605a      	str	r2, [r3, #4]
 8017ddc:	e000      	b.n	8017de0 <HAL_PCD_IRQHandler+0x8f4>
      return;
 8017dde:	bf00      	nop
    }
  }
}
 8017de0:	3730      	adds	r7, #48	; 0x30
 8017de2:	46bd      	mov	sp, r7
 8017de4:	bd80      	pop	{r7, pc}
 8017de6:	bf00      	nop

08017de8 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8017de8:	b580      	push	{r7, lr}
 8017dea:	b082      	sub	sp, #8
 8017dec:	af00      	add	r7, sp, #0
 8017dee:	6078      	str	r0, [r7, #4]
 8017df0:	460b      	mov	r3, r1
 8017df2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8017dfa:	2b01      	cmp	r3, #1
 8017dfc:	d101      	bne.n	8017e02 <HAL_PCD_SetAddress+0x1a>
 8017dfe:	2302      	movs	r3, #2
 8017e00:	e00f      	b.n	8017e22 <HAL_PCD_SetAddress+0x3a>
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	2201      	movs	r2, #1
 8017e06:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 8017e0a:	687b      	ldr	r3, [r7, #4]
 8017e0c:	681b      	ldr	r3, [r3, #0]
 8017e0e:	78fa      	ldrb	r2, [r7, #3]
 8017e10:	4611      	mov	r1, r2
 8017e12:	4618      	mov	r0, r3
 8017e14:	f003 fe44 	bl	801baa0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	2200      	movs	r2, #0
 8017e1c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 8017e20:	2300      	movs	r3, #0
}
 8017e22:	4618      	mov	r0, r3
 8017e24:	3708      	adds	r7, #8
 8017e26:	46bd      	mov	sp, r7
 8017e28:	bd80      	pop	{r7, pc}

08017e2a <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8017e2a:	b580      	push	{r7, lr}
 8017e2c:	b084      	sub	sp, #16
 8017e2e:	af00      	add	r7, sp, #0
 8017e30:	6078      	str	r0, [r7, #4]
 8017e32:	4608      	mov	r0, r1
 8017e34:	4611      	mov	r1, r2
 8017e36:	461a      	mov	r2, r3
 8017e38:	4603      	mov	r3, r0
 8017e3a:	70fb      	strb	r3, [r7, #3]
 8017e3c:	460b      	mov	r3, r1
 8017e3e:	803b      	strh	r3, [r7, #0]
 8017e40:	4613      	mov	r3, r2
 8017e42:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8017e44:	2300      	movs	r3, #0
 8017e46:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8017e48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	da0b      	bge.n	8017e68 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8017e50:	78fb      	ldrb	r3, [r7, #3]
 8017e52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017e56:	4613      	mov	r3, r2
 8017e58:	00db      	lsls	r3, r3, #3
 8017e5a:	1a9b      	subs	r3, r3, r2
 8017e5c:	009b      	lsls	r3, r3, #2
 8017e5e:	3338      	adds	r3, #56	; 0x38
 8017e60:	687a      	ldr	r2, [r7, #4]
 8017e62:	4413      	add	r3, r2
 8017e64:	60fb      	str	r3, [r7, #12]
 8017e66:	e00b      	b.n	8017e80 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8017e68:	78fb      	ldrb	r3, [r7, #3]
 8017e6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017e6e:	4613      	mov	r3, r2
 8017e70:	00db      	lsls	r3, r3, #3
 8017e72:	1a9b      	subs	r3, r3, r2
 8017e74:	009b      	lsls	r3, r3, #2
 8017e76:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8017e7a:	687a      	ldr	r2, [r7, #4]
 8017e7c:	4413      	add	r3, r2
 8017e7e:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8017e80:	78fb      	ldrb	r3, [r7, #3]
 8017e82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017e86:	b2da      	uxtb	r2, r3
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8017e8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017e90:	b2db      	uxtb	r3, r3
 8017e92:	09db      	lsrs	r3, r3, #7
 8017e94:	b2db      	uxtb	r3, r3
 8017e96:	461a      	mov	r2, r3
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8017e9c:	883a      	ldrh	r2, [r7, #0]
 8017e9e:	68fb      	ldr	r3, [r7, #12]
 8017ea0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8017ea2:	68fb      	ldr	r3, [r7, #12]
 8017ea4:	78ba      	ldrb	r2, [r7, #2]
 8017ea6:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 8017ea8:	68fb      	ldr	r3, [r7, #12]
 8017eaa:	785b      	ldrb	r3, [r3, #1]
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d004      	beq.n	8017eba <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	781b      	ldrb	r3, [r3, #0]
 8017eb4:	b29a      	uxth	r2, r3
 8017eb6:	68fb      	ldr	r3, [r7, #12]
 8017eb8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 8017eba:	78bb      	ldrb	r3, [r7, #2]
 8017ebc:	2b02      	cmp	r3, #2
 8017ebe:	d102      	bne.n	8017ec6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	2200      	movs	r2, #0
 8017ec4:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8017ecc:	2b01      	cmp	r3, #1
 8017ece:	d101      	bne.n	8017ed4 <HAL_PCD_EP_Open+0xaa>
 8017ed0:	2302      	movs	r3, #2
 8017ed2:	e00e      	b.n	8017ef2 <HAL_PCD_EP_Open+0xc8>
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	2201      	movs	r2, #1
 8017ed8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	68f9      	ldr	r1, [r7, #12]
 8017ee2:	4618      	mov	r0, r3
 8017ee4:	f003 f8a7 	bl	801b036 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	2200      	movs	r2, #0
 8017eec:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 8017ef0:	7afb      	ldrb	r3, [r7, #11]
}
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	3710      	adds	r7, #16
 8017ef6:	46bd      	mov	sp, r7
 8017ef8:	bd80      	pop	{r7, pc}

08017efa <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8017efa:	b580      	push	{r7, lr}
 8017efc:	b086      	sub	sp, #24
 8017efe:	af00      	add	r7, sp, #0
 8017f00:	60f8      	str	r0, [r7, #12]
 8017f02:	607a      	str	r2, [r7, #4]
 8017f04:	603b      	str	r3, [r7, #0]
 8017f06:	460b      	mov	r3, r1
 8017f08:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8017f0a:	7afb      	ldrb	r3, [r7, #11]
 8017f0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017f10:	4613      	mov	r3, r2
 8017f12:	00db      	lsls	r3, r3, #3
 8017f14:	1a9b      	subs	r3, r3, r2
 8017f16:	009b      	lsls	r3, r3, #2
 8017f18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8017f1c:	68fa      	ldr	r2, [r7, #12]
 8017f1e:	4413      	add	r3, r2
 8017f20:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8017f22:	697b      	ldr	r3, [r7, #20]
 8017f24:	687a      	ldr	r2, [r7, #4]
 8017f26:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8017f28:	697b      	ldr	r3, [r7, #20]
 8017f2a:	683a      	ldr	r2, [r7, #0]
 8017f2c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8017f2e:	697b      	ldr	r3, [r7, #20]
 8017f30:	2200      	movs	r2, #0
 8017f32:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8017f34:	697b      	ldr	r3, [r7, #20]
 8017f36:	2200      	movs	r2, #0
 8017f38:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8017f3a:	7afb      	ldrb	r3, [r7, #11]
 8017f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017f40:	b2da      	uxtb	r2, r3
 8017f42:	697b      	ldr	r3, [r7, #20]
 8017f44:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 8017f46:	68fb      	ldr	r3, [r7, #12]
 8017f48:	691b      	ldr	r3, [r3, #16]
 8017f4a:	2b01      	cmp	r3, #1
 8017f4c:	d102      	bne.n	8017f54 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 8017f4e:	687a      	ldr	r2, [r7, #4]
 8017f50:	697b      	ldr	r3, [r7, #20]
 8017f52:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 8017f54:	68fb      	ldr	r3, [r7, #12]
 8017f56:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8017f5a:	2b01      	cmp	r3, #1
 8017f5c:	d101      	bne.n	8017f62 <HAL_PCD_EP_Receive+0x68>
 8017f5e:	2302      	movs	r3, #2
 8017f60:	e020      	b.n	8017fa4 <HAL_PCD_EP_Receive+0xaa>
 8017f62:	68fb      	ldr	r3, [r7, #12]
 8017f64:	2201      	movs	r2, #1
 8017f66:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 8017f6a:	7afb      	ldrb	r3, [r7, #11]
 8017f6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017f70:	2b00      	cmp	r3, #0
 8017f72:	d109      	bne.n	8017f88 <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8017f74:	68fb      	ldr	r3, [r7, #12]
 8017f76:	6818      	ldr	r0, [r3, #0]
 8017f78:	68fb      	ldr	r3, [r7, #12]
 8017f7a:	691b      	ldr	r3, [r3, #16]
 8017f7c:	b2db      	uxtb	r3, r3
 8017f7e:	461a      	mov	r2, r3
 8017f80:	6979      	ldr	r1, [r7, #20]
 8017f82:	f003 fb0b 	bl	801b59c <USB_EP0StartXfer>
 8017f86:	e008      	b.n	8017f9a <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8017f88:	68fb      	ldr	r3, [r7, #12]
 8017f8a:	6818      	ldr	r0, [r3, #0]
 8017f8c:	68fb      	ldr	r3, [r7, #12]
 8017f8e:	691b      	ldr	r3, [r3, #16]
 8017f90:	b2db      	uxtb	r3, r3
 8017f92:	461a      	mov	r2, r3
 8017f94:	6979      	ldr	r1, [r7, #20]
 8017f96:	f003 f8d3 	bl	801b140 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 8017f9a:	68fb      	ldr	r3, [r7, #12]
 8017f9c:	2200      	movs	r2, #0
 8017f9e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 8017fa2:	2300      	movs	r3, #0
}
 8017fa4:	4618      	mov	r0, r3
 8017fa6:	3718      	adds	r7, #24
 8017fa8:	46bd      	mov	sp, r7
 8017faa:	bd80      	pop	{r7, pc}

08017fac <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8017fac:	b580      	push	{r7, lr}
 8017fae:	b086      	sub	sp, #24
 8017fb0:	af00      	add	r7, sp, #0
 8017fb2:	60f8      	str	r0, [r7, #12]
 8017fb4:	607a      	str	r2, [r7, #4]
 8017fb6:	603b      	str	r3, [r7, #0]
 8017fb8:	460b      	mov	r3, r1
 8017fba:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8017fbc:	7afb      	ldrb	r3, [r7, #11]
 8017fbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017fc2:	4613      	mov	r3, r2
 8017fc4:	00db      	lsls	r3, r3, #3
 8017fc6:	1a9b      	subs	r3, r3, r2
 8017fc8:	009b      	lsls	r3, r3, #2
 8017fca:	3338      	adds	r3, #56	; 0x38
 8017fcc:	68fa      	ldr	r2, [r7, #12]
 8017fce:	4413      	add	r3, r2
 8017fd0:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8017fd2:	697b      	ldr	r3, [r7, #20]
 8017fd4:	687a      	ldr	r2, [r7, #4]
 8017fd6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8017fd8:	697b      	ldr	r3, [r7, #20]
 8017fda:	683a      	ldr	r2, [r7, #0]
 8017fdc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8017fde:	697b      	ldr	r3, [r7, #20]
 8017fe0:	2200      	movs	r2, #0
 8017fe2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8017fe4:	697b      	ldr	r3, [r7, #20]
 8017fe6:	2201      	movs	r2, #1
 8017fe8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8017fea:	7afb      	ldrb	r3, [r7, #11]
 8017fec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017ff0:	b2da      	uxtb	r2, r3
 8017ff2:	697b      	ldr	r3, [r7, #20]
 8017ff4:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	691b      	ldr	r3, [r3, #16]
 8017ffa:	2b01      	cmp	r3, #1
 8017ffc:	d102      	bne.n	8018004 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 8017ffe:	687a      	ldr	r2, [r7, #4]
 8018000:	697b      	ldr	r3, [r7, #20]
 8018002:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 8018004:	68fb      	ldr	r3, [r7, #12]
 8018006:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 801800a:	2b01      	cmp	r3, #1
 801800c:	d101      	bne.n	8018012 <HAL_PCD_EP_Transmit+0x66>
 801800e:	2302      	movs	r3, #2
 8018010:	e020      	b.n	8018054 <HAL_PCD_EP_Transmit+0xa8>
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	2201      	movs	r2, #1
 8018016:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 801801a:	7afb      	ldrb	r3, [r7, #11]
 801801c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8018020:	2b00      	cmp	r3, #0
 8018022:	d109      	bne.n	8018038 <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8018024:	68fb      	ldr	r3, [r7, #12]
 8018026:	6818      	ldr	r0, [r3, #0]
 8018028:	68fb      	ldr	r3, [r7, #12]
 801802a:	691b      	ldr	r3, [r3, #16]
 801802c:	b2db      	uxtb	r3, r3
 801802e:	461a      	mov	r2, r3
 8018030:	6979      	ldr	r1, [r7, #20]
 8018032:	f003 fab3 	bl	801b59c <USB_EP0StartXfer>
 8018036:	e008      	b.n	801804a <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8018038:	68fb      	ldr	r3, [r7, #12]
 801803a:	6818      	ldr	r0, [r3, #0]
 801803c:	68fb      	ldr	r3, [r7, #12]
 801803e:	691b      	ldr	r3, [r3, #16]
 8018040:	b2db      	uxtb	r3, r3
 8018042:	461a      	mov	r2, r3
 8018044:	6979      	ldr	r1, [r7, #20]
 8018046:	f003 f87b 	bl	801b140 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 801804a:	68fb      	ldr	r3, [r7, #12]
 801804c:	2200      	movs	r2, #0
 801804e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 8018052:	2300      	movs	r3, #0
}
 8018054:	4618      	mov	r0, r3
 8018056:	3718      	adds	r7, #24
 8018058:	46bd      	mov	sp, r7
 801805a:	bd80      	pop	{r7, pc}

0801805c <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801805c:	b580      	push	{r7, lr}
 801805e:	b084      	sub	sp, #16
 8018060:	af00      	add	r7, sp, #0
 8018062:	6078      	str	r0, [r7, #4]
 8018064:	460b      	mov	r3, r1
 8018066:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 8018068:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801806c:	2b00      	cmp	r3, #0
 801806e:	da0b      	bge.n	8018088 <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8018070:	78fb      	ldrb	r3, [r7, #3]
 8018072:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018076:	4613      	mov	r3, r2
 8018078:	00db      	lsls	r3, r3, #3
 801807a:	1a9b      	subs	r3, r3, r2
 801807c:	009b      	lsls	r3, r3, #2
 801807e:	3338      	adds	r3, #56	; 0x38
 8018080:	687a      	ldr	r2, [r7, #4]
 8018082:	4413      	add	r3, r2
 8018084:	60fb      	str	r3, [r7, #12]
 8018086:	e009      	b.n	801809c <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8018088:	78fa      	ldrb	r2, [r7, #3]
 801808a:	4613      	mov	r3, r2
 801808c:	00db      	lsls	r3, r3, #3
 801808e:	1a9b      	subs	r3, r3, r2
 8018090:	009b      	lsls	r3, r3, #2
 8018092:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8018096:	687a      	ldr	r2, [r7, #4]
 8018098:	4413      	add	r3, r2
 801809a:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	2201      	movs	r2, #1
 80180a0:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 80180a2:	78fb      	ldrb	r3, [r7, #3]
 80180a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80180a8:	b2da      	uxtb	r2, r3
 80180aa:	68fb      	ldr	r3, [r7, #12]
 80180ac:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80180ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80180b2:	b2db      	uxtb	r3, r3
 80180b4:	09db      	lsrs	r3, r3, #7
 80180b6:	b2db      	uxtb	r3, r3
 80180b8:	461a      	mov	r2, r3
 80180ba:	68fb      	ldr	r3, [r7, #12]
 80180bc:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 80180be:	687b      	ldr	r3, [r7, #4]
 80180c0:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 80180c4:	2b01      	cmp	r3, #1
 80180c6:	d101      	bne.n	80180cc <HAL_PCD_EP_SetStall+0x70>
 80180c8:	2302      	movs	r3, #2
 80180ca:	e01e      	b.n	801810a <HAL_PCD_EP_SetStall+0xae>
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	2201      	movs	r2, #1
 80180d0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 80180d4:	687b      	ldr	r3, [r7, #4]
 80180d6:	681b      	ldr	r3, [r3, #0]
 80180d8:	68f9      	ldr	r1, [r7, #12]
 80180da:	4618      	mov	r0, r3
 80180dc:	f003 fc0a 	bl	801b8f4 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 80180e0:	78fb      	ldrb	r3, [r7, #3]
 80180e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d10a      	bne.n	8018100 <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	6818      	ldr	r0, [r3, #0]
 80180ee:	687b      	ldr	r3, [r7, #4]
 80180f0:	691b      	ldr	r3, [r3, #16]
 80180f2:	b2d9      	uxtb	r1, r3
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80180fa:	461a      	mov	r2, r3
 80180fc:	f003 fdc0 	bl	801bc80 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	2200      	movs	r2, #0
 8018104:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 8018108:	2300      	movs	r3, #0
}
 801810a:	4618      	mov	r0, r3
 801810c:	3710      	adds	r7, #16
 801810e:	46bd      	mov	sp, r7
 8018110:	bd80      	pop	{r7, pc}

08018112 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8018112:	b580      	push	{r7, lr}
 8018114:	b084      	sub	sp, #16
 8018116:	af00      	add	r7, sp, #0
 8018118:	6078      	str	r0, [r7, #4]
 801811a:	460b      	mov	r3, r1
 801811c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 801811e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018122:	2b00      	cmp	r3, #0
 8018124:	da0b      	bge.n	801813e <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8018126:	78fb      	ldrb	r3, [r7, #3]
 8018128:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801812c:	4613      	mov	r3, r2
 801812e:	00db      	lsls	r3, r3, #3
 8018130:	1a9b      	subs	r3, r3, r2
 8018132:	009b      	lsls	r3, r3, #2
 8018134:	3338      	adds	r3, #56	; 0x38
 8018136:	687a      	ldr	r2, [r7, #4]
 8018138:	4413      	add	r3, r2
 801813a:	60fb      	str	r3, [r7, #12]
 801813c:	e009      	b.n	8018152 <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 801813e:	78fa      	ldrb	r2, [r7, #3]
 8018140:	4613      	mov	r3, r2
 8018142:	00db      	lsls	r3, r3, #3
 8018144:	1a9b      	subs	r3, r3, r2
 8018146:	009b      	lsls	r3, r3, #2
 8018148:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 801814c:	687a      	ldr	r2, [r7, #4]
 801814e:	4413      	add	r3, r2
 8018150:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 8018152:	68fb      	ldr	r3, [r7, #12]
 8018154:	2200      	movs	r2, #0
 8018156:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8018158:	78fb      	ldrb	r3, [r7, #3]
 801815a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801815e:	b2da      	uxtb	r2, r3
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8018164:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018168:	b2db      	uxtb	r3, r3
 801816a:	09db      	lsrs	r3, r3, #7
 801816c:	b2db      	uxtb	r3, r3
 801816e:	461a      	mov	r2, r3
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8018174:	687b      	ldr	r3, [r7, #4]
 8018176:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 801817a:	2b01      	cmp	r3, #1
 801817c:	d101      	bne.n	8018182 <HAL_PCD_EP_ClrStall+0x70>
 801817e:	2302      	movs	r3, #2
 8018180:	e00e      	b.n	80181a0 <HAL_PCD_EP_ClrStall+0x8e>
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	2201      	movs	r2, #1
 8018186:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 801818a:	687b      	ldr	r3, [r7, #4]
 801818c:	681b      	ldr	r3, [r3, #0]
 801818e:	68f9      	ldr	r1, [r7, #12]
 8018190:	4618      	mov	r0, r3
 8018192:	f003 fc1c 	bl	801b9ce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	2200      	movs	r2, #0
 801819a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 801819e:	2300      	movs	r3, #0
}
 80181a0:	4618      	mov	r0, r3
 80181a2:	3710      	adds	r7, #16
 80181a4:	46bd      	mov	sp, r7
 80181a6:	bd80      	pop	{r7, pc}

080181a8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80181a8:	b580      	push	{r7, lr}
 80181aa:	b08a      	sub	sp, #40	; 0x28
 80181ac:	af02      	add	r7, sp, #8
 80181ae:	6078      	str	r0, [r7, #4]
 80181b0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	681b      	ldr	r3, [r3, #0]
 80181b6:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 80181b8:	2300      	movs	r3, #0
 80181ba:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 80181bc:	2300      	movs	r3, #0
 80181be:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 80181c0:	683a      	ldr	r2, [r7, #0]
 80181c2:	4613      	mov	r3, r2
 80181c4:	00db      	lsls	r3, r3, #3
 80181c6:	1a9b      	subs	r3, r3, r2
 80181c8:	009b      	lsls	r3, r3, #2
 80181ca:	3338      	adds	r3, #56	; 0x38
 80181cc:	687a      	ldr	r2, [r7, #4]
 80181ce:	4413      	add	r3, r2
 80181d0:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 80181d2:	68fb      	ldr	r3, [r7, #12]
 80181d4:	695a      	ldr	r2, [r3, #20]
 80181d6:	68fb      	ldr	r3, [r7, #12]
 80181d8:	699b      	ldr	r3, [r3, #24]
 80181da:	1ad3      	subs	r3, r2, r3
 80181dc:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 80181de:	68fb      	ldr	r3, [r7, #12]
 80181e0:	689a      	ldr	r2, [r3, #8]
 80181e2:	69fb      	ldr	r3, [r7, #28]
 80181e4:	429a      	cmp	r2, r3
 80181e6:	d202      	bcs.n	80181ee <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	689b      	ldr	r3, [r3, #8]
 80181ec:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 80181ee:	69fb      	ldr	r3, [r7, #28]
 80181f0:	3303      	adds	r3, #3
 80181f2:	089b      	lsrs	r3, r3, #2
 80181f4:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 80181f6:	e02b      	b.n	8018250 <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80181f8:	68fb      	ldr	r3, [r7, #12]
 80181fa:	695a      	ldr	r2, [r3, #20]
 80181fc:	68fb      	ldr	r3, [r7, #12]
 80181fe:	699b      	ldr	r3, [r3, #24]
 8018200:	1ad3      	subs	r3, r2, r3
 8018202:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 8018204:	68fb      	ldr	r3, [r7, #12]
 8018206:	689a      	ldr	r2, [r3, #8]
 8018208:	69fb      	ldr	r3, [r7, #28]
 801820a:	429a      	cmp	r2, r3
 801820c:	d202      	bcs.n	8018214 <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 801820e:	68fb      	ldr	r3, [r7, #12]
 8018210:	689b      	ldr	r3, [r3, #8]
 8018212:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8018214:	69fb      	ldr	r3, [r7, #28]
 8018216:	3303      	adds	r3, #3
 8018218:	089b      	lsrs	r3, r3, #2
 801821a:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 801821c:	68fb      	ldr	r3, [r7, #12]
 801821e:	68d9      	ldr	r1, [r3, #12]
 8018220:	683b      	ldr	r3, [r7, #0]
 8018222:	b2da      	uxtb	r2, r3
 8018224:	69fb      	ldr	r3, [r7, #28]
 8018226:	b298      	uxth	r0, r3
 8018228:	687b      	ldr	r3, [r7, #4]
 801822a:	691b      	ldr	r3, [r3, #16]
 801822c:	b2db      	uxtb	r3, r3
 801822e:	9300      	str	r3, [sp, #0]
 8018230:	4603      	mov	r3, r0
 8018232:	6978      	ldr	r0, [r7, #20]
 8018234:	f003 fb02 	bl	801b83c <USB_WritePacket>
    
    ep->xfer_buff  += len;
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	68da      	ldr	r2, [r3, #12]
 801823c:	69fb      	ldr	r3, [r7, #28]
 801823e:	441a      	add	r2, r3
 8018240:	68fb      	ldr	r3, [r7, #12]
 8018242:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	699a      	ldr	r2, [r3, #24]
 8018248:	69fb      	ldr	r3, [r7, #28]
 801824a:	441a      	add	r2, r3
 801824c:	68fb      	ldr	r3, [r7, #12]
 801824e:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8018250:	683b      	ldr	r3, [r7, #0]
 8018252:	015a      	lsls	r2, r3, #5
 8018254:	697b      	ldr	r3, [r7, #20]
 8018256:	4413      	add	r3, r2
 8018258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801825c:	699b      	ldr	r3, [r3, #24]
 801825e:	b29b      	uxth	r3, r3
 8018260:	69ba      	ldr	r2, [r7, #24]
 8018262:	429a      	cmp	r2, r3
 8018264:	d209      	bcs.n	801827a <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 8018266:	68fb      	ldr	r3, [r7, #12]
 8018268:	699a      	ldr	r2, [r3, #24]
 801826a:	68fb      	ldr	r3, [r7, #12]
 801826c:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 801826e:	429a      	cmp	r2, r3
 8018270:	d203      	bcs.n	801827a <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 8018276:	2b00      	cmp	r3, #0
 8018278:	d1be      	bne.n	80181f8 <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 801827a:	69fb      	ldr	r3, [r7, #28]
 801827c:	2b00      	cmp	r3, #0
 801827e:	d10f      	bne.n	80182a0 <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 8018280:	2201      	movs	r2, #1
 8018282:	683b      	ldr	r3, [r7, #0]
 8018284:	fa02 f303 	lsl.w	r3, r2, r3
 8018288:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 801828a:	697b      	ldr	r3, [r7, #20]
 801828c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8018290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8018292:	693b      	ldr	r3, [r7, #16]
 8018294:	43db      	mvns	r3, r3
 8018296:	6979      	ldr	r1, [r7, #20]
 8018298:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801829c:	4013      	ands	r3, r2
 801829e:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 80182a0:	2300      	movs	r3, #0
}
 80182a2:	4618      	mov	r0, r3
 80182a4:	3720      	adds	r7, #32
 80182a6:	46bd      	mov	sp, r7
 80182a8:	bd80      	pop	{r7, pc}
	...

080182ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80182ac:	b580      	push	{r7, lr}
 80182ae:	b08e      	sub	sp, #56	; 0x38
 80182b0:	af00      	add	r7, sp, #0
 80182b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 80182b4:	2300      	movs	r3, #0
 80182b6:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	681b      	ldr	r3, [r3, #0]
 80182bc:	f003 0301 	and.w	r3, r3, #1
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d075      	beq.n	80183b0 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80182c4:	4ba4      	ldr	r3, [pc, #656]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80182c6:	689b      	ldr	r3, [r3, #8]
 80182c8:	f003 030c 	and.w	r3, r3, #12
 80182cc:	2b04      	cmp	r3, #4
 80182ce:	d00c      	beq.n	80182ea <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80182d0:	4ba1      	ldr	r3, [pc, #644]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80182d2:	689b      	ldr	r3, [r3, #8]
 80182d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80182d8:	2b08      	cmp	r3, #8
 80182da:	d112      	bne.n	8018302 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80182dc:	4b9e      	ldr	r3, [pc, #632]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80182de:	685b      	ldr	r3, [r3, #4]
 80182e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80182e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80182e8:	d10b      	bne.n	8018302 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80182ea:	4b9b      	ldr	r3, [pc, #620]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80182f2:	2b00      	cmp	r3, #0
 80182f4:	d05b      	beq.n	80183ae <HAL_RCC_OscConfig+0x102>
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	685b      	ldr	r3, [r3, #4]
 80182fa:	2b00      	cmp	r3, #0
 80182fc:	d157      	bne.n	80183ae <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80182fe:	2301      	movs	r3, #1
 8018300:	e224      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	685b      	ldr	r3, [r3, #4]
 8018306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801830a:	d106      	bne.n	801831a <HAL_RCC_OscConfig+0x6e>
 801830c:	4b92      	ldr	r3, [pc, #584]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	4a91      	ldr	r2, [pc, #580]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8018316:	6013      	str	r3, [r2, #0]
 8018318:	e01d      	b.n	8018356 <HAL_RCC_OscConfig+0xaa>
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	685b      	ldr	r3, [r3, #4]
 801831e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8018322:	d10c      	bne.n	801833e <HAL_RCC_OscConfig+0x92>
 8018324:	4b8c      	ldr	r3, [pc, #560]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018326:	681b      	ldr	r3, [r3, #0]
 8018328:	4a8b      	ldr	r2, [pc, #556]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801832a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801832e:	6013      	str	r3, [r2, #0]
 8018330:	4b89      	ldr	r3, [pc, #548]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018332:	681b      	ldr	r3, [r3, #0]
 8018334:	4a88      	ldr	r2, [pc, #544]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801833a:	6013      	str	r3, [r2, #0]
 801833c:	e00b      	b.n	8018356 <HAL_RCC_OscConfig+0xaa>
 801833e:	4b86      	ldr	r3, [pc, #536]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018340:	681b      	ldr	r3, [r3, #0]
 8018342:	4a85      	ldr	r2, [pc, #532]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8018348:	6013      	str	r3, [r2, #0]
 801834a:	4b83      	ldr	r3, [pc, #524]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801834c:	681b      	ldr	r3, [r3, #0]
 801834e:	4a82      	ldr	r2, [pc, #520]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8018354:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	685b      	ldr	r3, [r3, #4]
 801835a:	2b00      	cmp	r3, #0
 801835c:	d013      	beq.n	8018386 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801835e:	f7fc f829 	bl	80143b4 <HAL_GetTick>
 8018362:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8018364:	e008      	b.n	8018378 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8018366:	f7fc f825 	bl	80143b4 <HAL_GetTick>
 801836a:	4602      	mov	r2, r0
 801836c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801836e:	1ad3      	subs	r3, r2, r3
 8018370:	2b64      	cmp	r3, #100	; 0x64
 8018372:	d901      	bls.n	8018378 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8018374:	2303      	movs	r3, #3
 8018376:	e1e9      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8018378:	4b77      	ldr	r3, [pc, #476]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8018380:	2b00      	cmp	r3, #0
 8018382:	d0f0      	beq.n	8018366 <HAL_RCC_OscConfig+0xba>
 8018384:	e014      	b.n	80183b0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018386:	f7fc f815 	bl	80143b4 <HAL_GetTick>
 801838a:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801838c:	e008      	b.n	80183a0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801838e:	f7fc f811 	bl	80143b4 <HAL_GetTick>
 8018392:	4602      	mov	r2, r0
 8018394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018396:	1ad3      	subs	r3, r2, r3
 8018398:	2b64      	cmp	r3, #100	; 0x64
 801839a:	d901      	bls.n	80183a0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 801839c:	2303      	movs	r3, #3
 801839e:	e1d5      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80183a0:	4b6d      	ldr	r3, [pc, #436]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183a2:	681b      	ldr	r3, [r3, #0]
 80183a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d1f0      	bne.n	801838e <HAL_RCC_OscConfig+0xe2>
 80183ac:	e000      	b.n	80183b0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80183ae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	f003 0302 	and.w	r3, r3, #2
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d077      	beq.n	80184ac <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80183bc:	4b66      	ldr	r3, [pc, #408]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183be:	689b      	ldr	r3, [r3, #8]
 80183c0:	f003 030c 	and.w	r3, r3, #12
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d00b      	beq.n	80183e0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80183c8:	4b63      	ldr	r3, [pc, #396]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183ca:	689b      	ldr	r3, [r3, #8]
 80183cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80183d0:	2b08      	cmp	r3, #8
 80183d2:	d126      	bne.n	8018422 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80183d4:	4b60      	ldr	r3, [pc, #384]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183d6:	685b      	ldr	r3, [r3, #4]
 80183d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80183dc:	2b00      	cmp	r3, #0
 80183de:	d120      	bne.n	8018422 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80183e0:	4b5d      	ldr	r3, [pc, #372]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183e2:	681b      	ldr	r3, [r3, #0]
 80183e4:	f003 0302 	and.w	r3, r3, #2
 80183e8:	2b00      	cmp	r3, #0
 80183ea:	d005      	beq.n	80183f8 <HAL_RCC_OscConfig+0x14c>
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	68db      	ldr	r3, [r3, #12]
 80183f0:	2b01      	cmp	r3, #1
 80183f2:	d001      	beq.n	80183f8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80183f4:	2301      	movs	r3, #1
 80183f6:	e1a9      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80183f8:	4b57      	ldr	r3, [pc, #348]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	6919      	ldr	r1, [r3, #16]
 8018404:	23f8      	movs	r3, #248	; 0xf8
 8018406:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801840a:	fa93 f3a3 	rbit	r3, r3
 801840e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8018410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018412:	fab3 f383 	clz	r3, r3
 8018416:	fa01 f303 	lsl.w	r3, r1, r3
 801841a:	494f      	ldr	r1, [pc, #316]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801841c:	4313      	orrs	r3, r2
 801841e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8018420:	e044      	b.n	80184ac <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	68db      	ldr	r3, [r3, #12]
 8018426:	2b00      	cmp	r3, #0
 8018428:	d02a      	beq.n	8018480 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801842a:	4b4c      	ldr	r3, [pc, #304]	; (801855c <HAL_RCC_OscConfig+0x2b0>)
 801842c:	2201      	movs	r2, #1
 801842e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018430:	f7fb ffc0 	bl	80143b4 <HAL_GetTick>
 8018434:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8018436:	e008      	b.n	801844a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8018438:	f7fb ffbc 	bl	80143b4 <HAL_GetTick>
 801843c:	4602      	mov	r2, r0
 801843e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018440:	1ad3      	subs	r3, r2, r3
 8018442:	2b02      	cmp	r3, #2
 8018444:	d901      	bls.n	801844a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8018446:	2303      	movs	r3, #3
 8018448:	e180      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801844a:	4b43      	ldr	r3, [pc, #268]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	f003 0302 	and.w	r3, r3, #2
 8018452:	2b00      	cmp	r3, #0
 8018454:	d0f0      	beq.n	8018438 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8018456:	4b40      	ldr	r3, [pc, #256]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018458:	681b      	ldr	r3, [r3, #0]
 801845a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	6919      	ldr	r1, [r3, #16]
 8018462:	23f8      	movs	r3, #248	; 0xf8
 8018464:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018468:	fa93 f3a3 	rbit	r3, r3
 801846c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 801846e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018470:	fab3 f383 	clz	r3, r3
 8018474:	fa01 f303 	lsl.w	r3, r1, r3
 8018478:	4937      	ldr	r1, [pc, #220]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801847a:	4313      	orrs	r3, r2
 801847c:	600b      	str	r3, [r1, #0]
 801847e:	e015      	b.n	80184ac <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8018480:	4b36      	ldr	r3, [pc, #216]	; (801855c <HAL_RCC_OscConfig+0x2b0>)
 8018482:	2200      	movs	r2, #0
 8018484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018486:	f7fb ff95 	bl	80143b4 <HAL_GetTick>
 801848a:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801848c:	e008      	b.n	80184a0 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801848e:	f7fb ff91 	bl	80143b4 <HAL_GetTick>
 8018492:	4602      	mov	r2, r0
 8018494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018496:	1ad3      	subs	r3, r2, r3
 8018498:	2b02      	cmp	r3, #2
 801849a:	d901      	bls.n	80184a0 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 801849c:	2303      	movs	r3, #3
 801849e:	e155      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80184a0:	4b2d      	ldr	r3, [pc, #180]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80184a2:	681b      	ldr	r3, [r3, #0]
 80184a4:	f003 0302 	and.w	r3, r3, #2
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d1f0      	bne.n	801848e <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	681b      	ldr	r3, [r3, #0]
 80184b0:	f003 0308 	and.w	r3, r3, #8
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	d030      	beq.n	801851a <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	695b      	ldr	r3, [r3, #20]
 80184bc:	2b00      	cmp	r3, #0
 80184be:	d016      	beq.n	80184ee <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80184c0:	4b27      	ldr	r3, [pc, #156]	; (8018560 <HAL_RCC_OscConfig+0x2b4>)
 80184c2:	2201      	movs	r2, #1
 80184c4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80184c6:	f7fb ff75 	bl	80143b4 <HAL_GetTick>
 80184ca:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80184cc:	e008      	b.n	80184e0 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80184ce:	f7fb ff71 	bl	80143b4 <HAL_GetTick>
 80184d2:	4602      	mov	r2, r0
 80184d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80184d6:	1ad3      	subs	r3, r2, r3
 80184d8:	2b02      	cmp	r3, #2
 80184da:	d901      	bls.n	80184e0 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 80184dc:	2303      	movs	r3, #3
 80184de:	e135      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80184e0:	4b1d      	ldr	r3, [pc, #116]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 80184e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80184e4:	f003 0302 	and.w	r3, r3, #2
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d0f0      	beq.n	80184ce <HAL_RCC_OscConfig+0x222>
 80184ec:	e015      	b.n	801851a <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80184ee:	4b1c      	ldr	r3, [pc, #112]	; (8018560 <HAL_RCC_OscConfig+0x2b4>)
 80184f0:	2200      	movs	r2, #0
 80184f2:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80184f4:	f7fb ff5e 	bl	80143b4 <HAL_GetTick>
 80184f8:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80184fa:	e008      	b.n	801850e <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80184fc:	f7fb ff5a 	bl	80143b4 <HAL_GetTick>
 8018500:	4602      	mov	r2, r0
 8018502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018504:	1ad3      	subs	r3, r2, r3
 8018506:	2b02      	cmp	r3, #2
 8018508:	d901      	bls.n	801850e <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 801850a:	2303      	movs	r3, #3
 801850c:	e11e      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801850e:	4b12      	ldr	r3, [pc, #72]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018512:	f003 0302 	and.w	r3, r3, #2
 8018516:	2b00      	cmp	r3, #0
 8018518:	d1f0      	bne.n	80184fc <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801851a:	687b      	ldr	r3, [r7, #4]
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	f003 0304 	and.w	r3, r3, #4
 8018522:	2b00      	cmp	r3, #0
 8018524:	f000 8086 	beq.w	8018634 <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8018528:	2300      	movs	r3, #0
 801852a:	60bb      	str	r3, [r7, #8]
 801852c:	4b0a      	ldr	r3, [pc, #40]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801852e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018530:	4a09      	ldr	r2, [pc, #36]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 8018532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8018536:	6413      	str	r3, [r2, #64]	; 0x40
 8018538:	4b07      	ldr	r3, [pc, #28]	; (8018558 <HAL_RCC_OscConfig+0x2ac>)
 801853a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801853c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018540:	60bb      	str	r3, [r7, #8]
 8018542:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8018544:	4b07      	ldr	r3, [pc, #28]	; (8018564 <HAL_RCC_OscConfig+0x2b8>)
 8018546:	681b      	ldr	r3, [r3, #0]
 8018548:	4a06      	ldr	r2, [pc, #24]	; (8018564 <HAL_RCC_OscConfig+0x2b8>)
 801854a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801854e:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8018550:	f7fb ff30 	bl	80143b4 <HAL_GetTick>
 8018554:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8018556:	e010      	b.n	801857a <HAL_RCC_OscConfig+0x2ce>
 8018558:	40023800 	.word	0x40023800
 801855c:	42470000 	.word	0x42470000
 8018560:	42470e80 	.word	0x42470e80
 8018564:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8018568:	f7fb ff24 	bl	80143b4 <HAL_GetTick>
 801856c:	4602      	mov	r2, r0
 801856e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018570:	1ad3      	subs	r3, r2, r3
 8018572:	2b02      	cmp	r3, #2
 8018574:	d901      	bls.n	801857a <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 8018576:	2303      	movs	r3, #3
 8018578:	e0e8      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 801857a:	4b76      	ldr	r3, [pc, #472]	; (8018754 <HAL_RCC_OscConfig+0x4a8>)
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8018582:	2b00      	cmp	r3, #0
 8018584:	d0f0      	beq.n	8018568 <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8018586:	687b      	ldr	r3, [r7, #4]
 8018588:	689b      	ldr	r3, [r3, #8]
 801858a:	2b01      	cmp	r3, #1
 801858c:	d106      	bne.n	801859c <HAL_RCC_OscConfig+0x2f0>
 801858e:	4b72      	ldr	r3, [pc, #456]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 8018590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018592:	4a71      	ldr	r2, [pc, #452]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 8018594:	f043 0301 	orr.w	r3, r3, #1
 8018598:	6713      	str	r3, [r2, #112]	; 0x70
 801859a:	e01c      	b.n	80185d6 <HAL_RCC_OscConfig+0x32a>
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	689b      	ldr	r3, [r3, #8]
 80185a0:	2b05      	cmp	r3, #5
 80185a2:	d10c      	bne.n	80185be <HAL_RCC_OscConfig+0x312>
 80185a4:	4b6c      	ldr	r3, [pc, #432]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80185a8:	4a6b      	ldr	r2, [pc, #428]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185aa:	f043 0304 	orr.w	r3, r3, #4
 80185ae:	6713      	str	r3, [r2, #112]	; 0x70
 80185b0:	4b69      	ldr	r3, [pc, #420]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80185b4:	4a68      	ldr	r2, [pc, #416]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185b6:	f043 0301 	orr.w	r3, r3, #1
 80185ba:	6713      	str	r3, [r2, #112]	; 0x70
 80185bc:	e00b      	b.n	80185d6 <HAL_RCC_OscConfig+0x32a>
 80185be:	4b66      	ldr	r3, [pc, #408]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80185c2:	4a65      	ldr	r2, [pc, #404]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185c4:	f023 0301 	bic.w	r3, r3, #1
 80185c8:	6713      	str	r3, [r2, #112]	; 0x70
 80185ca:	4b63      	ldr	r3, [pc, #396]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80185ce:	4a62      	ldr	r2, [pc, #392]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185d0:	f023 0304 	bic.w	r3, r3, #4
 80185d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	689b      	ldr	r3, [r3, #8]
 80185da:	2b00      	cmp	r3, #0
 80185dc:	d015      	beq.n	801860a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80185de:	f7fb fee9 	bl	80143b4 <HAL_GetTick>
 80185e2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80185e4:	e00a      	b.n	80185fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80185e6:	f7fb fee5 	bl	80143b4 <HAL_GetTick>
 80185ea:	4602      	mov	r2, r0
 80185ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80185ee:	1ad3      	subs	r3, r2, r3
 80185f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80185f4:	4293      	cmp	r3, r2
 80185f6:	d901      	bls.n	80185fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80185f8:	2303      	movs	r3, #3
 80185fa:	e0a7      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80185fc:	4b56      	ldr	r3, [pc, #344]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80185fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018600:	f003 0302 	and.w	r3, r3, #2
 8018604:	2b00      	cmp	r3, #0
 8018606:	d0ee      	beq.n	80185e6 <HAL_RCC_OscConfig+0x33a>
 8018608:	e014      	b.n	8018634 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801860a:	f7fb fed3 	bl	80143b4 <HAL_GetTick>
 801860e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8018610:	e00a      	b.n	8018628 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8018612:	f7fb fecf 	bl	80143b4 <HAL_GetTick>
 8018616:	4602      	mov	r2, r0
 8018618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801861a:	1ad3      	subs	r3, r2, r3
 801861c:	f241 3288 	movw	r2, #5000	; 0x1388
 8018620:	4293      	cmp	r3, r2
 8018622:	d901      	bls.n	8018628 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8018624:	2303      	movs	r3, #3
 8018626:	e091      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8018628:	4b4b      	ldr	r3, [pc, #300]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 801862a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801862c:	f003 0302 	and.w	r3, r3, #2
 8018630:	2b00      	cmp	r3, #0
 8018632:	d1ee      	bne.n	8018612 <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	699b      	ldr	r3, [r3, #24]
 8018638:	2b00      	cmp	r3, #0
 801863a:	f000 8086 	beq.w	801874a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 801863e:	4b46      	ldr	r3, [pc, #280]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 8018640:	689b      	ldr	r3, [r3, #8]
 8018642:	f003 030c 	and.w	r3, r3, #12
 8018646:	2b08      	cmp	r3, #8
 8018648:	d07d      	beq.n	8018746 <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801864a:	687b      	ldr	r3, [r7, #4]
 801864c:	699b      	ldr	r3, [r3, #24]
 801864e:	2b02      	cmp	r3, #2
 8018650:	d162      	bne.n	8018718 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8018652:	4b42      	ldr	r3, [pc, #264]	; (801875c <HAL_RCC_OscConfig+0x4b0>)
 8018654:	2200      	movs	r2, #0
 8018656:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018658:	f7fb feac 	bl	80143b4 <HAL_GetTick>
 801865c:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801865e:	e008      	b.n	8018672 <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8018660:	f7fb fea8 	bl	80143b4 <HAL_GetTick>
 8018664:	4602      	mov	r2, r0
 8018666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018668:	1ad3      	subs	r3, r2, r3
 801866a:	2b02      	cmp	r3, #2
 801866c:	d901      	bls.n	8018672 <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 801866e:	2303      	movs	r3, #3
 8018670:	e06c      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8018672:	4b39      	ldr	r3, [pc, #228]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 8018674:	681b      	ldr	r3, [r3, #0]
 8018676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801867a:	2b00      	cmp	r3, #0
 801867c:	d1f0      	bne.n	8018660 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801867e:	687b      	ldr	r3, [r7, #4]
 8018680:	69da      	ldr	r2, [r3, #28]
 8018682:	687b      	ldr	r3, [r7, #4]
 8018684:	6a1b      	ldr	r3, [r3, #32]
 8018686:	431a      	orrs	r2, r3
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801868c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8018690:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018692:	693b      	ldr	r3, [r7, #16]
 8018694:	fa93 f3a3 	rbit	r3, r3
 8018698:	60fb      	str	r3, [r7, #12]
  return(result);
 801869a:	68fb      	ldr	r3, [r7, #12]
 801869c:	fab3 f383 	clz	r3, r3
 80186a0:	fa01 f303 	lsl.w	r3, r1, r3
 80186a4:	431a      	orrs	r2, r3
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80186aa:	085b      	lsrs	r3, r3, #1
 80186ac:	1e59      	subs	r1, r3, #1
 80186ae:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80186b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80186b4:	69bb      	ldr	r3, [r7, #24]
 80186b6:	fa93 f3a3 	rbit	r3, r3
 80186ba:	617b      	str	r3, [r7, #20]
  return(result);
 80186bc:	697b      	ldr	r3, [r7, #20]
 80186be:	fab3 f383 	clz	r3, r3
 80186c2:	fa01 f303 	lsl.w	r3, r1, r3
 80186c6:	431a      	orrs	r2, r3
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80186cc:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80186d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80186d2:	6a3b      	ldr	r3, [r7, #32]
 80186d4:	fa93 f3a3 	rbit	r3, r3
 80186d8:	61fb      	str	r3, [r7, #28]
  return(result);
 80186da:	69fb      	ldr	r3, [r7, #28]
 80186dc:	fab3 f383 	clz	r3, r3
 80186e0:	fa01 f303 	lsl.w	r3, r1, r3
 80186e4:	491c      	ldr	r1, [pc, #112]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 80186e6:	4313      	orrs	r3, r2
 80186e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80186ea:	4b1c      	ldr	r3, [pc, #112]	; (801875c <HAL_RCC_OscConfig+0x4b0>)
 80186ec:	2201      	movs	r2, #1
 80186ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80186f0:	f7fb fe60 	bl	80143b4 <HAL_GetTick>
 80186f4:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80186f6:	e008      	b.n	801870a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80186f8:	f7fb fe5c 	bl	80143b4 <HAL_GetTick>
 80186fc:	4602      	mov	r2, r0
 80186fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018700:	1ad3      	subs	r3, r2, r3
 8018702:	2b02      	cmp	r3, #2
 8018704:	d901      	bls.n	801870a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8018706:	2303      	movs	r3, #3
 8018708:	e020      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801870a:	4b13      	ldr	r3, [pc, #76]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 801870c:	681b      	ldr	r3, [r3, #0]
 801870e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018712:	2b00      	cmp	r3, #0
 8018714:	d0f0      	beq.n	80186f8 <HAL_RCC_OscConfig+0x44c>
 8018716:	e018      	b.n	801874a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8018718:	4b10      	ldr	r3, [pc, #64]	; (801875c <HAL_RCC_OscConfig+0x4b0>)
 801871a:	2200      	movs	r2, #0
 801871c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801871e:	f7fb fe49 	bl	80143b4 <HAL_GetTick>
 8018722:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8018724:	e008      	b.n	8018738 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8018726:	f7fb fe45 	bl	80143b4 <HAL_GetTick>
 801872a:	4602      	mov	r2, r0
 801872c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801872e:	1ad3      	subs	r3, r2, r3
 8018730:	2b02      	cmp	r3, #2
 8018732:	d901      	bls.n	8018738 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8018734:	2303      	movs	r3, #3
 8018736:	e009      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8018738:	4b07      	ldr	r3, [pc, #28]	; (8018758 <HAL_RCC_OscConfig+0x4ac>)
 801873a:	681b      	ldr	r3, [r3, #0]
 801873c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018740:	2b00      	cmp	r3, #0
 8018742:	d1f0      	bne.n	8018726 <HAL_RCC_OscConfig+0x47a>
 8018744:	e001      	b.n	801874a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8018746:	2301      	movs	r3, #1
 8018748:	e000      	b.n	801874c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 801874a:	2300      	movs	r3, #0
}
 801874c:	4618      	mov	r0, r3
 801874e:	3738      	adds	r7, #56	; 0x38
 8018750:	46bd      	mov	sp, r7
 8018752:	bd80      	pop	{r7, pc}
 8018754:	40007000 	.word	0x40007000
 8018758:	40023800 	.word	0x40023800
 801875c:	42470060 	.word	0x42470060

08018760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8018760:	b580      	push	{r7, lr}
 8018762:	b086      	sub	sp, #24
 8018764:	af00      	add	r7, sp, #0
 8018766:	6078      	str	r0, [r7, #4]
 8018768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 801876a:	2300      	movs	r3, #0
 801876c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 801876e:	4b81      	ldr	r3, [pc, #516]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 8018770:	681b      	ldr	r3, [r3, #0]
 8018772:	f003 030f 	and.w	r3, r3, #15
 8018776:	683a      	ldr	r2, [r7, #0]
 8018778:	429a      	cmp	r2, r3
 801877a:	d90c      	bls.n	8018796 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801877c:	4b7d      	ldr	r3, [pc, #500]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 801877e:	683a      	ldr	r2, [r7, #0]
 8018780:	b2d2      	uxtb	r2, r2
 8018782:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8018784:	4b7b      	ldr	r3, [pc, #492]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 8018786:	681b      	ldr	r3, [r3, #0]
 8018788:	f003 030f 	and.w	r3, r3, #15
 801878c:	683a      	ldr	r2, [r7, #0]
 801878e:	429a      	cmp	r2, r3
 8018790:	d001      	beq.n	8018796 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8018792:	2301      	movs	r3, #1
 8018794:	e0ea      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8018796:	687b      	ldr	r3, [r7, #4]
 8018798:	681b      	ldr	r3, [r3, #0]
 801879a:	f003 0302 	and.w	r3, r3, #2
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d008      	beq.n	80187b4 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80187a2:	4b75      	ldr	r3, [pc, #468]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80187a4:	689b      	ldr	r3, [r3, #8]
 80187a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80187aa:	687b      	ldr	r3, [r7, #4]
 80187ac:	689b      	ldr	r3, [r3, #8]
 80187ae:	4972      	ldr	r1, [pc, #456]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80187b0:	4313      	orrs	r3, r2
 80187b2:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80187b4:	687b      	ldr	r3, [r7, #4]
 80187b6:	681b      	ldr	r3, [r3, #0]
 80187b8:	f003 0301 	and.w	r3, r3, #1
 80187bc:	2b00      	cmp	r3, #0
 80187be:	f000 8086 	beq.w	80188ce <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80187c2:	687b      	ldr	r3, [r7, #4]
 80187c4:	685b      	ldr	r3, [r3, #4]
 80187c6:	2b01      	cmp	r3, #1
 80187c8:	d107      	bne.n	80187da <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80187ca:	4b6b      	ldr	r3, [pc, #428]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80187cc:	681b      	ldr	r3, [r3, #0]
 80187ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80187d2:	2b00      	cmp	r3, #0
 80187d4:	d119      	bne.n	801880a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80187d6:	2301      	movs	r3, #1
 80187d8:	e0c8      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	685b      	ldr	r3, [r3, #4]
 80187de:	2b02      	cmp	r3, #2
 80187e0:	d003      	beq.n	80187ea <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80187e6:	2b03      	cmp	r3, #3
 80187e8:	d107      	bne.n	80187fa <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80187ea:	4b63      	ldr	r3, [pc, #396]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80187ec:	681b      	ldr	r3, [r3, #0]
 80187ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d109      	bne.n	801880a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80187f6:	2301      	movs	r3, #1
 80187f8:	e0b8      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80187fa:	4b5f      	ldr	r3, [pc, #380]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80187fc:	681b      	ldr	r3, [r3, #0]
 80187fe:	f003 0302 	and.w	r3, r3, #2
 8018802:	2b00      	cmp	r3, #0
 8018804:	d101      	bne.n	801880a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8018806:	2301      	movs	r3, #1
 8018808:	e0b0      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801880a:	4b5b      	ldr	r3, [pc, #364]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 801880c:	689b      	ldr	r3, [r3, #8]
 801880e:	f023 0203 	bic.w	r2, r3, #3
 8018812:	687b      	ldr	r3, [r7, #4]
 8018814:	685b      	ldr	r3, [r3, #4]
 8018816:	4958      	ldr	r1, [pc, #352]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018818:	4313      	orrs	r3, r2
 801881a:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801881c:	f7fb fdca 	bl	80143b4 <HAL_GetTick>
 8018820:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	685b      	ldr	r3, [r3, #4]
 8018826:	2b01      	cmp	r3, #1
 8018828:	d112      	bne.n	8018850 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 801882a:	e00a      	b.n	8018842 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 801882c:	f7fb fdc2 	bl	80143b4 <HAL_GetTick>
 8018830:	4602      	mov	r2, r0
 8018832:	697b      	ldr	r3, [r7, #20]
 8018834:	1ad3      	subs	r3, r2, r3
 8018836:	f241 3288 	movw	r2, #5000	; 0x1388
 801883a:	4293      	cmp	r3, r2
 801883c:	d901      	bls.n	8018842 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 801883e:	2303      	movs	r3, #3
 8018840:	e094      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8018842:	4b4d      	ldr	r3, [pc, #308]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018844:	689b      	ldr	r3, [r3, #8]
 8018846:	f003 030c 	and.w	r3, r3, #12
 801884a:	2b04      	cmp	r3, #4
 801884c:	d1ee      	bne.n	801882c <HAL_RCC_ClockConfig+0xcc>
 801884e:	e03e      	b.n	80188ce <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	685b      	ldr	r3, [r3, #4]
 8018854:	2b02      	cmp	r3, #2
 8018856:	d112      	bne.n	801887e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8018858:	e00a      	b.n	8018870 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 801885a:	f7fb fdab 	bl	80143b4 <HAL_GetTick>
 801885e:	4602      	mov	r2, r0
 8018860:	697b      	ldr	r3, [r7, #20]
 8018862:	1ad3      	subs	r3, r2, r3
 8018864:	f241 3288 	movw	r2, #5000	; 0x1388
 8018868:	4293      	cmp	r3, r2
 801886a:	d901      	bls.n	8018870 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 801886c:	2303      	movs	r3, #3
 801886e:	e07d      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8018870:	4b41      	ldr	r3, [pc, #260]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018872:	689b      	ldr	r3, [r3, #8]
 8018874:	f003 030c 	and.w	r3, r3, #12
 8018878:	2b08      	cmp	r3, #8
 801887a:	d1ee      	bne.n	801885a <HAL_RCC_ClockConfig+0xfa>
 801887c:	e027      	b.n	80188ce <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	685b      	ldr	r3, [r3, #4]
 8018882:	2b03      	cmp	r3, #3
 8018884:	d11d      	bne.n	80188c2 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8018886:	e00a      	b.n	801889e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8018888:	f7fb fd94 	bl	80143b4 <HAL_GetTick>
 801888c:	4602      	mov	r2, r0
 801888e:	697b      	ldr	r3, [r7, #20]
 8018890:	1ad3      	subs	r3, r2, r3
 8018892:	f241 3288 	movw	r2, #5000	; 0x1388
 8018896:	4293      	cmp	r3, r2
 8018898:	d901      	bls.n	801889e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 801889a:	2303      	movs	r3, #3
 801889c:	e066      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 801889e:	4b36      	ldr	r3, [pc, #216]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80188a0:	689b      	ldr	r3, [r3, #8]
 80188a2:	f003 030c 	and.w	r3, r3, #12
 80188a6:	2b0c      	cmp	r3, #12
 80188a8:	d1ee      	bne.n	8018888 <HAL_RCC_ClockConfig+0x128>
 80188aa:	e010      	b.n	80188ce <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80188ac:	f7fb fd82 	bl	80143b4 <HAL_GetTick>
 80188b0:	4602      	mov	r2, r0
 80188b2:	697b      	ldr	r3, [r7, #20]
 80188b4:	1ad3      	subs	r3, r2, r3
 80188b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80188ba:	4293      	cmp	r3, r2
 80188bc:	d901      	bls.n	80188c2 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80188be:	2303      	movs	r3, #3
 80188c0:	e054      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80188c2:	4b2d      	ldr	r3, [pc, #180]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 80188c4:	689b      	ldr	r3, [r3, #8]
 80188c6:	f003 030c 	and.w	r3, r3, #12
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d1ee      	bne.n	80188ac <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80188ce:	4b29      	ldr	r3, [pc, #164]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 80188d0:	681b      	ldr	r3, [r3, #0]
 80188d2:	f003 030f 	and.w	r3, r3, #15
 80188d6:	683a      	ldr	r2, [r7, #0]
 80188d8:	429a      	cmp	r2, r3
 80188da:	d20c      	bcs.n	80188f6 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80188dc:	4b25      	ldr	r3, [pc, #148]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 80188de:	683a      	ldr	r2, [r7, #0]
 80188e0:	b2d2      	uxtb	r2, r2
 80188e2:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80188e4:	4b23      	ldr	r3, [pc, #140]	; (8018974 <HAL_RCC_ClockConfig+0x214>)
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	f003 030f 	and.w	r3, r3, #15
 80188ec:	683a      	ldr	r2, [r7, #0]
 80188ee:	429a      	cmp	r2, r3
 80188f0:	d001      	beq.n	80188f6 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 80188f2:	2301      	movs	r3, #1
 80188f4:	e03a      	b.n	801896c <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	681b      	ldr	r3, [r3, #0]
 80188fa:	f003 0304 	and.w	r3, r3, #4
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d008      	beq.n	8018914 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8018902:	4b1d      	ldr	r3, [pc, #116]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018904:	689b      	ldr	r3, [r3, #8]
 8018906:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	68db      	ldr	r3, [r3, #12]
 801890e:	491a      	ldr	r1, [pc, #104]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018910:	4313      	orrs	r3, r2
 8018912:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	f003 0308 	and.w	r3, r3, #8
 801891c:	2b00      	cmp	r3, #0
 801891e:	d009      	beq.n	8018934 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8018920:	4b15      	ldr	r3, [pc, #84]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018922:	689b      	ldr	r3, [r3, #8]
 8018924:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	691b      	ldr	r3, [r3, #16]
 801892c:	00db      	lsls	r3, r3, #3
 801892e:	4912      	ldr	r1, [pc, #72]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 8018930:	4313      	orrs	r3, r2
 8018932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8018934:	f000 f826 	bl	8018984 <HAL_RCC_GetSysClockFreq>
 8018938:	4601      	mov	r1, r0
 801893a:	4b0f      	ldr	r3, [pc, #60]	; (8018978 <HAL_RCC_ClockConfig+0x218>)
 801893c:	689b      	ldr	r3, [r3, #8]
 801893e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8018942:	23f0      	movs	r3, #240	; 0xf0
 8018944:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018946:	693b      	ldr	r3, [r7, #16]
 8018948:	fa93 f3a3 	rbit	r3, r3
 801894c:	60fb      	str	r3, [r7, #12]
  return(result);
 801894e:	68fb      	ldr	r3, [r7, #12]
 8018950:	fab3 f383 	clz	r3, r3
 8018954:	fa22 f303 	lsr.w	r3, r2, r3
 8018958:	4a08      	ldr	r2, [pc, #32]	; (801897c <HAL_RCC_ClockConfig+0x21c>)
 801895a:	5cd3      	ldrb	r3, [r2, r3]
 801895c:	fa21 f303 	lsr.w	r3, r1, r3
 8018960:	4a07      	ldr	r2, [pc, #28]	; (8018980 <HAL_RCC_ClockConfig+0x220>)
 8018962:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8018964:	200f      	movs	r0, #15
 8018966:	f7fb fcfb 	bl	8014360 <HAL_InitTick>
  
  return HAL_OK;
 801896a:	2300      	movs	r3, #0
}
 801896c:	4618      	mov	r0, r3
 801896e:	3718      	adds	r7, #24
 8018970:	46bd      	mov	sp, r7
 8018972:	bd80      	pop	{r7, pc}
 8018974:	40023c00 	.word	0x40023c00
 8018978:	40023800 	.word	0x40023800
 801897c:	0801fa30 	.word	0x0801fa30
 8018980:	200001c0 	.word	0x200001c0

08018984 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8018984:	b480      	push	{r7}
 8018986:	b08b      	sub	sp, #44	; 0x2c
 8018988:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801898a:	2300      	movs	r3, #0
 801898c:	61fb      	str	r3, [r7, #28]
 801898e:	2300      	movs	r3, #0
 8018990:	627b      	str	r3, [r7, #36]	; 0x24
 8018992:	2300      	movs	r3, #0
 8018994:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8018996:	2300      	movs	r3, #0
 8018998:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801899a:	4b38      	ldr	r3, [pc, #224]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 801899c:	689b      	ldr	r3, [r3, #8]
 801899e:	f003 030c 	and.w	r3, r3, #12
 80189a2:	2b08      	cmp	r3, #8
 80189a4:	d00c      	beq.n	80189c0 <HAL_RCC_GetSysClockFreq+0x3c>
 80189a6:	2b08      	cmp	r3, #8
 80189a8:	d85d      	bhi.n	8018a66 <HAL_RCC_GetSysClockFreq+0xe2>
 80189aa:	2b00      	cmp	r3, #0
 80189ac:	d002      	beq.n	80189b4 <HAL_RCC_GetSysClockFreq+0x30>
 80189ae:	2b04      	cmp	r3, #4
 80189b0:	d003      	beq.n	80189ba <HAL_RCC_GetSysClockFreq+0x36>
 80189b2:	e058      	b.n	8018a66 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80189b4:	4b32      	ldr	r3, [pc, #200]	; (8018a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 80189b6:	623b      	str	r3, [r7, #32]
       break;
 80189b8:	e058      	b.n	8018a6c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80189ba:	4b31      	ldr	r3, [pc, #196]	; (8018a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 80189bc:	623b      	str	r3, [r7, #32]
      break;
 80189be:	e055      	b.n	8018a6c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80189c0:	4b2e      	ldr	r3, [pc, #184]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 80189c2:	685b      	ldr	r3, [r3, #4]
 80189c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80189c8:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80189ca:	4b2c      	ldr	r3, [pc, #176]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 80189cc:	685b      	ldr	r3, [r3, #4]
 80189ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80189d2:	2b00      	cmp	r3, #0
 80189d4:	d017      	beq.n	8018a06 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80189d6:	4a2a      	ldr	r2, [pc, #168]	; (8018a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 80189d8:	69fb      	ldr	r3, [r7, #28]
 80189da:	fbb2 f2f3 	udiv	r2, r2, r3
 80189de:	4b27      	ldr	r3, [pc, #156]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 80189e0:	6859      	ldr	r1, [r3, #4]
 80189e2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80189e6:	400b      	ands	r3, r1
 80189e8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80189ec:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80189ee:	6979      	ldr	r1, [r7, #20]
 80189f0:	fa91 f1a1 	rbit	r1, r1
 80189f4:	6139      	str	r1, [r7, #16]
  return(result);
 80189f6:	6939      	ldr	r1, [r7, #16]
 80189f8:	fab1 f181 	clz	r1, r1
 80189fc:	40cb      	lsrs	r3, r1
 80189fe:	fb03 f302 	mul.w	r3, r3, r2
 8018a02:	627b      	str	r3, [r7, #36]	; 0x24
 8018a04:	e016      	b.n	8018a34 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8018a06:	4a1e      	ldr	r2, [pc, #120]	; (8018a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8018a08:	69fb      	ldr	r3, [r7, #28]
 8018a0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8018a0e:	4b1b      	ldr	r3, [pc, #108]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8018a10:	6859      	ldr	r1, [r3, #4]
 8018a12:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8018a16:	400b      	ands	r3, r1
 8018a18:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8018a1c:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018a1e:	68f9      	ldr	r1, [r7, #12]
 8018a20:	fa91 f1a1 	rbit	r1, r1
 8018a24:	60b9      	str	r1, [r7, #8]
  return(result);
 8018a26:	68b9      	ldr	r1, [r7, #8]
 8018a28:	fab1 f181 	clz	r1, r1
 8018a2c:	40cb      	lsrs	r3, r1
 8018a2e:	fb03 f302 	mul.w	r3, r3, r2
 8018a32:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8018a34:	4b11      	ldr	r3, [pc, #68]	; (8018a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8018a36:	685b      	ldr	r3, [r3, #4]
 8018a38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8018a3c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8018a40:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	fa93 f3a3 	rbit	r3, r3
 8018a48:	603b      	str	r3, [r7, #0]
  return(result);
 8018a4a:	683b      	ldr	r3, [r7, #0]
 8018a4c:	fab3 f383 	clz	r3, r3
 8018a50:	fa22 f303 	lsr.w	r3, r2, r3
 8018a54:	3301      	adds	r3, #1
 8018a56:	005b      	lsls	r3, r3, #1
 8018a58:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8018a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018a5c:	69bb      	ldr	r3, [r7, #24]
 8018a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8018a62:	623b      	str	r3, [r7, #32]
      break;
 8018a64:	e002      	b.n	8018a6c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8018a66:	4b06      	ldr	r3, [pc, #24]	; (8018a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8018a68:	623b      	str	r3, [r7, #32]
      break;
 8018a6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8018a6c:	6a3b      	ldr	r3, [r7, #32]
}
 8018a6e:	4618      	mov	r0, r3
 8018a70:	372c      	adds	r7, #44	; 0x2c
 8018a72:	46bd      	mov	sp, r7
 8018a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a78:	4770      	bx	lr
 8018a7a:	bf00      	nop
 8018a7c:	40023800 	.word	0x40023800
 8018a80:	00f42400 	.word	0x00f42400

08018a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8018a84:	b480      	push	{r7}
 8018a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8018a88:	4b03      	ldr	r3, [pc, #12]	; (8018a98 <HAL_RCC_GetHCLKFreq+0x14>)
 8018a8a:	681b      	ldr	r3, [r3, #0]
}
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	46bd      	mov	sp, r7
 8018a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a94:	4770      	bx	lr
 8018a96:	bf00      	nop
 8018a98:	200001c0 	.word	0x200001c0

08018a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8018a9c:	b580      	push	{r7, lr}
 8018a9e:	b082      	sub	sp, #8
 8018aa0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8018aa2:	f7ff ffef 	bl	8018a84 <HAL_RCC_GetHCLKFreq>
 8018aa6:	4601      	mov	r1, r0
 8018aa8:	4b0b      	ldr	r3, [pc, #44]	; (8018ad8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8018aaa:	689b      	ldr	r3, [r3, #8]
 8018aac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8018ab0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8018ab4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	fa93 f3a3 	rbit	r3, r3
 8018abc:	603b      	str	r3, [r7, #0]
  return(result);
 8018abe:	683b      	ldr	r3, [r7, #0]
 8018ac0:	fab3 f383 	clz	r3, r3
 8018ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8018ac8:	4a04      	ldr	r2, [pc, #16]	; (8018adc <HAL_RCC_GetPCLK1Freq+0x40>)
 8018aca:	5cd3      	ldrb	r3, [r2, r3]
 8018acc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8018ad0:	4618      	mov	r0, r3
 8018ad2:	3708      	adds	r7, #8
 8018ad4:	46bd      	mov	sp, r7
 8018ad6:	bd80      	pop	{r7, pc}
 8018ad8:	40023800 	.word	0x40023800
 8018adc:	0801fa30 	.word	0x0801fa30

08018ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8018ae0:	b580      	push	{r7, lr}
 8018ae2:	b082      	sub	sp, #8
 8018ae4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8018ae6:	f7ff ffcd 	bl	8018a84 <HAL_RCC_GetHCLKFreq>
 8018aea:	4601      	mov	r1, r0
 8018aec:	4b0b      	ldr	r3, [pc, #44]	; (8018b1c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8018aee:	689b      	ldr	r3, [r3, #8]
 8018af0:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8018af4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8018af8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8018afa:	687b      	ldr	r3, [r7, #4]
 8018afc:	fa93 f3a3 	rbit	r3, r3
 8018b00:	603b      	str	r3, [r7, #0]
  return(result);
 8018b02:	683b      	ldr	r3, [r7, #0]
 8018b04:	fab3 f383 	clz	r3, r3
 8018b08:	fa22 f303 	lsr.w	r3, r2, r3
 8018b0c:	4a04      	ldr	r2, [pc, #16]	; (8018b20 <HAL_RCC_GetPCLK2Freq+0x40>)
 8018b0e:	5cd3      	ldrb	r3, [r2, r3]
 8018b10:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8018b14:	4618      	mov	r0, r3
 8018b16:	3708      	adds	r7, #8
 8018b18:	46bd      	mov	sp, r7
 8018b1a:	bd80      	pop	{r7, pc}
 8018b1c:	40023800 	.word	0x40023800
 8018b20:	0801fa30 	.word	0x0801fa30

08018b24 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8018b24:	b580      	push	{r7, lr}
 8018b26:	b082      	sub	sp, #8
 8018b28:	af00      	add	r7, sp, #0
 8018b2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	d101      	bne.n	8018b36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8018b32:	2301      	movs	r3, #1
 8018b34:	e056      	b.n	8018be4 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	2200      	movs	r2, #0
 8018b3a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8018b3c:	687b      	ldr	r3, [r7, #4]
 8018b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018b42:	b2db      	uxtb	r3, r3
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d106      	bne.n	8018b56 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	2200      	movs	r2, #0
 8018b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8018b50:	6878      	ldr	r0, [r7, #4]
 8018b52:	f7ed f815 	bl	8005b80 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8018b56:	687b      	ldr	r3, [r7, #4]
 8018b58:	2202      	movs	r2, #2
 8018b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	681b      	ldr	r3, [r3, #0]
 8018b62:	681a      	ldr	r2, [r3, #0]
 8018b64:	687b      	ldr	r3, [r7, #4]
 8018b66:	681b      	ldr	r3, [r3, #0]
 8018b68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8018b6c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	685a      	ldr	r2, [r3, #4]
 8018b72:	687b      	ldr	r3, [r7, #4]
 8018b74:	689b      	ldr	r3, [r3, #8]
 8018b76:	431a      	orrs	r2, r3
 8018b78:	687b      	ldr	r3, [r7, #4]
 8018b7a:	68db      	ldr	r3, [r3, #12]
 8018b7c:	431a      	orrs	r2, r3
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	691b      	ldr	r3, [r3, #16]
 8018b82:	431a      	orrs	r2, r3
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	695b      	ldr	r3, [r3, #20]
 8018b88:	431a      	orrs	r2, r3
 8018b8a:	687b      	ldr	r3, [r7, #4]
 8018b8c:	699b      	ldr	r3, [r3, #24]
 8018b8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8018b92:	431a      	orrs	r2, r3
 8018b94:	687b      	ldr	r3, [r7, #4]
 8018b96:	69db      	ldr	r3, [r3, #28]
 8018b98:	431a      	orrs	r2, r3
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	6a1b      	ldr	r3, [r3, #32]
 8018b9e:	ea42 0103 	orr.w	r1, r2, r3
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	681b      	ldr	r3, [r3, #0]
 8018baa:	430a      	orrs	r2, r1
 8018bac:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	699b      	ldr	r3, [r3, #24]
 8018bb2:	0c1b      	lsrs	r3, r3, #16
 8018bb4:	f003 0104 	and.w	r1, r3, #4
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	681b      	ldr	r3, [r3, #0]
 8018bc0:	430a      	orrs	r2, r1
 8018bc2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	681b      	ldr	r3, [r3, #0]
 8018bc8:	69da      	ldr	r2, [r3, #28]
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	681b      	ldr	r3, [r3, #0]
 8018bce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8018bd2:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	2200      	movs	r2, #0
 8018bd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	2201      	movs	r2, #1
 8018bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8018be2:	2300      	movs	r3, #0
}
 8018be4:	4618      	mov	r0, r3
 8018be6:	3708      	adds	r7, #8
 8018be8:	46bd      	mov	sp, r7
 8018bea:	bd80      	pop	{r7, pc}

08018bec <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8018bec:	b580      	push	{r7, lr}
 8018bee:	b08c      	sub	sp, #48	; 0x30
 8018bf0:	af02      	add	r7, sp, #8
 8018bf2:	60f8      	str	r0, [r7, #12]
 8018bf4:	60b9      	str	r1, [r7, #8]
 8018bf6:	607a      	str	r2, [r7, #4]
 8018bf8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8018bfa:	2300      	movs	r3, #0
 8018bfc:	61fb      	str	r3, [r7, #28]
 8018bfe:	2300      	movs	r3, #0
 8018c00:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8018c02:	2300      	movs	r3, #0
 8018c04:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8018c06:	2301      	movs	r3, #1
 8018c08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8018c0a:	2300      	movs	r3, #0
 8018c0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8018c10:	68fb      	ldr	r3, [r7, #12]
 8018c12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8018c16:	2b01      	cmp	r3, #1
 8018c18:	d101      	bne.n	8018c1e <HAL_SPI_TransmitReceive+0x32>
 8018c1a:	2302      	movs	r3, #2
 8018c1c:	e182      	b.n	8018f24 <HAL_SPI_TransmitReceive+0x338>
 8018c1e:	68fb      	ldr	r3, [r7, #12]
 8018c20:	2201      	movs	r2, #1
 8018c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8018c26:	f7fb fbc5 	bl	80143b4 <HAL_GetTick>
 8018c2a:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 8018c2c:	68fb      	ldr	r3, [r7, #12]
 8018c2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018c32:	b2db      	uxtb	r3, r3
 8018c34:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8018c36:	68fb      	ldr	r3, [r7, #12]
 8018c38:	685b      	ldr	r3, [r3, #4]
 8018c3a:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8018c3c:	69fb      	ldr	r3, [r7, #28]
 8018c3e:	2b01      	cmp	r3, #1
 8018c40:	d00e      	beq.n	8018c60 <HAL_SPI_TransmitReceive+0x74>
 8018c42:	69bb      	ldr	r3, [r7, #24]
 8018c44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8018c48:	d106      	bne.n	8018c58 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8018c4a:	68fb      	ldr	r3, [r7, #12]
 8018c4c:	689b      	ldr	r3, [r3, #8]
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d102      	bne.n	8018c58 <HAL_SPI_TransmitReceive+0x6c>
 8018c52:	69fb      	ldr	r3, [r7, #28]
 8018c54:	2b04      	cmp	r3, #4
 8018c56:	d003      	beq.n	8018c60 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8018c58:	2302      	movs	r3, #2
 8018c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8018c5e:	e157      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8018c60:	68bb      	ldr	r3, [r7, #8]
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d005      	beq.n	8018c72 <HAL_SPI_TransmitReceive+0x86>
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d002      	beq.n	8018c72 <HAL_SPI_TransmitReceive+0x86>
 8018c6c:	887b      	ldrh	r3, [r7, #2]
 8018c6e:	2b00      	cmp	r3, #0
 8018c70:	d103      	bne.n	8018c7a <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8018c72:	2301      	movs	r3, #1
 8018c74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8018c78:	e14a      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8018c7a:	68fb      	ldr	r3, [r7, #12]
 8018c7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018c80:	b2db      	uxtb	r3, r3
 8018c82:	2b01      	cmp	r3, #1
 8018c84:	d103      	bne.n	8018c8e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8018c86:	68fb      	ldr	r3, [r7, #12]
 8018c88:	2205      	movs	r2, #5
 8018c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	2200      	movs	r2, #0
 8018c92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8018c94:	68fb      	ldr	r3, [r7, #12]
 8018c96:	687a      	ldr	r2, [r7, #4]
 8018c98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	887a      	ldrh	r2, [r7, #2]
 8018c9e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	887a      	ldrh	r2, [r7, #2]
 8018ca4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8018ca6:	68fb      	ldr	r3, [r7, #12]
 8018ca8:	68ba      	ldr	r2, [r7, #8]
 8018caa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8018cac:	68fb      	ldr	r3, [r7, #12]
 8018cae:	887a      	ldrh	r2, [r7, #2]
 8018cb0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8018cb2:	68fb      	ldr	r3, [r7, #12]
 8018cb4:	887a      	ldrh	r2, [r7, #2]
 8018cb6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	2200      	movs	r2, #0
 8018cbc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	2200      	movs	r2, #0
 8018cc2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8018cc4:	68fb      	ldr	r3, [r7, #12]
 8018cc6:	681b      	ldr	r3, [r3, #0]
 8018cc8:	681b      	ldr	r3, [r3, #0]
 8018cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018cce:	2b40      	cmp	r3, #64	; 0x40
 8018cd0:	d007      	beq.n	8018ce2 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8018cd2:	68fb      	ldr	r3, [r7, #12]
 8018cd4:	681b      	ldr	r3, [r3, #0]
 8018cd6:	681a      	ldr	r2, [r3, #0]
 8018cd8:	68fb      	ldr	r3, [r7, #12]
 8018cda:	681b      	ldr	r3, [r3, #0]
 8018cdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8018ce0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	68db      	ldr	r3, [r3, #12]
 8018ce6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8018cea:	d171      	bne.n	8018dd0 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8018cec:	68fb      	ldr	r3, [r7, #12]
 8018cee:	685b      	ldr	r3, [r3, #4]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	d004      	beq.n	8018cfe <HAL_SPI_TransmitReceive+0x112>
 8018cf4:	68fb      	ldr	r3, [r7, #12]
 8018cf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018cf8:	b29b      	uxth	r3, r3
 8018cfa:	2b01      	cmp	r3, #1
 8018cfc:	d15d      	bne.n	8018dba <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8018cfe:	68bb      	ldr	r3, [r7, #8]
 8018d00:	881a      	ldrh	r2, [r3, #0]
 8018d02:	68fb      	ldr	r3, [r7, #12]
 8018d04:	681b      	ldr	r3, [r3, #0]
 8018d06:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8018d08:	68bb      	ldr	r3, [r7, #8]
 8018d0a:	3302      	adds	r3, #2
 8018d0c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8018d0e:	68fb      	ldr	r3, [r7, #12]
 8018d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018d12:	b29b      	uxth	r3, r3
 8018d14:	3b01      	subs	r3, #1
 8018d16:	b29a      	uxth	r2, r3
 8018d18:	68fb      	ldr	r3, [r7, #12]
 8018d1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8018d1c:	e04d      	b.n	8018dba <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8018d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d01c      	beq.n	8018d5e <HAL_SPI_TransmitReceive+0x172>
 8018d24:	68fb      	ldr	r3, [r7, #12]
 8018d26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018d28:	b29b      	uxth	r3, r3
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	d017      	beq.n	8018d5e <HAL_SPI_TransmitReceive+0x172>
 8018d2e:	68fb      	ldr	r3, [r7, #12]
 8018d30:	681b      	ldr	r3, [r3, #0]
 8018d32:	689b      	ldr	r3, [r3, #8]
 8018d34:	f003 0302 	and.w	r3, r3, #2
 8018d38:	2b02      	cmp	r3, #2
 8018d3a:	d110      	bne.n	8018d5e <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8018d3c:	68bb      	ldr	r3, [r7, #8]
 8018d3e:	881a      	ldrh	r2, [r3, #0]
 8018d40:	68fb      	ldr	r3, [r7, #12]
 8018d42:	681b      	ldr	r3, [r3, #0]
 8018d44:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8018d46:	68bb      	ldr	r3, [r7, #8]
 8018d48:	3302      	adds	r3, #2
 8018d4a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8018d4c:	68fb      	ldr	r3, [r7, #12]
 8018d4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018d50:	b29b      	uxth	r3, r3
 8018d52:	3b01      	subs	r3, #1
 8018d54:	b29a      	uxth	r2, r3
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8018d5a:	2300      	movs	r3, #0
 8018d5c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8018d5e:	68fb      	ldr	r3, [r7, #12]
 8018d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018d62:	b29b      	uxth	r3, r3
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d018      	beq.n	8018d9a <HAL_SPI_TransmitReceive+0x1ae>
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	681b      	ldr	r3, [r3, #0]
 8018d6c:	689b      	ldr	r3, [r3, #8]
 8018d6e:	f003 0301 	and.w	r3, r3, #1
 8018d72:	2b01      	cmp	r3, #1
 8018d74:	d111      	bne.n	8018d9a <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	68db      	ldr	r3, [r3, #12]
 8018d7c:	b29a      	uxth	r2, r3
 8018d7e:	687b      	ldr	r3, [r7, #4]
 8018d80:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8018d82:	687b      	ldr	r3, [r7, #4]
 8018d84:	3302      	adds	r3, #2
 8018d86:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8018d88:	68fb      	ldr	r3, [r7, #12]
 8018d8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018d8c:	b29b      	uxth	r3, r3
 8018d8e:	3b01      	subs	r3, #1
 8018d90:	b29a      	uxth	r2, r3
 8018d92:	68fb      	ldr	r3, [r7, #12]
 8018d94:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8018d96:	2301      	movs	r3, #1
 8018d98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8018d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018da0:	d00b      	beq.n	8018dba <HAL_SPI_TransmitReceive+0x1ce>
 8018da2:	f7fb fb07 	bl	80143b4 <HAL_GetTick>
 8018da6:	4602      	mov	r2, r0
 8018da8:	697b      	ldr	r3, [r7, #20]
 8018daa:	1ad3      	subs	r3, r2, r3
 8018dac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018dae:	429a      	cmp	r2, r3
 8018db0:	d803      	bhi.n	8018dba <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 8018db2:	2303      	movs	r3, #3
 8018db4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8018db8:	e0aa      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8018dba:	68fb      	ldr	r3, [r7, #12]
 8018dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018dbe:	b29b      	uxth	r3, r3
 8018dc0:	2b00      	cmp	r3, #0
 8018dc2:	d1ac      	bne.n	8018d1e <HAL_SPI_TransmitReceive+0x132>
 8018dc4:	68fb      	ldr	r3, [r7, #12]
 8018dc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018dc8:	b29b      	uxth	r3, r3
 8018dca:	2b00      	cmp	r3, #0
 8018dcc:	d1a7      	bne.n	8018d1e <HAL_SPI_TransmitReceive+0x132>
 8018dce:	e070      	b.n	8018eb2 <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8018dd0:	68fb      	ldr	r3, [r7, #12]
 8018dd2:	685b      	ldr	r3, [r3, #4]
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d004      	beq.n	8018de2 <HAL_SPI_TransmitReceive+0x1f6>
 8018dd8:	68fb      	ldr	r3, [r7, #12]
 8018dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018ddc:	b29b      	uxth	r3, r3
 8018dde:	2b01      	cmp	r3, #1
 8018de0:	d15d      	bne.n	8018e9e <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8018de2:	68fb      	ldr	r3, [r7, #12]
 8018de4:	681b      	ldr	r3, [r3, #0]
 8018de6:	330c      	adds	r3, #12
 8018de8:	68ba      	ldr	r2, [r7, #8]
 8018dea:	7812      	ldrb	r2, [r2, #0]
 8018dec:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8018dee:	68bb      	ldr	r3, [r7, #8]
 8018df0:	3301      	adds	r3, #1
 8018df2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018df8:	b29b      	uxth	r3, r3
 8018dfa:	3b01      	subs	r3, #1
 8018dfc:	b29a      	uxth	r2, r3
 8018dfe:	68fb      	ldr	r3, [r7, #12]
 8018e00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8018e02:	e04c      	b.n	8018e9e <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8018e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	d01c      	beq.n	8018e44 <HAL_SPI_TransmitReceive+0x258>
 8018e0a:	68fb      	ldr	r3, [r7, #12]
 8018e0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018e0e:	b29b      	uxth	r3, r3
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d017      	beq.n	8018e44 <HAL_SPI_TransmitReceive+0x258>
 8018e14:	68fb      	ldr	r3, [r7, #12]
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	689b      	ldr	r3, [r3, #8]
 8018e1a:	f003 0302 	and.w	r3, r3, #2
 8018e1e:	2b02      	cmp	r3, #2
 8018e20:	d110      	bne.n	8018e44 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8018e22:	68bb      	ldr	r3, [r7, #8]
 8018e24:	1c5a      	adds	r2, r3, #1
 8018e26:	60ba      	str	r2, [r7, #8]
 8018e28:	68fa      	ldr	r2, [r7, #12]
 8018e2a:	6812      	ldr	r2, [r2, #0]
 8018e2c:	320c      	adds	r2, #12
 8018e2e:	781b      	ldrb	r3, [r3, #0]
 8018e30:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8018e32:	68fb      	ldr	r3, [r7, #12]
 8018e34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018e36:	b29b      	uxth	r3, r3
 8018e38:	3b01      	subs	r3, #1
 8018e3a:	b29a      	uxth	r2, r3
 8018e3c:	68fb      	ldr	r3, [r7, #12]
 8018e3e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8018e40:	2300      	movs	r3, #0
 8018e42:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8018e44:	68fb      	ldr	r3, [r7, #12]
 8018e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018e48:	b29b      	uxth	r3, r3
 8018e4a:	2b00      	cmp	r3, #0
 8018e4c:	d017      	beq.n	8018e7e <HAL_SPI_TransmitReceive+0x292>
 8018e4e:	68fb      	ldr	r3, [r7, #12]
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	689b      	ldr	r3, [r3, #8]
 8018e54:	f003 0301 	and.w	r3, r3, #1
 8018e58:	2b01      	cmp	r3, #1
 8018e5a:	d110      	bne.n	8018e7e <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8018e5c:	68fb      	ldr	r3, [r7, #12]
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	68d9      	ldr	r1, [r3, #12]
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	1c5a      	adds	r2, r3, #1
 8018e66:	607a      	str	r2, [r7, #4]
 8018e68:	b2ca      	uxtb	r2, r1
 8018e6a:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8018e6c:	68fb      	ldr	r3, [r7, #12]
 8018e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018e70:	b29b      	uxth	r3, r3
 8018e72:	3b01      	subs	r3, #1
 8018e74:	b29a      	uxth	r2, r3
 8018e76:	68fb      	ldr	r3, [r7, #12]
 8018e78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8018e7a:	2301      	movs	r3, #1
 8018e7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8018e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018e80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018e84:	d00b      	beq.n	8018e9e <HAL_SPI_TransmitReceive+0x2b2>
 8018e86:	f7fb fa95 	bl	80143b4 <HAL_GetTick>
 8018e8a:	4602      	mov	r2, r0
 8018e8c:	697b      	ldr	r3, [r7, #20]
 8018e8e:	1ad3      	subs	r3, r2, r3
 8018e90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018e92:	429a      	cmp	r2, r3
 8018e94:	d803      	bhi.n	8018e9e <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 8018e96:	2303      	movs	r3, #3
 8018e98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8018e9c:	e038      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8018e9e:	68fb      	ldr	r3, [r7, #12]
 8018ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8018ea2:	b29b      	uxth	r3, r3
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	d1ad      	bne.n	8018e04 <HAL_SPI_TransmitReceive+0x218>
 8018ea8:	68fb      	ldr	r3, [r7, #12]
 8018eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8018eac:	b29b      	uxth	r3, r3
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d1a8      	bne.n	8018e04 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8018eb2:	697b      	ldr	r3, [r7, #20]
 8018eb4:	9300      	str	r3, [sp, #0]
 8018eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018eb8:	2201      	movs	r2, #1
 8018eba:	2102      	movs	r1, #2
 8018ebc:	68f8      	ldr	r0, [r7, #12]
 8018ebe:	f000 f939 	bl	8019134 <SPI_WaitFlagStateUntilTimeout>
 8018ec2:	4603      	mov	r3, r0
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d003      	beq.n	8018ed0 <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 8018ec8:	2303      	movs	r3, #3
 8018eca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8018ece:	e01f      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8018ed0:	697a      	ldr	r2, [r7, #20]
 8018ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018ed4:	68f8      	ldr	r0, [r7, #12]
 8018ed6:	f000 f996 	bl	8019206 <SPI_CheckFlag_BSY>
 8018eda:	4603      	mov	r3, r0
 8018edc:	2b00      	cmp	r3, #0
 8018ede:	d006      	beq.n	8018eee <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 8018ee0:	2301      	movs	r3, #1
 8018ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8018ee6:	68fb      	ldr	r3, [r7, #12]
 8018ee8:	2220      	movs	r2, #32
 8018eea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8018eec:	e010      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8018eee:	68fb      	ldr	r3, [r7, #12]
 8018ef0:	689b      	ldr	r3, [r3, #8]
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d10b      	bne.n	8018f0e <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8018ef6:	2300      	movs	r3, #0
 8018ef8:	613b      	str	r3, [r7, #16]
 8018efa:	68fb      	ldr	r3, [r7, #12]
 8018efc:	681b      	ldr	r3, [r3, #0]
 8018efe:	68db      	ldr	r3, [r3, #12]
 8018f00:	613b      	str	r3, [r7, #16]
 8018f02:	68fb      	ldr	r3, [r7, #12]
 8018f04:	681b      	ldr	r3, [r3, #0]
 8018f06:	689b      	ldr	r3, [r3, #8]
 8018f08:	613b      	str	r3, [r7, #16]
 8018f0a:	693b      	ldr	r3, [r7, #16]
 8018f0c:	e000      	b.n	8018f10 <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 8018f0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8018f10:	68fb      	ldr	r3, [r7, #12]
 8018f12:	2201      	movs	r2, #1
 8018f14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8018f18:	68fb      	ldr	r3, [r7, #12]
 8018f1a:	2200      	movs	r2, #0
 8018f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8018f20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8018f24:	4618      	mov	r0, r3
 8018f26:	3728      	adds	r7, #40	; 0x28
 8018f28:	46bd      	mov	sp, r7
 8018f2a:	bd80      	pop	{r7, pc}

08018f2c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8018f2c:	b580      	push	{r7, lr}
 8018f2e:	b088      	sub	sp, #32
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	681b      	ldr	r3, [r3, #0]
 8018f38:	685b      	ldr	r3, [r3, #4]
 8018f3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	681b      	ldr	r3, [r3, #0]
 8018f40:	689b      	ldr	r3, [r3, #8]
 8018f42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8018f44:	69bb      	ldr	r3, [r7, #24]
 8018f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d10e      	bne.n	8018f6c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8018f4e:	69bb      	ldr	r3, [r7, #24]
 8018f50:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d009      	beq.n	8018f6c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8018f58:	69fb      	ldr	r3, [r7, #28]
 8018f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018f5e:	2b00      	cmp	r3, #0
 8018f60:	d004      	beq.n	8018f6c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018f66:	6878      	ldr	r0, [r7, #4]
 8018f68:	4798      	blx	r3
    return;
 8018f6a:	e0b1      	b.n	80190d0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8018f6c:	69bb      	ldr	r3, [r7, #24]
 8018f6e:	f003 0302 	and.w	r3, r3, #2
 8018f72:	2b00      	cmp	r3, #0
 8018f74:	d009      	beq.n	8018f8a <HAL_SPI_IRQHandler+0x5e>
 8018f76:	69fb      	ldr	r3, [r7, #28]
 8018f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018f7c:	2b00      	cmp	r3, #0
 8018f7e:	d004      	beq.n	8018f8a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f84:	6878      	ldr	r0, [r7, #4]
 8018f86:	4798      	blx	r3
    return;
 8018f88:	e0a2      	b.n	80190d0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8018f8a:	69bb      	ldr	r3, [r7, #24]
 8018f8c:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 8018f90:	2b00      	cmp	r3, #0
 8018f92:	f000 809d 	beq.w	80190d0 <HAL_SPI_IRQHandler+0x1a4>
 8018f96:	69fb      	ldr	r3, [r7, #28]
 8018f98:	f003 0320 	and.w	r3, r3, #32
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	f000 8097 	beq.w	80190d0 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 8018fa2:	69bb      	ldr	r3, [r7, #24]
 8018fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d023      	beq.n	8018ff4 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018fb2:	b2db      	uxtb	r3, r3
 8018fb4:	2b03      	cmp	r3, #3
 8018fb6:	d011      	beq.n	8018fdc <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8018fbc:	f043 0204 	orr.w	r2, r3, #4
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8018fc4:	2300      	movs	r3, #0
 8018fc6:	617b      	str	r3, [r7, #20]
 8018fc8:	687b      	ldr	r3, [r7, #4]
 8018fca:	681b      	ldr	r3, [r3, #0]
 8018fcc:	68db      	ldr	r3, [r3, #12]
 8018fce:	617b      	str	r3, [r7, #20]
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	681b      	ldr	r3, [r3, #0]
 8018fd4:	689b      	ldr	r3, [r3, #8]
 8018fd6:	617b      	str	r3, [r7, #20]
 8018fd8:	697b      	ldr	r3, [r7, #20]
 8018fda:	e00b      	b.n	8018ff4 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8018fdc:	2300      	movs	r3, #0
 8018fde:	613b      	str	r3, [r7, #16]
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	681b      	ldr	r3, [r3, #0]
 8018fe4:	68db      	ldr	r3, [r3, #12]
 8018fe6:	613b      	str	r3, [r7, #16]
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	689b      	ldr	r3, [r3, #8]
 8018fee:	613b      	str	r3, [r7, #16]
 8018ff0:	693b      	ldr	r3, [r7, #16]
        return;
 8018ff2:	e06d      	b.n	80190d0 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 8018ff4:	69bb      	ldr	r3, [r7, #24]
 8018ff6:	f003 0320 	and.w	r3, r3, #32
 8018ffa:	2b00      	cmp	r3, #0
 8018ffc:	d014      	beq.n	8019028 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8018ffe:	687b      	ldr	r3, [r7, #4]
 8019000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8019002:	f043 0201 	orr.w	r2, r3, #1
 8019006:	687b      	ldr	r3, [r7, #4]
 8019008:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801900a:	2300      	movs	r3, #0
 801900c:	60fb      	str	r3, [r7, #12]
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	689b      	ldr	r3, [r3, #8]
 8019014:	60fb      	str	r3, [r7, #12]
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	681b      	ldr	r3, [r3, #0]
 801901a:	681a      	ldr	r2, [r3, #0]
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	681b      	ldr	r3, [r3, #0]
 8019020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8019024:	601a      	str	r2, [r3, #0]
 8019026:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 8019028:	69bb      	ldr	r3, [r7, #24]
 801902a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801902e:	2b00      	cmp	r3, #0
 8019030:	d00c      	beq.n	801904c <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8019032:	687b      	ldr	r3, [r7, #4]
 8019034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8019036:	f043 0208 	orr.w	r2, r3, #8
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801903e:	2300      	movs	r3, #0
 8019040:	60bb      	str	r3, [r7, #8]
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	689b      	ldr	r3, [r3, #8]
 8019048:	60bb      	str	r3, [r7, #8]
 801904a:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801904c:	687b      	ldr	r3, [r7, #4]
 801904e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8019050:	2b00      	cmp	r3, #0
 8019052:	d03c      	beq.n	80190ce <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8019054:	687b      	ldr	r3, [r7, #4]
 8019056:	681b      	ldr	r3, [r3, #0]
 8019058:	685a      	ldr	r2, [r3, #4]
 801905a:	687b      	ldr	r3, [r7, #4]
 801905c:	681b      	ldr	r3, [r3, #0]
 801905e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8019062:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	2201      	movs	r2, #1
 8019068:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801906c:	69fb      	ldr	r3, [r7, #28]
 801906e:	f003 0302 	and.w	r3, r3, #2
 8019072:	2b00      	cmp	r3, #0
 8019074:	d104      	bne.n	8019080 <HAL_SPI_IRQHandler+0x154>
 8019076:	69fb      	ldr	r3, [r7, #28]
 8019078:	f003 0301 	and.w	r3, r3, #1
 801907c:	2b00      	cmp	r3, #0
 801907e:	d022      	beq.n	80190c6 <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	681b      	ldr	r3, [r3, #0]
 8019084:	685a      	ldr	r2, [r3, #4]
 8019086:	687b      	ldr	r3, [r7, #4]
 8019088:	681b      	ldr	r3, [r3, #0]
 801908a:	f022 0203 	bic.w	r2, r2, #3
 801908e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 8019090:	687b      	ldr	r3, [r7, #4]
 8019092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8019094:	2b00      	cmp	r3, #0
 8019096:	d008      	beq.n	80190aa <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801909c:	4a0e      	ldr	r2, [pc, #56]	; (80190d8 <HAL_SPI_IRQHandler+0x1ac>)
 801909e:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80190a4:	4618      	mov	r0, r3
 80190a6:	f7fb fed7 	bl	8014e58 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80190ae:	2b00      	cmp	r3, #0
 80190b0:	d00d      	beq.n	80190ce <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80190b6:	4a08      	ldr	r2, [pc, #32]	; (80190d8 <HAL_SPI_IRQHandler+0x1ac>)
 80190b8:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80190be:	4618      	mov	r0, r3
 80190c0:	f7fb feca 	bl	8014e58 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 80190c4:	e003      	b.n	80190ce <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 80190c6:	6878      	ldr	r0, [r7, #4]
 80190c8:	f000 f808 	bl	80190dc <HAL_SPI_ErrorCallback>
      }
    }
    return;
 80190cc:	e7ff      	b.n	80190ce <HAL_SPI_IRQHandler+0x1a2>
 80190ce:	bf00      	nop
  }
}
 80190d0:	3720      	adds	r7, #32
 80190d2:	46bd      	mov	sp, r7
 80190d4:	bd80      	pop	{r7, pc}
 80190d6:	bf00      	nop
 80190d8:	0801910d 	.word	0x0801910d

080190dc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80190dc:	b480      	push	{r7}
 80190de:	b083      	sub	sp, #12
 80190e0:	af00      	add	r7, sp, #0
 80190e2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 80190e4:	bf00      	nop
 80190e6:	370c      	adds	r7, #12
 80190e8:	46bd      	mov	sp, r7
 80190ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190ee:	4770      	bx	lr

080190f0 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80190f0:	b480      	push	{r7}
 80190f2:	b083      	sub	sp, #12
 80190f4:	af00      	add	r7, sp, #0
 80190f6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80190fe:	b2db      	uxtb	r3, r3
}
 8019100:	4618      	mov	r0, r3
 8019102:	370c      	adds	r7, #12
 8019104:	46bd      	mov	sp, r7
 8019106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801910a:	4770      	bx	lr

0801910c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801910c:	b580      	push	{r7, lr}
 801910e:	b084      	sub	sp, #16
 8019110:	af00      	add	r7, sp, #0
 8019112:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8019118:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 801911a:	68fb      	ldr	r3, [r7, #12]
 801911c:	2200      	movs	r2, #0
 801911e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 8019120:	68fb      	ldr	r3, [r7, #12]
 8019122:	2200      	movs	r2, #0
 8019124:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8019126:	68f8      	ldr	r0, [r7, #12]
 8019128:	f7ff ffd8 	bl	80190dc <HAL_SPI_ErrorCallback>
}
 801912c:	bf00      	nop
 801912e:	3710      	adds	r7, #16
 8019130:	46bd      	mov	sp, r7
 8019132:	bd80      	pop	{r7, pc}

08019134 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8019134:	b580      	push	{r7, lr}
 8019136:	b084      	sub	sp, #16
 8019138:	af00      	add	r7, sp, #0
 801913a:	60f8      	str	r0, [r7, #12]
 801913c:	60b9      	str	r1, [r7, #8]
 801913e:	607a      	str	r2, [r7, #4]
 8019140:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8019142:	e04d      	b.n	80191e0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8019144:	683b      	ldr	r3, [r7, #0]
 8019146:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801914a:	d049      	beq.n	80191e0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 801914c:	683b      	ldr	r3, [r7, #0]
 801914e:	2b00      	cmp	r3, #0
 8019150:	d007      	beq.n	8019162 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8019152:	f7fb f92f 	bl	80143b4 <HAL_GetTick>
 8019156:	4602      	mov	r2, r0
 8019158:	69bb      	ldr	r3, [r7, #24]
 801915a:	1ad3      	subs	r3, r2, r3
 801915c:	683a      	ldr	r2, [r7, #0]
 801915e:	429a      	cmp	r2, r3
 8019160:	d83e      	bhi.n	80191e0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8019162:	68fb      	ldr	r3, [r7, #12]
 8019164:	681b      	ldr	r3, [r3, #0]
 8019166:	685a      	ldr	r2, [r3, #4]
 8019168:	68fb      	ldr	r3, [r7, #12]
 801916a:	681b      	ldr	r3, [r3, #0]
 801916c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8019170:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8019172:	68fb      	ldr	r3, [r7, #12]
 8019174:	685b      	ldr	r3, [r3, #4]
 8019176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801917a:	d111      	bne.n	80191a0 <SPI_WaitFlagStateUntilTimeout+0x6c>
 801917c:	68fb      	ldr	r3, [r7, #12]
 801917e:	689b      	ldr	r3, [r3, #8]
 8019180:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8019184:	d004      	beq.n	8019190 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8019186:	68fb      	ldr	r3, [r7, #12]
 8019188:	689b      	ldr	r3, [r3, #8]
 801918a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801918e:	d107      	bne.n	80191a0 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8019190:	68fb      	ldr	r3, [r7, #12]
 8019192:	681b      	ldr	r3, [r3, #0]
 8019194:	681a      	ldr	r2, [r3, #0]
 8019196:	68fb      	ldr	r3, [r7, #12]
 8019198:	681b      	ldr	r3, [r3, #0]
 801919a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801919e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80191a0:	68fb      	ldr	r3, [r7, #12]
 80191a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80191a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80191a8:	d110      	bne.n	80191cc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80191aa:	68fb      	ldr	r3, [r7, #12]
 80191ac:	681b      	ldr	r3, [r3, #0]
 80191ae:	6819      	ldr	r1, [r3, #0]
 80191b0:	68fb      	ldr	r3, [r7, #12]
 80191b2:	681a      	ldr	r2, [r3, #0]
 80191b4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80191b8:	400b      	ands	r3, r1
 80191ba:	6013      	str	r3, [r2, #0]
 80191bc:	68fb      	ldr	r3, [r7, #12]
 80191be:	681b      	ldr	r3, [r3, #0]
 80191c0:	681a      	ldr	r2, [r3, #0]
 80191c2:	68fb      	ldr	r3, [r7, #12]
 80191c4:	681b      	ldr	r3, [r3, #0]
 80191c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80191ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80191cc:	68fb      	ldr	r3, [r7, #12]
 80191ce:	2201      	movs	r2, #1
 80191d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80191d4:	68fb      	ldr	r3, [r7, #12]
 80191d6:	2200      	movs	r2, #0
 80191d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80191dc:	2303      	movs	r3, #3
 80191de:	e00e      	b.n	80191fe <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80191e0:	68fb      	ldr	r3, [r7, #12]
 80191e2:	681b      	ldr	r3, [r3, #0]
 80191e4:	689a      	ldr	r2, [r3, #8]
 80191e6:	68bb      	ldr	r3, [r7, #8]
 80191e8:	4013      	ands	r3, r2
 80191ea:	68ba      	ldr	r2, [r7, #8]
 80191ec:	429a      	cmp	r2, r3
 80191ee:	d101      	bne.n	80191f4 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80191f0:	2201      	movs	r2, #1
 80191f2:	e000      	b.n	80191f6 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80191f4:	2200      	movs	r2, #0
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	429a      	cmp	r2, r3
 80191fa:	d1a3      	bne.n	8019144 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80191fc:	2300      	movs	r3, #0
}
 80191fe:	4618      	mov	r0, r3
 8019200:	3710      	adds	r7, #16
 8019202:	46bd      	mov	sp, r7
 8019204:	bd80      	pop	{r7, pc}

08019206 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8019206:	b580      	push	{r7, lr}
 8019208:	b086      	sub	sp, #24
 801920a:	af02      	add	r7, sp, #8
 801920c:	60f8      	str	r0, [r7, #12]
 801920e:	60b9      	str	r1, [r7, #8]
 8019210:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	9300      	str	r3, [sp, #0]
 8019216:	68bb      	ldr	r3, [r7, #8]
 8019218:	2200      	movs	r2, #0
 801921a:	2180      	movs	r1, #128	; 0x80
 801921c:	68f8      	ldr	r0, [r7, #12]
 801921e:	f7ff ff89 	bl	8019134 <SPI_WaitFlagStateUntilTimeout>
 8019222:	4603      	mov	r3, r0
 8019224:	2b00      	cmp	r3, #0
 8019226:	d007      	beq.n	8019238 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801922c:	f043 0220 	orr.w	r2, r3, #32
 8019230:	68fb      	ldr	r3, [r7, #12]
 8019232:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8019234:	2303      	movs	r3, #3
 8019236:	e000      	b.n	801923a <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8019238:	2300      	movs	r3, #0
}
 801923a:	4618      	mov	r0, r3
 801923c:	3710      	adds	r7, #16
 801923e:	46bd      	mov	sp, r7
 8019240:	bd80      	pop	{r7, pc}

08019242 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8019242:	b580      	push	{r7, lr}
 8019244:	b082      	sub	sp, #8
 8019246:	af00      	add	r7, sp, #0
 8019248:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	2b00      	cmp	r3, #0
 801924e:	d101      	bne.n	8019254 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8019250:	2301      	movs	r3, #1
 8019252:	e01d      	b.n	8019290 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801925a:	b2db      	uxtb	r3, r3
 801925c:	2b00      	cmp	r3, #0
 801925e:	d106      	bne.n	801926e <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8019260:	687b      	ldr	r3, [r7, #4]
 8019262:	2200      	movs	r2, #0
 8019264:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8019268:	6878      	ldr	r0, [r7, #4]
 801926a:	f7ec fd3d 	bl	8005ce8 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	2202      	movs	r2, #2
 8019272:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	681a      	ldr	r2, [r3, #0]
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	3304      	adds	r3, #4
 801927e:	4619      	mov	r1, r3
 8019280:	4610      	mov	r0, r2
 8019282:	f000 fc8b 	bl	8019b9c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8019286:	687b      	ldr	r3, [r7, #4]
 8019288:	2201      	movs	r2, #1
 801928a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 801928e:	2300      	movs	r3, #0
}
 8019290:	4618      	mov	r0, r3
 8019292:	3708      	adds	r7, #8
 8019294:	46bd      	mov	sp, r7
 8019296:	bd80      	pop	{r7, pc}

08019298 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8019298:	b480      	push	{r7}
 801929a:	b083      	sub	sp, #12
 801929c:	af00      	add	r7, sp, #0
 801929e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	681b      	ldr	r3, [r3, #0]
 80192a4:	68da      	ldr	r2, [r3, #12]
 80192a6:	687b      	ldr	r3, [r7, #4]
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	f042 0201 	orr.w	r2, r2, #1
 80192ae:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	681b      	ldr	r3, [r3, #0]
 80192b4:	681a      	ldr	r2, [r3, #0]
 80192b6:	687b      	ldr	r3, [r7, #4]
 80192b8:	681b      	ldr	r3, [r3, #0]
 80192ba:	f042 0201 	orr.w	r2, r2, #1
 80192be:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80192c0:	2300      	movs	r3, #0
}
 80192c2:	4618      	mov	r0, r3
 80192c4:	370c      	adds	r7, #12
 80192c6:	46bd      	mov	sp, r7
 80192c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192cc:	4770      	bx	lr

080192ce <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80192ce:	b580      	push	{r7, lr}
 80192d0:	b082      	sub	sp, #8
 80192d2:	af00      	add	r7, sp, #0
 80192d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	2b00      	cmp	r3, #0
 80192da:	d101      	bne.n	80192e0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80192dc:	2301      	movs	r3, #1
 80192de:	e01d      	b.n	801931c <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80192e6:	b2db      	uxtb	r3, r3
 80192e8:	2b00      	cmp	r3, #0
 80192ea:	d106      	bne.n	80192fa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	2200      	movs	r2, #0
 80192f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80192f4:	6878      	ldr	r0, [r7, #4]
 80192f6:	f000 f815 	bl	8019324 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	2202      	movs	r2, #2
 80192fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	681a      	ldr	r2, [r3, #0]
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	3304      	adds	r3, #4
 801930a:	4619      	mov	r1, r3
 801930c:	4610      	mov	r0, r2
 801930e:	f000 fc45 	bl	8019b9c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8019312:	687b      	ldr	r3, [r7, #4]
 8019314:	2201      	movs	r2, #1
 8019316:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 801931a:	2300      	movs	r3, #0
}  
 801931c:	4618      	mov	r0, r3
 801931e:	3708      	adds	r7, #8
 8019320:	46bd      	mov	sp, r7
 8019322:	bd80      	pop	{r7, pc}

08019324 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8019324:	b480      	push	{r7}
 8019326:	b083      	sub	sp, #12
 8019328:	af00      	add	r7, sp, #0
 801932a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 801932c:	bf00      	nop
 801932e:	370c      	adds	r7, #12
 8019330:	46bd      	mov	sp, r7
 8019332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019336:	4770      	bx	lr

08019338 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8019338:	b580      	push	{r7, lr}
 801933a:	b082      	sub	sp, #8
 801933c:	af00      	add	r7, sp, #0
 801933e:	6078      	str	r0, [r7, #4]
 8019340:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	681b      	ldr	r3, [r3, #0]
 8019346:	2201      	movs	r2, #1
 8019348:	6839      	ldr	r1, [r7, #0]
 801934a:	4618      	mov	r0, r3
 801934c:	f000 fd88 	bl	8019e60 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8019350:	687b      	ldr	r3, [r7, #4]
 8019352:	681b      	ldr	r3, [r3, #0]
 8019354:	4a0b      	ldr	r2, [pc, #44]	; (8019384 <HAL_TIM_PWM_Start+0x4c>)
 8019356:	4293      	cmp	r3, r2
 8019358:	d107      	bne.n	801936a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801935a:	687b      	ldr	r3, [r7, #4]
 801935c:	681b      	ldr	r3, [r3, #0]
 801935e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8019368:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	681a      	ldr	r2, [r3, #0]
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	681b      	ldr	r3, [r3, #0]
 8019374:	f042 0201 	orr.w	r2, r2, #1
 8019378:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 801937a:	2300      	movs	r3, #0
} 
 801937c:	4618      	mov	r0, r3
 801937e:	3708      	adds	r7, #8
 8019380:	46bd      	mov	sp, r7
 8019382:	bd80      	pop	{r7, pc}
 8019384:	40010000 	.word	0x40010000

08019388 <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8019388:	b580      	push	{r7, lr}
 801938a:	b082      	sub	sp, #8
 801938c:	af00      	add	r7, sp, #0
 801938e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	2b00      	cmp	r3, #0
 8019394:	d101      	bne.n	801939a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8019396:	2301      	movs	r3, #1
 8019398:	e01d      	b.n	80193d6 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 801939a:	687b      	ldr	r3, [r7, #4]
 801939c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80193a0:	b2db      	uxtb	r3, r3
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	d106      	bne.n	80193b4 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80193a6:	687b      	ldr	r3, [r7, #4]
 80193a8:	2200      	movs	r2, #0
 80193aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80193ae:	6878      	ldr	r0, [r7, #4]
 80193b0:	f000 f815 	bl	80193de <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	2202      	movs	r2, #2
 80193b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80193bc:	687b      	ldr	r3, [r7, #4]
 80193be:	681a      	ldr	r2, [r3, #0]
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	3304      	adds	r3, #4
 80193c4:	4619      	mov	r1, r3
 80193c6:	4610      	mov	r0, r2
 80193c8:	f000 fbe8 	bl	8019b9c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80193cc:	687b      	ldr	r3, [r7, #4]
 80193ce:	2201      	movs	r2, #1
 80193d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80193d4:	2300      	movs	r3, #0
}
 80193d6:	4618      	mov	r0, r3
 80193d8:	3708      	adds	r7, #8
 80193da:	46bd      	mov	sp, r7
 80193dc:	bd80      	pop	{r7, pc}

080193de <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80193de:	b480      	push	{r7}
 80193e0:	b083      	sub	sp, #12
 80193e2:	af00      	add	r7, sp, #0
 80193e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80193e6:	bf00      	nop
 80193e8:	370c      	adds	r7, #12
 80193ea:	46bd      	mov	sp, r7
 80193ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193f0:	4770      	bx	lr
	...

080193f4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80193f4:	b580      	push	{r7, lr}
 80193f6:	b082      	sub	sp, #8
 80193f8:	af00      	add	r7, sp, #0
 80193fa:	6078      	str	r0, [r7, #4]
 80193fc:	6039      	str	r1, [r7, #0]
 80193fe:	683b      	ldr	r3, [r7, #0]
 8019400:	2b0c      	cmp	r3, #12
 8019402:	d841      	bhi.n	8019488 <HAL_TIM_IC_Start_IT+0x94>
 8019404:	a201      	add	r2, pc, #4	; (adr r2, 801940c <HAL_TIM_IC_Start_IT+0x18>)
 8019406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801940a:	bf00      	nop
 801940c:	08019441 	.word	0x08019441
 8019410:	08019489 	.word	0x08019489
 8019414:	08019489 	.word	0x08019489
 8019418:	08019489 	.word	0x08019489
 801941c:	08019453 	.word	0x08019453
 8019420:	08019489 	.word	0x08019489
 8019424:	08019489 	.word	0x08019489
 8019428:	08019489 	.word	0x08019489
 801942c:	08019465 	.word	0x08019465
 8019430:	08019489 	.word	0x08019489
 8019434:	08019489 	.word	0x08019489
 8019438:	08019489 	.word	0x08019489
 801943c:	08019477 	.word	0x08019477
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	681b      	ldr	r3, [r3, #0]
 8019444:	68da      	ldr	r2, [r3, #12]
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	681b      	ldr	r3, [r3, #0]
 801944a:	f042 0202 	orr.w	r2, r2, #2
 801944e:	60da      	str	r2, [r3, #12]
    }
    break;
 8019450:	e01b      	b.n	801948a <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	68da      	ldr	r2, [r3, #12]
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	681b      	ldr	r3, [r3, #0]
 801945c:	f042 0204 	orr.w	r2, r2, #4
 8019460:	60da      	str	r2, [r3, #12]
    }
    break;
 8019462:	e012      	b.n	801948a <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	681b      	ldr	r3, [r3, #0]
 8019468:	68da      	ldr	r2, [r3, #12]
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	681b      	ldr	r3, [r3, #0]
 801946e:	f042 0208 	orr.w	r2, r2, #8
 8019472:	60da      	str	r2, [r3, #12]
    }
    break;
 8019474:	e009      	b.n	801948a <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8019476:	687b      	ldr	r3, [r7, #4]
 8019478:	681b      	ldr	r3, [r3, #0]
 801947a:	68da      	ldr	r2, [r3, #12]
 801947c:	687b      	ldr	r3, [r7, #4]
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	f042 0210 	orr.w	r2, r2, #16
 8019484:	60da      	str	r2, [r3, #12]
    }
    break;
 8019486:	e000      	b.n	801948a <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 8019488:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	681b      	ldr	r3, [r3, #0]
 801948e:	2201      	movs	r2, #1
 8019490:	6839      	ldr	r1, [r7, #0]
 8019492:	4618      	mov	r0, r3
 8019494:	f000 fce4 	bl	8019e60 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	681b      	ldr	r3, [r3, #0]
 801949c:	681a      	ldr	r2, [r3, #0]
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	681b      	ldr	r3, [r3, #0]
 80194a2:	f042 0201 	orr.w	r2, r2, #1
 80194a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80194a8:	2300      	movs	r3, #0
} 
 80194aa:	4618      	mov	r0, r3
 80194ac:	3708      	adds	r7, #8
 80194ae:	46bd      	mov	sp, r7
 80194b0:	bd80      	pop	{r7, pc}
 80194b2:	bf00      	nop

080194b4 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80194b4:	b580      	push	{r7, lr}
 80194b6:	b082      	sub	sp, #8
 80194b8:	af00      	add	r7, sp, #0
 80194ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	681b      	ldr	r3, [r3, #0]
 80194c0:	691b      	ldr	r3, [r3, #16]
 80194c2:	f003 0302 	and.w	r3, r3, #2
 80194c6:	2b02      	cmp	r3, #2
 80194c8:	d122      	bne.n	8019510 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	681b      	ldr	r3, [r3, #0]
 80194ce:	68db      	ldr	r3, [r3, #12]
 80194d0:	f003 0302 	and.w	r3, r3, #2
 80194d4:	2b02      	cmp	r3, #2
 80194d6:	d11b      	bne.n	8019510 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	681b      	ldr	r3, [r3, #0]
 80194dc:	f06f 0202 	mvn.w	r2, #2
 80194e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	2201      	movs	r2, #1
 80194e6:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	681b      	ldr	r3, [r3, #0]
 80194ec:	699b      	ldr	r3, [r3, #24]
 80194ee:	f003 0303 	and.w	r3, r3, #3
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	d003      	beq.n	80194fe <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80194f6:	6878      	ldr	r0, [r7, #4]
 80194f8:	f7ea fe66 	bl	80041c8 <HAL_TIM_IC_CaptureCallback>
 80194fc:	e005      	b.n	801950a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80194fe:	6878      	ldr	r0, [r7, #4]
 8019500:	f000 fb2d 	bl	8019b5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019504:	6878      	ldr	r0, [r7, #4]
 8019506:	f000 fb34 	bl	8019b72 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	2200      	movs	r2, #0
 801950e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	681b      	ldr	r3, [r3, #0]
 8019514:	691b      	ldr	r3, [r3, #16]
 8019516:	f003 0304 	and.w	r3, r3, #4
 801951a:	2b04      	cmp	r3, #4
 801951c:	d122      	bne.n	8019564 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	681b      	ldr	r3, [r3, #0]
 8019522:	68db      	ldr	r3, [r3, #12]
 8019524:	f003 0304 	and.w	r3, r3, #4
 8019528:	2b04      	cmp	r3, #4
 801952a:	d11b      	bne.n	8019564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	f06f 0204 	mvn.w	r2, #4
 8019534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	2202      	movs	r2, #2
 801953a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801953c:	687b      	ldr	r3, [r7, #4]
 801953e:	681b      	ldr	r3, [r3, #0]
 8019540:	699b      	ldr	r3, [r3, #24]
 8019542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8019546:	2b00      	cmp	r3, #0
 8019548:	d003      	beq.n	8019552 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 801954a:	6878      	ldr	r0, [r7, #4]
 801954c:	f7ea fe3c 	bl	80041c8 <HAL_TIM_IC_CaptureCallback>
 8019550:	e005      	b.n	801955e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8019552:	6878      	ldr	r0, [r7, #4]
 8019554:	f000 fb03 	bl	8019b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019558:	6878      	ldr	r0, [r7, #4]
 801955a:	f000 fb0a 	bl	8019b72 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	2200      	movs	r2, #0
 8019562:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	681b      	ldr	r3, [r3, #0]
 8019568:	691b      	ldr	r3, [r3, #16]
 801956a:	f003 0308 	and.w	r3, r3, #8
 801956e:	2b08      	cmp	r3, #8
 8019570:	d122      	bne.n	80195b8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	681b      	ldr	r3, [r3, #0]
 8019576:	68db      	ldr	r3, [r3, #12]
 8019578:	f003 0308 	and.w	r3, r3, #8
 801957c:	2b08      	cmp	r3, #8
 801957e:	d11b      	bne.n	80195b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	f06f 0208 	mvn.w	r2, #8
 8019588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801958a:	687b      	ldr	r3, [r7, #4]
 801958c:	2204      	movs	r2, #4
 801958e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	69db      	ldr	r3, [r3, #28]
 8019596:	f003 0303 	and.w	r3, r3, #3
 801959a:	2b00      	cmp	r3, #0
 801959c:	d003      	beq.n	80195a6 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 801959e:	6878      	ldr	r0, [r7, #4]
 80195a0:	f7ea fe12 	bl	80041c8 <HAL_TIM_IC_CaptureCallback>
 80195a4:	e005      	b.n	80195b2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80195a6:	6878      	ldr	r0, [r7, #4]
 80195a8:	f000 fad9 	bl	8019b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80195ac:	6878      	ldr	r0, [r7, #4]
 80195ae:	f000 fae0 	bl	8019b72 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	2200      	movs	r2, #0
 80195b6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80195b8:	687b      	ldr	r3, [r7, #4]
 80195ba:	681b      	ldr	r3, [r3, #0]
 80195bc:	691b      	ldr	r3, [r3, #16]
 80195be:	f003 0310 	and.w	r3, r3, #16
 80195c2:	2b10      	cmp	r3, #16
 80195c4:	d122      	bne.n	801960c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	681b      	ldr	r3, [r3, #0]
 80195ca:	68db      	ldr	r3, [r3, #12]
 80195cc:	f003 0310 	and.w	r3, r3, #16
 80195d0:	2b10      	cmp	r3, #16
 80195d2:	d11b      	bne.n	801960c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80195d4:	687b      	ldr	r3, [r7, #4]
 80195d6:	681b      	ldr	r3, [r3, #0]
 80195d8:	f06f 0210 	mvn.w	r2, #16
 80195dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	2208      	movs	r2, #8
 80195e2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	681b      	ldr	r3, [r3, #0]
 80195e8:	69db      	ldr	r3, [r3, #28]
 80195ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	d003      	beq.n	80195fa <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80195f2:	6878      	ldr	r0, [r7, #4]
 80195f4:	f7ea fde8 	bl	80041c8 <HAL_TIM_IC_CaptureCallback>
 80195f8:	e005      	b.n	8019606 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80195fa:	6878      	ldr	r0, [r7, #4]
 80195fc:	f000 faaf 	bl	8019b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019600:	6878      	ldr	r0, [r7, #4]
 8019602:	f000 fab6 	bl	8019b72 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	2200      	movs	r2, #0
 801960a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801960c:	687b      	ldr	r3, [r7, #4]
 801960e:	681b      	ldr	r3, [r3, #0]
 8019610:	691b      	ldr	r3, [r3, #16]
 8019612:	f003 0301 	and.w	r3, r3, #1
 8019616:	2b01      	cmp	r3, #1
 8019618:	d10e      	bne.n	8019638 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	681b      	ldr	r3, [r3, #0]
 801961e:	68db      	ldr	r3, [r3, #12]
 8019620:	f003 0301 	and.w	r3, r3, #1
 8019624:	2b01      	cmp	r3, #1
 8019626:	d107      	bne.n	8019638 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8019628:	687b      	ldr	r3, [r7, #4]
 801962a:	681b      	ldr	r3, [r3, #0]
 801962c:	f06f 0201 	mvn.w	r2, #1
 8019630:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8019632:	6878      	ldr	r0, [r7, #4]
 8019634:	f7e9 fbe0 	bl	8002df8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	681b      	ldr	r3, [r3, #0]
 801963c:	691b      	ldr	r3, [r3, #16]
 801963e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019642:	2b80      	cmp	r3, #128	; 0x80
 8019644:	d10e      	bne.n	8019664 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	681b      	ldr	r3, [r3, #0]
 801964a:	68db      	ldr	r3, [r3, #12]
 801964c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019650:	2b80      	cmp	r3, #128	; 0x80
 8019652:	d107      	bne.n	8019664 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	681b      	ldr	r3, [r3, #0]
 8019658:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801965c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 801965e:	6878      	ldr	r0, [r7, #4]
 8019660:	f000 ff06 	bl	801a470 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	681b      	ldr	r3, [r3, #0]
 8019668:	691b      	ldr	r3, [r3, #16]
 801966a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801966e:	2b40      	cmp	r3, #64	; 0x40
 8019670:	d10e      	bne.n	8019690 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	68db      	ldr	r3, [r3, #12]
 8019678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801967c:	2b40      	cmp	r3, #64	; 0x40
 801967e:	d107      	bne.n	8019690 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	681b      	ldr	r3, [r3, #0]
 8019684:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8019688:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801968a:	6878      	ldr	r0, [r7, #4]
 801968c:	f000 fa7b 	bl	8019b86 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8019690:	687b      	ldr	r3, [r7, #4]
 8019692:	681b      	ldr	r3, [r3, #0]
 8019694:	691b      	ldr	r3, [r3, #16]
 8019696:	f003 0320 	and.w	r3, r3, #32
 801969a:	2b20      	cmp	r3, #32
 801969c:	d10e      	bne.n	80196bc <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 801969e:	687b      	ldr	r3, [r7, #4]
 80196a0:	681b      	ldr	r3, [r3, #0]
 80196a2:	68db      	ldr	r3, [r3, #12]
 80196a4:	f003 0320 	and.w	r3, r3, #32
 80196a8:	2b20      	cmp	r3, #32
 80196aa:	d107      	bne.n	80196bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	681b      	ldr	r3, [r3, #0]
 80196b0:	f06f 0220 	mvn.w	r2, #32
 80196b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80196b6:	6878      	ldr	r0, [r7, #4]
 80196b8:	f000 fed0 	bl	801a45c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80196bc:	bf00      	nop
 80196be:	3708      	adds	r7, #8
 80196c0:	46bd      	mov	sp, r7
 80196c2:	bd80      	pop	{r7, pc}

080196c4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80196c4:	b580      	push	{r7, lr}
 80196c6:	b084      	sub	sp, #16
 80196c8:	af00      	add	r7, sp, #0
 80196ca:	60f8      	str	r0, [r7, #12]
 80196cc:	60b9      	str	r1, [r7, #8]
 80196ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 80196d0:	68fb      	ldr	r3, [r7, #12]
 80196d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80196d6:	2b01      	cmp	r3, #1
 80196d8:	d101      	bne.n	80196de <HAL_TIM_IC_ConfigChannel+0x1a>
 80196da:	2302      	movs	r3, #2
 80196dc:	e08a      	b.n	80197f4 <HAL_TIM_IC_ConfigChannel+0x130>
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	2201      	movs	r2, #1
 80196e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	2202      	movs	r2, #2
 80196ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	2b00      	cmp	r3, #0
 80196f2:	d11b      	bne.n	801972c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80196f4:	68fb      	ldr	r3, [r7, #12]
 80196f6:	6818      	ldr	r0, [r3, #0]
 80196f8:	68bb      	ldr	r3, [r7, #8]
 80196fa:	6819      	ldr	r1, [r3, #0]
 80196fc:	68bb      	ldr	r3, [r7, #8]
 80196fe:	685a      	ldr	r2, [r3, #4]
 8019700:	68bb      	ldr	r3, [r7, #8]
 8019702:	68db      	ldr	r3, [r3, #12]
 8019704:	f000 face 	bl	8019ca4 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8019708:	68fb      	ldr	r3, [r7, #12]
 801970a:	681b      	ldr	r3, [r3, #0]
 801970c:	699a      	ldr	r2, [r3, #24]
 801970e:	68fb      	ldr	r3, [r7, #12]
 8019710:	681b      	ldr	r3, [r3, #0]
 8019712:	f022 020c 	bic.w	r2, r2, #12
 8019716:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8019718:	68fb      	ldr	r3, [r7, #12]
 801971a:	681b      	ldr	r3, [r3, #0]
 801971c:	6999      	ldr	r1, [r3, #24]
 801971e:	68bb      	ldr	r3, [r7, #8]
 8019720:	689a      	ldr	r2, [r3, #8]
 8019722:	68fb      	ldr	r3, [r7, #12]
 8019724:	681b      	ldr	r3, [r3, #0]
 8019726:	430a      	orrs	r2, r1
 8019728:	619a      	str	r2, [r3, #24]
 801972a:	e05a      	b.n	80197e2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	2b04      	cmp	r3, #4
 8019730:	d11c      	bne.n	801976c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 8019732:	68fb      	ldr	r3, [r7, #12]
 8019734:	6818      	ldr	r0, [r3, #0]
 8019736:	68bb      	ldr	r3, [r7, #8]
 8019738:	6819      	ldr	r1, [r3, #0]
 801973a:	68bb      	ldr	r3, [r7, #8]
 801973c:	685a      	ldr	r2, [r3, #4]
 801973e:	68bb      	ldr	r3, [r7, #8]
 8019740:	68db      	ldr	r3, [r3, #12]
 8019742:	f000 fd0e 	bl	801a162 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8019746:	68fb      	ldr	r3, [r7, #12]
 8019748:	681b      	ldr	r3, [r3, #0]
 801974a:	699a      	ldr	r2, [r3, #24]
 801974c:	68fb      	ldr	r3, [r7, #12]
 801974e:	681b      	ldr	r3, [r3, #0]
 8019750:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8019754:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8019756:	68fb      	ldr	r3, [r7, #12]
 8019758:	681b      	ldr	r3, [r3, #0]
 801975a:	6999      	ldr	r1, [r3, #24]
 801975c:	68bb      	ldr	r3, [r7, #8]
 801975e:	689b      	ldr	r3, [r3, #8]
 8019760:	021a      	lsls	r2, r3, #8
 8019762:	68fb      	ldr	r3, [r7, #12]
 8019764:	681b      	ldr	r3, [r3, #0]
 8019766:	430a      	orrs	r2, r1
 8019768:	619a      	str	r2, [r3, #24]
 801976a:	e03a      	b.n	80197e2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 801976c:	687b      	ldr	r3, [r7, #4]
 801976e:	2b08      	cmp	r3, #8
 8019770:	d11b      	bne.n	80197aa <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8019772:	68fb      	ldr	r3, [r7, #12]
 8019774:	6818      	ldr	r0, [r3, #0]
 8019776:	68bb      	ldr	r3, [r7, #8]
 8019778:	6819      	ldr	r1, [r3, #0]
 801977a:	68bb      	ldr	r3, [r7, #8]
 801977c:	685a      	ldr	r2, [r3, #4]
 801977e:	68bb      	ldr	r3, [r7, #8]
 8019780:	68db      	ldr	r3, [r3, #12]
 8019782:	f000 fd63 	bl	801a24c <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8019786:	68fb      	ldr	r3, [r7, #12]
 8019788:	681b      	ldr	r3, [r3, #0]
 801978a:	69da      	ldr	r2, [r3, #28]
 801978c:	68fb      	ldr	r3, [r7, #12]
 801978e:	681b      	ldr	r3, [r3, #0]
 8019790:	f022 020c 	bic.w	r2, r2, #12
 8019794:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8019796:	68fb      	ldr	r3, [r7, #12]
 8019798:	681b      	ldr	r3, [r3, #0]
 801979a:	69d9      	ldr	r1, [r3, #28]
 801979c:	68bb      	ldr	r3, [r7, #8]
 801979e:	689a      	ldr	r2, [r3, #8]
 80197a0:	68fb      	ldr	r3, [r7, #12]
 80197a2:	681b      	ldr	r3, [r3, #0]
 80197a4:	430a      	orrs	r2, r1
 80197a6:	61da      	str	r2, [r3, #28]
 80197a8:	e01b      	b.n	80197e2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 80197aa:	68fb      	ldr	r3, [r7, #12]
 80197ac:	6818      	ldr	r0, [r3, #0]
 80197ae:	68bb      	ldr	r3, [r7, #8]
 80197b0:	6819      	ldr	r1, [r3, #0]
 80197b2:	68bb      	ldr	r3, [r7, #8]
 80197b4:	685a      	ldr	r2, [r3, #4]
 80197b6:	68bb      	ldr	r3, [r7, #8]
 80197b8:	68db      	ldr	r3, [r3, #12]
 80197ba:	f000 fd87 	bl	801a2cc <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	681b      	ldr	r3, [r3, #0]
 80197c2:	69da      	ldr	r2, [r3, #28]
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	681b      	ldr	r3, [r3, #0]
 80197c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80197cc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80197ce:	68fb      	ldr	r3, [r7, #12]
 80197d0:	681b      	ldr	r3, [r3, #0]
 80197d2:	69d9      	ldr	r1, [r3, #28]
 80197d4:	68bb      	ldr	r3, [r7, #8]
 80197d6:	689b      	ldr	r3, [r3, #8]
 80197d8:	021a      	lsls	r2, r3, #8
 80197da:	68fb      	ldr	r3, [r7, #12]
 80197dc:	681b      	ldr	r3, [r3, #0]
 80197de:	430a      	orrs	r2, r1
 80197e0:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80197e2:	68fb      	ldr	r3, [r7, #12]
 80197e4:	2201      	movs	r2, #1
 80197e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80197ea:	68fb      	ldr	r3, [r7, #12]
 80197ec:	2200      	movs	r2, #0
 80197ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 80197f2:	2300      	movs	r3, #0
}
 80197f4:	4618      	mov	r0, r3
 80197f6:	3710      	adds	r7, #16
 80197f8:	46bd      	mov	sp, r7
 80197fa:	bd80      	pop	{r7, pc}

080197fc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80197fc:	b580      	push	{r7, lr}
 80197fe:	b084      	sub	sp, #16
 8019800:	af00      	add	r7, sp, #0
 8019802:	60f8      	str	r0, [r7, #12]
 8019804:	60b9      	str	r1, [r7, #8]
 8019806:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8019808:	68fb      	ldr	r3, [r7, #12]
 801980a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801980e:	2b01      	cmp	r3, #1
 8019810:	d101      	bne.n	8019816 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8019812:	2302      	movs	r3, #2
 8019814:	e0b4      	b.n	8019980 <HAL_TIM_PWM_ConfigChannel+0x184>
 8019816:	68fb      	ldr	r3, [r7, #12]
 8019818:	2201      	movs	r2, #1
 801981a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 801981e:	68fb      	ldr	r3, [r7, #12]
 8019820:	2202      	movs	r2, #2
 8019822:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	2b0c      	cmp	r3, #12
 801982a:	f200 809f 	bhi.w	801996c <HAL_TIM_PWM_ConfigChannel+0x170>
 801982e:	a201      	add	r2, pc, #4	; (adr r2, 8019834 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8019830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019834:	08019869 	.word	0x08019869
 8019838:	0801996d 	.word	0x0801996d
 801983c:	0801996d 	.word	0x0801996d
 8019840:	0801996d 	.word	0x0801996d
 8019844:	080198a9 	.word	0x080198a9
 8019848:	0801996d 	.word	0x0801996d
 801984c:	0801996d 	.word	0x0801996d
 8019850:	0801996d 	.word	0x0801996d
 8019854:	080198eb 	.word	0x080198eb
 8019858:	0801996d 	.word	0x0801996d
 801985c:	0801996d 	.word	0x0801996d
 8019860:	0801996d 	.word	0x0801996d
 8019864:	0801992b 	.word	0x0801992b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8019868:	68fb      	ldr	r3, [r7, #12]
 801986a:	681b      	ldr	r3, [r3, #0]
 801986c:	68b9      	ldr	r1, [r7, #8]
 801986e:	4618      	mov	r0, r3
 8019870:	f000 fb1a 	bl	8019ea8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	681b      	ldr	r3, [r3, #0]
 8019878:	699a      	ldr	r2, [r3, #24]
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	681b      	ldr	r3, [r3, #0]
 801987e:	f042 0208 	orr.w	r2, r2, #8
 8019882:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	681b      	ldr	r3, [r3, #0]
 8019888:	699a      	ldr	r2, [r3, #24]
 801988a:	68fb      	ldr	r3, [r7, #12]
 801988c:	681b      	ldr	r3, [r3, #0]
 801988e:	f022 0204 	bic.w	r2, r2, #4
 8019892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8019894:	68fb      	ldr	r3, [r7, #12]
 8019896:	681b      	ldr	r3, [r3, #0]
 8019898:	6999      	ldr	r1, [r3, #24]
 801989a:	68bb      	ldr	r3, [r7, #8]
 801989c:	691a      	ldr	r2, [r3, #16]
 801989e:	68fb      	ldr	r3, [r7, #12]
 80198a0:	681b      	ldr	r3, [r3, #0]
 80198a2:	430a      	orrs	r2, r1
 80198a4:	619a      	str	r2, [r3, #24]
    }
    break;
 80198a6:	e062      	b.n	801996e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80198a8:	68fb      	ldr	r3, [r7, #12]
 80198aa:	681b      	ldr	r3, [r3, #0]
 80198ac:	68b9      	ldr	r1, [r7, #8]
 80198ae:	4618      	mov	r0, r3
 80198b0:	f000 fa68 	bl	8019d84 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80198b4:	68fb      	ldr	r3, [r7, #12]
 80198b6:	681b      	ldr	r3, [r3, #0]
 80198b8:	699a      	ldr	r2, [r3, #24]
 80198ba:	68fb      	ldr	r3, [r7, #12]
 80198bc:	681b      	ldr	r3, [r3, #0]
 80198be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80198c2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80198c4:	68fb      	ldr	r3, [r7, #12]
 80198c6:	681b      	ldr	r3, [r3, #0]
 80198c8:	699a      	ldr	r2, [r3, #24]
 80198ca:	68fb      	ldr	r3, [r7, #12]
 80198cc:	681b      	ldr	r3, [r3, #0]
 80198ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80198d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80198d4:	68fb      	ldr	r3, [r7, #12]
 80198d6:	681b      	ldr	r3, [r3, #0]
 80198d8:	6999      	ldr	r1, [r3, #24]
 80198da:	68bb      	ldr	r3, [r7, #8]
 80198dc:	691b      	ldr	r3, [r3, #16]
 80198de:	021a      	lsls	r2, r3, #8
 80198e0:	68fb      	ldr	r3, [r7, #12]
 80198e2:	681b      	ldr	r3, [r3, #0]
 80198e4:	430a      	orrs	r2, r1
 80198e6:	619a      	str	r2, [r3, #24]
    }
    break;
 80198e8:	e041      	b.n	801996e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80198ea:	68fb      	ldr	r3, [r7, #12]
 80198ec:	681b      	ldr	r3, [r3, #0]
 80198ee:	68b9      	ldr	r1, [r7, #8]
 80198f0:	4618      	mov	r0, r3
 80198f2:	f000 fb41 	bl	8019f78 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80198f6:	68fb      	ldr	r3, [r7, #12]
 80198f8:	681b      	ldr	r3, [r3, #0]
 80198fa:	69da      	ldr	r2, [r3, #28]
 80198fc:	68fb      	ldr	r3, [r7, #12]
 80198fe:	681b      	ldr	r3, [r3, #0]
 8019900:	f042 0208 	orr.w	r2, r2, #8
 8019904:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8019906:	68fb      	ldr	r3, [r7, #12]
 8019908:	681b      	ldr	r3, [r3, #0]
 801990a:	69da      	ldr	r2, [r3, #28]
 801990c:	68fb      	ldr	r3, [r7, #12]
 801990e:	681b      	ldr	r3, [r3, #0]
 8019910:	f022 0204 	bic.w	r2, r2, #4
 8019914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	69d9      	ldr	r1, [r3, #28]
 801991c:	68bb      	ldr	r3, [r7, #8]
 801991e:	691a      	ldr	r2, [r3, #16]
 8019920:	68fb      	ldr	r3, [r7, #12]
 8019922:	681b      	ldr	r3, [r3, #0]
 8019924:	430a      	orrs	r2, r1
 8019926:	61da      	str	r2, [r3, #28]
    }
    break;
 8019928:	e021      	b.n	801996e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801992a:	68fb      	ldr	r3, [r7, #12]
 801992c:	681b      	ldr	r3, [r3, #0]
 801992e:	68b9      	ldr	r1, [r7, #8]
 8019930:	4618      	mov	r0, r3
 8019932:	f000 fb8d 	bl	801a050 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8019936:	68fb      	ldr	r3, [r7, #12]
 8019938:	681b      	ldr	r3, [r3, #0]
 801993a:	69da      	ldr	r2, [r3, #28]
 801993c:	68fb      	ldr	r3, [r7, #12]
 801993e:	681b      	ldr	r3, [r3, #0]
 8019940:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8019944:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8019946:	68fb      	ldr	r3, [r7, #12]
 8019948:	681b      	ldr	r3, [r3, #0]
 801994a:	69da      	ldr	r2, [r3, #28]
 801994c:	68fb      	ldr	r3, [r7, #12]
 801994e:	681b      	ldr	r3, [r3, #0]
 8019950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8019954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8019956:	68fb      	ldr	r3, [r7, #12]
 8019958:	681b      	ldr	r3, [r3, #0]
 801995a:	69d9      	ldr	r1, [r3, #28]
 801995c:	68bb      	ldr	r3, [r7, #8]
 801995e:	691b      	ldr	r3, [r3, #16]
 8019960:	021a      	lsls	r2, r3, #8
 8019962:	68fb      	ldr	r3, [r7, #12]
 8019964:	681b      	ldr	r3, [r3, #0]
 8019966:	430a      	orrs	r2, r1
 8019968:	61da      	str	r2, [r3, #28]
    }
    break;
 801996a:	e000      	b.n	801996e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 801996c:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 801996e:	68fb      	ldr	r3, [r7, #12]
 8019970:	2201      	movs	r2, #1
 8019972:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8019976:	68fb      	ldr	r3, [r7, #12]
 8019978:	2200      	movs	r2, #0
 801997a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 801997e:	2300      	movs	r3, #0
}
 8019980:	4618      	mov	r0, r3
 8019982:	3710      	adds	r7, #16
 8019984:	46bd      	mov	sp, r7
 8019986:	bd80      	pop	{r7, pc}

08019988 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8019988:	b580      	push	{r7, lr}
 801998a:	b084      	sub	sp, #16
 801998c:	af00      	add	r7, sp, #0
 801998e:	6078      	str	r0, [r7, #4]
 8019990:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8019992:	2300      	movs	r3, #0
 8019994:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8019996:	687b      	ldr	r3, [r7, #4]
 8019998:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801999c:	2b01      	cmp	r3, #1
 801999e:	d101      	bne.n	80199a4 <HAL_TIM_ConfigClockSource+0x1c>
 80199a0:	2302      	movs	r3, #2
 80199a2:	e0d8      	b.n	8019b56 <HAL_TIM_ConfigClockSource+0x1ce>
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	2201      	movs	r2, #1
 80199a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80199ac:	687b      	ldr	r3, [r7, #4]
 80199ae:	2202      	movs	r2, #2
 80199b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	681b      	ldr	r3, [r3, #0]
 80199b8:	689b      	ldr	r3, [r3, #8]
 80199ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80199bc:	68fb      	ldr	r3, [r7, #12]
 80199be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80199c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80199ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	681b      	ldr	r3, [r3, #0]
 80199d0:	68fa      	ldr	r2, [r7, #12]
 80199d2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80199d4:	683b      	ldr	r3, [r7, #0]
 80199d6:	681b      	ldr	r3, [r3, #0]
 80199d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80199dc:	d052      	beq.n	8019a84 <HAL_TIM_ConfigClockSource+0xfc>
 80199de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80199e2:	f200 80ae 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 80199e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80199ea:	d027      	beq.n	8019a3c <HAL_TIM_ConfigClockSource+0xb4>
 80199ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80199f0:	f200 80a7 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 80199f4:	2b70      	cmp	r3, #112	; 0x70
 80199f6:	d02a      	beq.n	8019a4e <HAL_TIM_ConfigClockSource+0xc6>
 80199f8:	2b70      	cmp	r3, #112	; 0x70
 80199fa:	f200 80a2 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 80199fe:	2b60      	cmp	r3, #96	; 0x60
 8019a00:	d063      	beq.n	8019aca <HAL_TIM_ConfigClockSource+0x142>
 8019a02:	2b60      	cmp	r3, #96	; 0x60
 8019a04:	f200 809d 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 8019a08:	2b50      	cmp	r3, #80	; 0x50
 8019a0a:	d04e      	beq.n	8019aaa <HAL_TIM_ConfigClockSource+0x122>
 8019a0c:	2b50      	cmp	r3, #80	; 0x50
 8019a0e:	f200 8098 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 8019a12:	2b40      	cmp	r3, #64	; 0x40
 8019a14:	d069      	beq.n	8019aea <HAL_TIM_ConfigClockSource+0x162>
 8019a16:	2b40      	cmp	r3, #64	; 0x40
 8019a18:	f200 8093 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 8019a1c:	2b30      	cmp	r3, #48	; 0x30
 8019a1e:	f000 8089 	beq.w	8019b34 <HAL_TIM_ConfigClockSource+0x1ac>
 8019a22:	2b30      	cmp	r3, #48	; 0x30
 8019a24:	f200 808d 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 8019a28:	2b20      	cmp	r3, #32
 8019a2a:	d07c      	beq.n	8019b26 <HAL_TIM_ConfigClockSource+0x19e>
 8019a2c:	2b20      	cmp	r3, #32
 8019a2e:	f200 8088 	bhi.w	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d069      	beq.n	8019b0a <HAL_TIM_ConfigClockSource+0x182>
 8019a36:	2b10      	cmp	r3, #16
 8019a38:	d06e      	beq.n	8019b18 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8019a3a:	e082      	b.n	8019b42 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	681b      	ldr	r3, [r3, #0]
 8019a40:	689a      	ldr	r2, [r3, #8]
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	681b      	ldr	r3, [r3, #0]
 8019a46:	f022 0207 	bic.w	r2, r2, #7
 8019a4a:	609a      	str	r2, [r3, #8]
    break;
 8019a4c:	e07a      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	6818      	ldr	r0, [r3, #0]
 8019a52:	683b      	ldr	r3, [r7, #0]
 8019a54:	6899      	ldr	r1, [r3, #8]
 8019a56:	683b      	ldr	r3, [r7, #0]
 8019a58:	685a      	ldr	r2, [r3, #4]
 8019a5a:	683b      	ldr	r3, [r7, #0]
 8019a5c:	68db      	ldr	r3, [r3, #12]
 8019a5e:	f000 fc96 	bl	801a38e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8019a62:	687b      	ldr	r3, [r7, #4]
 8019a64:	681b      	ldr	r3, [r3, #0]
 8019a66:	689b      	ldr	r3, [r3, #8]
 8019a68:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8019a6a:	68fb      	ldr	r3, [r7, #12]
 8019a6c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8019a70:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8019a78:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8019a7a:	687b      	ldr	r3, [r7, #4]
 8019a7c:	681b      	ldr	r3, [r3, #0]
 8019a7e:	68fa      	ldr	r2, [r7, #12]
 8019a80:	609a      	str	r2, [r3, #8]
    break;
 8019a82:	e05f      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	6818      	ldr	r0, [r3, #0]
 8019a88:	683b      	ldr	r3, [r7, #0]
 8019a8a:	6899      	ldr	r1, [r3, #8]
 8019a8c:	683b      	ldr	r3, [r7, #0]
 8019a8e:	685a      	ldr	r2, [r3, #4]
 8019a90:	683b      	ldr	r3, [r7, #0]
 8019a92:	68db      	ldr	r3, [r3, #12]
 8019a94:	f000 fc7b 	bl	801a38e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	681b      	ldr	r3, [r3, #0]
 8019a9c:	689a      	ldr	r2, [r3, #8]
 8019a9e:	687b      	ldr	r3, [r7, #4]
 8019aa0:	681b      	ldr	r3, [r3, #0]
 8019aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8019aa6:	609a      	str	r2, [r3, #8]
    break;
 8019aa8:	e04c      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	6818      	ldr	r0, [r3, #0]
 8019aae:	683b      	ldr	r3, [r7, #0]
 8019ab0:	6859      	ldr	r1, [r3, #4]
 8019ab2:	683b      	ldr	r3, [r7, #0]
 8019ab4:	68db      	ldr	r3, [r3, #12]
 8019ab6:	461a      	mov	r2, r3
 8019ab8:	f000 fb20 	bl	801a0fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	681b      	ldr	r3, [r3, #0]
 8019ac0:	2150      	movs	r1, #80	; 0x50
 8019ac2:	4618      	mov	r0, r3
 8019ac4:	f000 fc43 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019ac8:	e03c      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8019aca:	687b      	ldr	r3, [r7, #4]
 8019acc:	6818      	ldr	r0, [r3, #0]
 8019ace:	683b      	ldr	r3, [r7, #0]
 8019ad0:	6859      	ldr	r1, [r3, #4]
 8019ad2:	683b      	ldr	r3, [r7, #0]
 8019ad4:	68db      	ldr	r3, [r3, #12]
 8019ad6:	461a      	mov	r2, r3
 8019ad8:	f000 fb84 	bl	801a1e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	681b      	ldr	r3, [r3, #0]
 8019ae0:	2160      	movs	r1, #96	; 0x60
 8019ae2:	4618      	mov	r0, r3
 8019ae4:	f000 fc33 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019ae8:	e02c      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8019aea:	687b      	ldr	r3, [r7, #4]
 8019aec:	6818      	ldr	r0, [r3, #0]
 8019aee:	683b      	ldr	r3, [r7, #0]
 8019af0:	6859      	ldr	r1, [r3, #4]
 8019af2:	683b      	ldr	r3, [r7, #0]
 8019af4:	68db      	ldr	r3, [r3, #12]
 8019af6:	461a      	mov	r2, r3
 8019af8:	f000 fb00 	bl	801a0fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	681b      	ldr	r3, [r3, #0]
 8019b00:	2140      	movs	r1, #64	; 0x40
 8019b02:	4618      	mov	r0, r3
 8019b04:	f000 fc23 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019b08:	e01c      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8019b0a:	687b      	ldr	r3, [r7, #4]
 8019b0c:	681b      	ldr	r3, [r3, #0]
 8019b0e:	2100      	movs	r1, #0
 8019b10:	4618      	mov	r0, r3
 8019b12:	f000 fc1c 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019b16:	e015      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8019b18:	687b      	ldr	r3, [r7, #4]
 8019b1a:	681b      	ldr	r3, [r3, #0]
 8019b1c:	2110      	movs	r1, #16
 8019b1e:	4618      	mov	r0, r3
 8019b20:	f000 fc15 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019b24:	e00e      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8019b26:	687b      	ldr	r3, [r7, #4]
 8019b28:	681b      	ldr	r3, [r3, #0]
 8019b2a:	2120      	movs	r1, #32
 8019b2c:	4618      	mov	r0, r3
 8019b2e:	f000 fc0e 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019b32:	e007      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	681b      	ldr	r3, [r3, #0]
 8019b38:	2130      	movs	r1, #48	; 0x30
 8019b3a:	4618      	mov	r0, r3
 8019b3c:	f000 fc07 	bl	801a34e <TIM_ITRx_SetConfig>
    break;
 8019b40:	e000      	b.n	8019b44 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 8019b42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	2201      	movs	r2, #1
 8019b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	2200      	movs	r2, #0
 8019b50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8019b54:	2300      	movs	r3, #0
}
 8019b56:	4618      	mov	r0, r3
 8019b58:	3710      	adds	r7, #16
 8019b5a:	46bd      	mov	sp, r7
 8019b5c:	bd80      	pop	{r7, pc}

08019b5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8019b5e:	b480      	push	{r7}
 8019b60:	b083      	sub	sp, #12
 8019b62:	af00      	add	r7, sp, #0
 8019b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8019b66:	bf00      	nop
 8019b68:	370c      	adds	r7, #12
 8019b6a:	46bd      	mov	sp, r7
 8019b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b70:	4770      	bx	lr

08019b72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8019b72:	b480      	push	{r7}
 8019b74:	b083      	sub	sp, #12
 8019b76:	af00      	add	r7, sp, #0
 8019b78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8019b7a:	bf00      	nop
 8019b7c:	370c      	adds	r7, #12
 8019b7e:	46bd      	mov	sp, r7
 8019b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b84:	4770      	bx	lr

08019b86 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8019b86:	b480      	push	{r7}
 8019b88:	b083      	sub	sp, #12
 8019b8a:	af00      	add	r7, sp, #0
 8019b8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8019b8e:	bf00      	nop
 8019b90:	370c      	adds	r7, #12
 8019b92:	46bd      	mov	sp, r7
 8019b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b98:	4770      	bx	lr
	...

08019b9c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8019b9c:	b480      	push	{r7}
 8019b9e:	b085      	sub	sp, #20
 8019ba0:	af00      	add	r7, sp, #0
 8019ba2:	6078      	str	r0, [r7, #4]
 8019ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8019ba6:	2300      	movs	r3, #0
 8019ba8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8019baa:	687b      	ldr	r3, [r7, #4]
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8019bb0:	687b      	ldr	r3, [r7, #4]
 8019bb2:	4a35      	ldr	r2, [pc, #212]	; (8019c88 <TIM_Base_SetConfig+0xec>)
 8019bb4:	4293      	cmp	r3, r2
 8019bb6:	d00f      	beq.n	8019bd8 <TIM_Base_SetConfig+0x3c>
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019bbe:	d00b      	beq.n	8019bd8 <TIM_Base_SetConfig+0x3c>
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	4a32      	ldr	r2, [pc, #200]	; (8019c8c <TIM_Base_SetConfig+0xf0>)
 8019bc4:	4293      	cmp	r3, r2
 8019bc6:	d007      	beq.n	8019bd8 <TIM_Base_SetConfig+0x3c>
 8019bc8:	687b      	ldr	r3, [r7, #4]
 8019bca:	4a31      	ldr	r2, [pc, #196]	; (8019c90 <TIM_Base_SetConfig+0xf4>)
 8019bcc:	4293      	cmp	r3, r2
 8019bce:	d003      	beq.n	8019bd8 <TIM_Base_SetConfig+0x3c>
 8019bd0:	687b      	ldr	r3, [r7, #4]
 8019bd2:	4a30      	ldr	r2, [pc, #192]	; (8019c94 <TIM_Base_SetConfig+0xf8>)
 8019bd4:	4293      	cmp	r3, r2
 8019bd6:	d101      	bne.n	8019bdc <TIM_Base_SetConfig+0x40>
 8019bd8:	2301      	movs	r3, #1
 8019bda:	e000      	b.n	8019bde <TIM_Base_SetConfig+0x42>
 8019bdc:	2300      	movs	r3, #0
 8019bde:	2b00      	cmp	r3, #0
 8019be0:	d008      	beq.n	8019bf4 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8019be2:	68fb      	ldr	r3, [r7, #12]
 8019be4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8019bea:	683b      	ldr	r3, [r7, #0]
 8019bec:	685b      	ldr	r3, [r3, #4]
 8019bee:	68fa      	ldr	r2, [r7, #12]
 8019bf0:	4313      	orrs	r3, r2
 8019bf2:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8019bf4:	687b      	ldr	r3, [r7, #4]
 8019bf6:	4a24      	ldr	r2, [pc, #144]	; (8019c88 <TIM_Base_SetConfig+0xec>)
 8019bf8:	4293      	cmp	r3, r2
 8019bfa:	d01b      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019c02:	d017      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	4a21      	ldr	r2, [pc, #132]	; (8019c8c <TIM_Base_SetConfig+0xf0>)
 8019c08:	4293      	cmp	r3, r2
 8019c0a:	d013      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	4a20      	ldr	r2, [pc, #128]	; (8019c90 <TIM_Base_SetConfig+0xf4>)
 8019c10:	4293      	cmp	r3, r2
 8019c12:	d00f      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	4a1f      	ldr	r2, [pc, #124]	; (8019c94 <TIM_Base_SetConfig+0xf8>)
 8019c18:	4293      	cmp	r3, r2
 8019c1a:	d00b      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	4a1e      	ldr	r2, [pc, #120]	; (8019c98 <TIM_Base_SetConfig+0xfc>)
 8019c20:	4293      	cmp	r3, r2
 8019c22:	d007      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c24:	687b      	ldr	r3, [r7, #4]
 8019c26:	4a1d      	ldr	r2, [pc, #116]	; (8019c9c <TIM_Base_SetConfig+0x100>)
 8019c28:	4293      	cmp	r3, r2
 8019c2a:	d003      	beq.n	8019c34 <TIM_Base_SetConfig+0x98>
 8019c2c:	687b      	ldr	r3, [r7, #4]
 8019c2e:	4a1c      	ldr	r2, [pc, #112]	; (8019ca0 <TIM_Base_SetConfig+0x104>)
 8019c30:	4293      	cmp	r3, r2
 8019c32:	d101      	bne.n	8019c38 <TIM_Base_SetConfig+0x9c>
 8019c34:	2301      	movs	r3, #1
 8019c36:	e000      	b.n	8019c3a <TIM_Base_SetConfig+0x9e>
 8019c38:	2300      	movs	r3, #0
 8019c3a:	2b00      	cmp	r3, #0
 8019c3c:	d008      	beq.n	8019c50 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8019c3e:	68fb      	ldr	r3, [r7, #12]
 8019c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8019c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8019c46:	683b      	ldr	r3, [r7, #0]
 8019c48:	68db      	ldr	r3, [r3, #12]
 8019c4a:	68fa      	ldr	r2, [r7, #12]
 8019c4c:	4313      	orrs	r3, r2
 8019c4e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8019c50:	687b      	ldr	r3, [r7, #4]
 8019c52:	68fa      	ldr	r2, [r7, #12]
 8019c54:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8019c56:	683b      	ldr	r3, [r7, #0]
 8019c58:	689a      	ldr	r2, [r3, #8]
 8019c5a:	687b      	ldr	r3, [r7, #4]
 8019c5c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8019c5e:	683b      	ldr	r3, [r7, #0]
 8019c60:	681a      	ldr	r2, [r3, #0]
 8019c62:	687b      	ldr	r3, [r7, #4]
 8019c64:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8019c66:	687b      	ldr	r3, [r7, #4]
 8019c68:	4a07      	ldr	r2, [pc, #28]	; (8019c88 <TIM_Base_SetConfig+0xec>)
 8019c6a:	4293      	cmp	r3, r2
 8019c6c:	d103      	bne.n	8019c76 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8019c6e:	683b      	ldr	r3, [r7, #0]
 8019c70:	691a      	ldr	r2, [r3, #16]
 8019c72:	687b      	ldr	r3, [r7, #4]
 8019c74:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8019c76:	687b      	ldr	r3, [r7, #4]
 8019c78:	2201      	movs	r2, #1
 8019c7a:	615a      	str	r2, [r3, #20]
}
 8019c7c:	bf00      	nop
 8019c7e:	3714      	adds	r7, #20
 8019c80:	46bd      	mov	sp, r7
 8019c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c86:	4770      	bx	lr
 8019c88:	40010000 	.word	0x40010000
 8019c8c:	40000400 	.word	0x40000400
 8019c90:	40000800 	.word	0x40000800
 8019c94:	40000c00 	.word	0x40000c00
 8019c98:	40014000 	.word	0x40014000
 8019c9c:	40014400 	.word	0x40014400
 8019ca0:	40014800 	.word	0x40014800

08019ca4 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8019ca4:	b480      	push	{r7}
 8019ca6:	b087      	sub	sp, #28
 8019ca8:	af00      	add	r7, sp, #0
 8019caa:	60f8      	str	r0, [r7, #12]
 8019cac:	60b9      	str	r1, [r7, #8]
 8019cae:	607a      	str	r2, [r7, #4]
 8019cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8019cb2:	2300      	movs	r3, #0
 8019cb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8019cba:	68fb      	ldr	r3, [r7, #12]
 8019cbc:	6a1b      	ldr	r3, [r3, #32]
 8019cbe:	f023 0201 	bic.w	r2, r3, #1
 8019cc2:	68fb      	ldr	r3, [r7, #12]
 8019cc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019cc6:	68fb      	ldr	r3, [r7, #12]
 8019cc8:	699b      	ldr	r3, [r3, #24]
 8019cca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8019ccc:	68fb      	ldr	r3, [r7, #12]
 8019cce:	6a1b      	ldr	r3, [r3, #32]
 8019cd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8019cd2:	68fb      	ldr	r3, [r7, #12]
 8019cd4:	4a26      	ldr	r2, [pc, #152]	; (8019d70 <TIM_TI1_SetConfig+0xcc>)
 8019cd6:	4293      	cmp	r3, r2
 8019cd8:	d013      	beq.n	8019d02 <TIM_TI1_SetConfig+0x5e>
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8019ce0:	d00f      	beq.n	8019d02 <TIM_TI1_SetConfig+0x5e>
 8019ce2:	68fb      	ldr	r3, [r7, #12]
 8019ce4:	4a23      	ldr	r2, [pc, #140]	; (8019d74 <TIM_TI1_SetConfig+0xd0>)
 8019ce6:	4293      	cmp	r3, r2
 8019ce8:	d00b      	beq.n	8019d02 <TIM_TI1_SetConfig+0x5e>
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	4a22      	ldr	r2, [pc, #136]	; (8019d78 <TIM_TI1_SetConfig+0xd4>)
 8019cee:	4293      	cmp	r3, r2
 8019cf0:	d007      	beq.n	8019d02 <TIM_TI1_SetConfig+0x5e>
 8019cf2:	68fb      	ldr	r3, [r7, #12]
 8019cf4:	4a21      	ldr	r2, [pc, #132]	; (8019d7c <TIM_TI1_SetConfig+0xd8>)
 8019cf6:	4293      	cmp	r3, r2
 8019cf8:	d003      	beq.n	8019d02 <TIM_TI1_SetConfig+0x5e>
 8019cfa:	68fb      	ldr	r3, [r7, #12]
 8019cfc:	4a20      	ldr	r2, [pc, #128]	; (8019d80 <TIM_TI1_SetConfig+0xdc>)
 8019cfe:	4293      	cmp	r3, r2
 8019d00:	d101      	bne.n	8019d06 <TIM_TI1_SetConfig+0x62>
 8019d02:	2301      	movs	r3, #1
 8019d04:	e000      	b.n	8019d08 <TIM_TI1_SetConfig+0x64>
 8019d06:	2300      	movs	r3, #0
 8019d08:	2b00      	cmp	r3, #0
 8019d0a:	d008      	beq.n	8019d1e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8019d0c:	697b      	ldr	r3, [r7, #20]
 8019d0e:	f023 0303 	bic.w	r3, r3, #3
 8019d12:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8019d14:	697a      	ldr	r2, [r7, #20]
 8019d16:	687b      	ldr	r3, [r7, #4]
 8019d18:	4313      	orrs	r3, r2
 8019d1a:	617b      	str	r3, [r7, #20]
 8019d1c:	e007      	b.n	8019d2e <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8019d1e:	697b      	ldr	r3, [r7, #20]
 8019d20:	f023 0303 	bic.w	r3, r3, #3
 8019d24:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8019d26:	697b      	ldr	r3, [r7, #20]
 8019d28:	f043 0301 	orr.w	r3, r3, #1
 8019d2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8019d2e:	697b      	ldr	r3, [r7, #20]
 8019d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8019d34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8019d36:	683b      	ldr	r3, [r7, #0]
 8019d38:	011b      	lsls	r3, r3, #4
 8019d3a:	b2db      	uxtb	r3, r3
 8019d3c:	697a      	ldr	r2, [r7, #20]
 8019d3e:	4313      	orrs	r3, r2
 8019d40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8019d42:	693b      	ldr	r3, [r7, #16]
 8019d44:	f023 030a 	bic.w	r3, r3, #10
 8019d48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8019d4a:	68bb      	ldr	r3, [r7, #8]
 8019d4c:	f003 030a 	and.w	r3, r3, #10
 8019d50:	693a      	ldr	r2, [r7, #16]
 8019d52:	4313      	orrs	r3, r2
 8019d54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019d56:	68fb      	ldr	r3, [r7, #12]
 8019d58:	697a      	ldr	r2, [r7, #20]
 8019d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	693a      	ldr	r2, [r7, #16]
 8019d60:	621a      	str	r2, [r3, #32]
}
 8019d62:	bf00      	nop
 8019d64:	371c      	adds	r7, #28
 8019d66:	46bd      	mov	sp, r7
 8019d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d6c:	4770      	bx	lr
 8019d6e:	bf00      	nop
 8019d70:	40010000 	.word	0x40010000
 8019d74:	40000400 	.word	0x40000400
 8019d78:	40000800 	.word	0x40000800
 8019d7c:	40000c00 	.word	0x40000c00
 8019d80:	40014000 	.word	0x40014000

08019d84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8019d84:	b480      	push	{r7}
 8019d86:	b087      	sub	sp, #28
 8019d88:	af00      	add	r7, sp, #0
 8019d8a:	6078      	str	r0, [r7, #4]
 8019d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8019d8e:	2300      	movs	r3, #0
 8019d90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8019d92:	2300      	movs	r3, #0
 8019d94:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8019d96:	2300      	movs	r3, #0
 8019d98:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	6a1b      	ldr	r3, [r3, #32]
 8019d9e:	f023 0210 	bic.w	r2, r3, #16
 8019da2:	687b      	ldr	r3, [r7, #4]
 8019da4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	6a1b      	ldr	r3, [r3, #32]
 8019daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	685b      	ldr	r3, [r3, #4]
 8019db0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8019db2:	687b      	ldr	r3, [r7, #4]
 8019db4:	699b      	ldr	r3, [r3, #24]
 8019db6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8019db8:	68fb      	ldr	r3, [r7, #12]
 8019dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8019dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8019dc0:	68fb      	ldr	r3, [r7, #12]
 8019dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8019dc6:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8019dc8:	683b      	ldr	r3, [r7, #0]
 8019dca:	681b      	ldr	r3, [r3, #0]
 8019dcc:	021b      	lsls	r3, r3, #8
 8019dce:	68fa      	ldr	r2, [r7, #12]
 8019dd0:	4313      	orrs	r3, r2
 8019dd2:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8019dd4:	697b      	ldr	r3, [r7, #20]
 8019dd6:	f023 0320 	bic.w	r3, r3, #32
 8019dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8019ddc:	683b      	ldr	r3, [r7, #0]
 8019dde:	689b      	ldr	r3, [r3, #8]
 8019de0:	011b      	lsls	r3, r3, #4
 8019de2:	697a      	ldr	r2, [r7, #20]
 8019de4:	4313      	orrs	r3, r2
 8019de6:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8019de8:	687b      	ldr	r3, [r7, #4]
 8019dea:	4a1c      	ldr	r2, [pc, #112]	; (8019e5c <TIM_OC2_SetConfig+0xd8>)
 8019dec:	4293      	cmp	r3, r2
 8019dee:	d121      	bne.n	8019e34 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8019df0:	697b      	ldr	r3, [r7, #20]
 8019df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8019df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8019df8:	683b      	ldr	r3, [r7, #0]
 8019dfa:	68db      	ldr	r3, [r3, #12]
 8019dfc:	011b      	lsls	r3, r3, #4
 8019dfe:	697a      	ldr	r2, [r7, #20]
 8019e00:	4313      	orrs	r3, r2
 8019e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8019e04:	697b      	ldr	r3, [r7, #20]
 8019e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019e0a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8019e0c:	693b      	ldr	r3, [r7, #16]
 8019e0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8019e12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8019e14:	693b      	ldr	r3, [r7, #16]
 8019e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8019e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8019e1c:	683b      	ldr	r3, [r7, #0]
 8019e1e:	695b      	ldr	r3, [r3, #20]
 8019e20:	009b      	lsls	r3, r3, #2
 8019e22:	693a      	ldr	r2, [r7, #16]
 8019e24:	4313      	orrs	r3, r2
 8019e26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8019e28:	683b      	ldr	r3, [r7, #0]
 8019e2a:	699b      	ldr	r3, [r3, #24]
 8019e2c:	009b      	lsls	r3, r3, #2
 8019e2e:	693a      	ldr	r2, [r7, #16]
 8019e30:	4313      	orrs	r3, r2
 8019e32:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019e34:	687b      	ldr	r3, [r7, #4]
 8019e36:	693a      	ldr	r2, [r7, #16]
 8019e38:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8019e3a:	687b      	ldr	r3, [r7, #4]
 8019e3c:	68fa      	ldr	r2, [r7, #12]
 8019e3e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8019e40:	683b      	ldr	r3, [r7, #0]
 8019e42:	685a      	ldr	r2, [r3, #4]
 8019e44:	687b      	ldr	r3, [r7, #4]
 8019e46:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	697a      	ldr	r2, [r7, #20]
 8019e4c:	621a      	str	r2, [r3, #32]
}
 8019e4e:	bf00      	nop
 8019e50:	371c      	adds	r7, #28
 8019e52:	46bd      	mov	sp, r7
 8019e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e58:	4770      	bx	lr
 8019e5a:	bf00      	nop
 8019e5c:	40010000 	.word	0x40010000

08019e60 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8019e60:	b480      	push	{r7}
 8019e62:	b087      	sub	sp, #28
 8019e64:	af00      	add	r7, sp, #0
 8019e66:	60f8      	str	r0, [r7, #12]
 8019e68:	60b9      	str	r1, [r7, #8]
 8019e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8019e6c:	2300      	movs	r3, #0
 8019e6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8019e70:	2201      	movs	r2, #1
 8019e72:	68bb      	ldr	r3, [r7, #8]
 8019e74:	fa02 f303 	lsl.w	r3, r2, r3
 8019e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8019e7a:	68fb      	ldr	r3, [r7, #12]
 8019e7c:	6a1a      	ldr	r2, [r3, #32]
 8019e7e:	697b      	ldr	r3, [r7, #20]
 8019e80:	43db      	mvns	r3, r3
 8019e82:	401a      	ands	r2, r3
 8019e84:	68fb      	ldr	r3, [r7, #12]
 8019e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8019e88:	68fb      	ldr	r3, [r7, #12]
 8019e8a:	6a1a      	ldr	r2, [r3, #32]
 8019e8c:	6879      	ldr	r1, [r7, #4]
 8019e8e:	68bb      	ldr	r3, [r7, #8]
 8019e90:	fa01 f303 	lsl.w	r3, r1, r3
 8019e94:	431a      	orrs	r2, r3
 8019e96:	68fb      	ldr	r3, [r7, #12]
 8019e98:	621a      	str	r2, [r3, #32]
}
 8019e9a:	bf00      	nop
 8019e9c:	371c      	adds	r7, #28
 8019e9e:	46bd      	mov	sp, r7
 8019ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ea4:	4770      	bx	lr
	...

08019ea8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8019ea8:	b480      	push	{r7}
 8019eaa:	b087      	sub	sp, #28
 8019eac:	af00      	add	r7, sp, #0
 8019eae:	6078      	str	r0, [r7, #4]
 8019eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8019eb2:	2300      	movs	r3, #0
 8019eb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8019eb6:	2300      	movs	r3, #0
 8019eb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8019eba:	2300      	movs	r3, #0
 8019ebc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	6a1b      	ldr	r3, [r3, #32]
 8019ec2:	f023 0201 	bic.w	r2, r3, #1
 8019ec6:	687b      	ldr	r3, [r7, #4]
 8019ec8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	6a1b      	ldr	r3, [r3, #32]
 8019ece:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	685b      	ldr	r3, [r3, #4]
 8019ed4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	699b      	ldr	r3, [r3, #24]
 8019eda:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8019edc:	68fb      	ldr	r3, [r7, #12]
 8019ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8019ee4:	68fb      	ldr	r3, [r7, #12]
 8019ee6:	f023 0303 	bic.w	r3, r3, #3
 8019eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8019eec:	683b      	ldr	r3, [r7, #0]
 8019eee:	681b      	ldr	r3, [r3, #0]
 8019ef0:	68fa      	ldr	r2, [r7, #12]
 8019ef2:	4313      	orrs	r3, r2
 8019ef4:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8019ef6:	697b      	ldr	r3, [r7, #20]
 8019ef8:	f023 0302 	bic.w	r3, r3, #2
 8019efc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8019efe:	683b      	ldr	r3, [r7, #0]
 8019f00:	689b      	ldr	r3, [r3, #8]
 8019f02:	697a      	ldr	r2, [r7, #20]
 8019f04:	4313      	orrs	r3, r2
 8019f06:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	4a1a      	ldr	r2, [pc, #104]	; (8019f74 <TIM_OC1_SetConfig+0xcc>)
 8019f0c:	4293      	cmp	r3, r2
 8019f0e:	d11e      	bne.n	8019f4e <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8019f10:	697b      	ldr	r3, [r7, #20]
 8019f12:	f023 0308 	bic.w	r3, r3, #8
 8019f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8019f18:	683b      	ldr	r3, [r7, #0]
 8019f1a:	68db      	ldr	r3, [r3, #12]
 8019f1c:	697a      	ldr	r2, [r7, #20]
 8019f1e:	4313      	orrs	r3, r2
 8019f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8019f22:	697b      	ldr	r3, [r7, #20]
 8019f24:	f023 0304 	bic.w	r3, r3, #4
 8019f28:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8019f2a:	693b      	ldr	r3, [r7, #16]
 8019f2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8019f32:	693b      	ldr	r3, [r7, #16]
 8019f34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8019f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8019f3a:	683b      	ldr	r3, [r7, #0]
 8019f3c:	695b      	ldr	r3, [r3, #20]
 8019f3e:	693a      	ldr	r2, [r7, #16]
 8019f40:	4313      	orrs	r3, r2
 8019f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8019f44:	683b      	ldr	r3, [r7, #0]
 8019f46:	699b      	ldr	r3, [r3, #24]
 8019f48:	693a      	ldr	r2, [r7, #16]
 8019f4a:	4313      	orrs	r3, r2
 8019f4c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	693a      	ldr	r2, [r7, #16]
 8019f52:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	68fa      	ldr	r2, [r7, #12]
 8019f58:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8019f5a:	683b      	ldr	r3, [r7, #0]
 8019f5c:	685a      	ldr	r2, [r3, #4]
 8019f5e:	687b      	ldr	r3, [r7, #4]
 8019f60:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8019f62:	687b      	ldr	r3, [r7, #4]
 8019f64:	697a      	ldr	r2, [r7, #20]
 8019f66:	621a      	str	r2, [r3, #32]
} 
 8019f68:	bf00      	nop
 8019f6a:	371c      	adds	r7, #28
 8019f6c:	46bd      	mov	sp, r7
 8019f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f72:	4770      	bx	lr
 8019f74:	40010000 	.word	0x40010000

08019f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8019f78:	b480      	push	{r7}
 8019f7a:	b087      	sub	sp, #28
 8019f7c:	af00      	add	r7, sp, #0
 8019f7e:	6078      	str	r0, [r7, #4]
 8019f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8019f82:	2300      	movs	r3, #0
 8019f84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8019f86:	2300      	movs	r3, #0
 8019f88:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8019f8a:	2300      	movs	r3, #0
 8019f8c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8019f8e:	687b      	ldr	r3, [r7, #4]
 8019f90:	6a1b      	ldr	r3, [r3, #32]
 8019f92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	6a1b      	ldr	r3, [r3, #32]
 8019f9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8019fa0:	687b      	ldr	r3, [r7, #4]
 8019fa2:	685b      	ldr	r3, [r3, #4]
 8019fa4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	69db      	ldr	r3, [r3, #28]
 8019faa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8019fac:	68fb      	ldr	r3, [r7, #12]
 8019fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8019fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8019fb4:	68fb      	ldr	r3, [r7, #12]
 8019fb6:	f023 0303 	bic.w	r3, r3, #3
 8019fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8019fbc:	683b      	ldr	r3, [r7, #0]
 8019fbe:	681b      	ldr	r3, [r3, #0]
 8019fc0:	68fa      	ldr	r2, [r7, #12]
 8019fc2:	4313      	orrs	r3, r2
 8019fc4:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8019fc6:	697b      	ldr	r3, [r7, #20]
 8019fc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8019fcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8019fce:	683b      	ldr	r3, [r7, #0]
 8019fd0:	689b      	ldr	r3, [r3, #8]
 8019fd2:	021b      	lsls	r3, r3, #8
 8019fd4:	697a      	ldr	r2, [r7, #20]
 8019fd6:	4313      	orrs	r3, r2
 8019fd8:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8019fda:	687b      	ldr	r3, [r7, #4]
 8019fdc:	4a1b      	ldr	r2, [pc, #108]	; (801a04c <TIM_OC3_SetConfig+0xd4>)
 8019fde:	4293      	cmp	r3, r2
 8019fe0:	d121      	bne.n	801a026 <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8019fe2:	697b      	ldr	r3, [r7, #20]
 8019fe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8019fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8019fea:	683b      	ldr	r3, [r7, #0]
 8019fec:	68db      	ldr	r3, [r3, #12]
 8019fee:	021b      	lsls	r3, r3, #8
 8019ff0:	697a      	ldr	r2, [r7, #20]
 8019ff2:	4313      	orrs	r3, r2
 8019ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8019ff6:	697b      	ldr	r3, [r7, #20]
 8019ff8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8019ffc:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8019ffe:	693b      	ldr	r3, [r7, #16]
 801a000:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801a006:	693b      	ldr	r3, [r7, #16]
 801a008:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801a00c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801a00e:	683b      	ldr	r3, [r7, #0]
 801a010:	695b      	ldr	r3, [r3, #20]
 801a012:	011b      	lsls	r3, r3, #4
 801a014:	693a      	ldr	r2, [r7, #16]
 801a016:	4313      	orrs	r3, r2
 801a018:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801a01a:	683b      	ldr	r3, [r7, #0]
 801a01c:	699b      	ldr	r3, [r3, #24]
 801a01e:	011b      	lsls	r3, r3, #4
 801a020:	693a      	ldr	r2, [r7, #16]
 801a022:	4313      	orrs	r3, r2
 801a024:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	693a      	ldr	r2, [r7, #16]
 801a02a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801a02c:	687b      	ldr	r3, [r7, #4]
 801a02e:	68fa      	ldr	r2, [r7, #12]
 801a030:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801a032:	683b      	ldr	r3, [r7, #0]
 801a034:	685a      	ldr	r2, [r3, #4]
 801a036:	687b      	ldr	r3, [r7, #4]
 801a038:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801a03a:	687b      	ldr	r3, [r7, #4]
 801a03c:	697a      	ldr	r2, [r7, #20]
 801a03e:	621a      	str	r2, [r3, #32]
}
 801a040:	bf00      	nop
 801a042:	371c      	adds	r7, #28
 801a044:	46bd      	mov	sp, r7
 801a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a04a:	4770      	bx	lr
 801a04c:	40010000 	.word	0x40010000

0801a050 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801a050:	b480      	push	{r7}
 801a052:	b087      	sub	sp, #28
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
 801a058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 801a05a:	2300      	movs	r3, #0
 801a05c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 801a05e:	2300      	movs	r3, #0
 801a060:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 801a062:	2300      	movs	r3, #0
 801a064:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	6a1b      	ldr	r3, [r3, #32]
 801a06a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801a06e:	687b      	ldr	r3, [r7, #4]
 801a070:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	6a1b      	ldr	r3, [r3, #32]
 801a076:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 801a078:	687b      	ldr	r3, [r7, #4]
 801a07a:	685b      	ldr	r3, [r3, #4]
 801a07c:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	69db      	ldr	r3, [r3, #28]
 801a082:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801a084:	693b      	ldr	r3, [r7, #16]
 801a086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801a08a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801a08c:	693b      	ldr	r3, [r7, #16]
 801a08e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801a092:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801a094:	683b      	ldr	r3, [r7, #0]
 801a096:	681b      	ldr	r3, [r3, #0]
 801a098:	021b      	lsls	r3, r3, #8
 801a09a:	693a      	ldr	r2, [r7, #16]
 801a09c:	4313      	orrs	r3, r2
 801a09e:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801a0a0:	68fb      	ldr	r3, [r7, #12]
 801a0a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801a0a6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801a0a8:	683b      	ldr	r3, [r7, #0]
 801a0aa:	689b      	ldr	r3, [r3, #8]
 801a0ac:	031b      	lsls	r3, r3, #12
 801a0ae:	68fa      	ldr	r2, [r7, #12]
 801a0b0:	4313      	orrs	r3, r2
 801a0b2:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	4a10      	ldr	r2, [pc, #64]	; (801a0f8 <TIM_OC4_SetConfig+0xa8>)
 801a0b8:	4293      	cmp	r3, r2
 801a0ba:	d109      	bne.n	801a0d0 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801a0bc:	697b      	ldr	r3, [r7, #20]
 801a0be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801a0c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801a0c4:	683b      	ldr	r3, [r7, #0]
 801a0c6:	695b      	ldr	r3, [r3, #20]
 801a0c8:	019b      	lsls	r3, r3, #6
 801a0ca:	697a      	ldr	r2, [r7, #20]
 801a0cc:	4313      	orrs	r3, r2
 801a0ce:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	697a      	ldr	r2, [r7, #20]
 801a0d4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 801a0d6:	687b      	ldr	r3, [r7, #4]
 801a0d8:	693a      	ldr	r2, [r7, #16]
 801a0da:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801a0dc:	683b      	ldr	r3, [r7, #0]
 801a0de:	685a      	ldr	r2, [r3, #4]
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	68fa      	ldr	r2, [r7, #12]
 801a0e8:	621a      	str	r2, [r3, #32]
}
 801a0ea:	bf00      	nop
 801a0ec:	371c      	adds	r7, #28
 801a0ee:	46bd      	mov	sp, r7
 801a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0f4:	4770      	bx	lr
 801a0f6:	bf00      	nop
 801a0f8:	40010000 	.word	0x40010000

0801a0fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801a0fc:	b480      	push	{r7}
 801a0fe:	b087      	sub	sp, #28
 801a100:	af00      	add	r7, sp, #0
 801a102:	60f8      	str	r0, [r7, #12]
 801a104:	60b9      	str	r1, [r7, #8]
 801a106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 801a108:	2300      	movs	r3, #0
 801a10a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801a10c:	2300      	movs	r3, #0
 801a10e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801a110:	68fb      	ldr	r3, [r7, #12]
 801a112:	6a1b      	ldr	r3, [r3, #32]
 801a114:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801a116:	68fb      	ldr	r3, [r7, #12]
 801a118:	6a1b      	ldr	r3, [r3, #32]
 801a11a:	f023 0201 	bic.w	r2, r3, #1
 801a11e:	68fb      	ldr	r3, [r7, #12]
 801a120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 801a122:	68fb      	ldr	r3, [r7, #12]
 801a124:	699b      	ldr	r3, [r3, #24]
 801a126:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801a128:	697b      	ldr	r3, [r7, #20]
 801a12a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801a12e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801a130:	687b      	ldr	r3, [r7, #4]
 801a132:	011b      	lsls	r3, r3, #4
 801a134:	697a      	ldr	r2, [r7, #20]
 801a136:	4313      	orrs	r3, r2
 801a138:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801a13a:	693b      	ldr	r3, [r7, #16]
 801a13c:	f023 030a 	bic.w	r3, r3, #10
 801a140:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 801a142:	693a      	ldr	r2, [r7, #16]
 801a144:	68bb      	ldr	r3, [r7, #8]
 801a146:	4313      	orrs	r3, r2
 801a148:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801a14a:	68fb      	ldr	r3, [r7, #12]
 801a14c:	697a      	ldr	r2, [r7, #20]
 801a14e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801a150:	68fb      	ldr	r3, [r7, #12]
 801a152:	693a      	ldr	r2, [r7, #16]
 801a154:	621a      	str	r2, [r3, #32]
}
 801a156:	bf00      	nop
 801a158:	371c      	adds	r7, #28
 801a15a:	46bd      	mov	sp, r7
 801a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a160:	4770      	bx	lr

0801a162 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 801a162:	b480      	push	{r7}
 801a164:	b087      	sub	sp, #28
 801a166:	af00      	add	r7, sp, #0
 801a168:	60f8      	str	r0, [r7, #12]
 801a16a:	60b9      	str	r1, [r7, #8]
 801a16c:	607a      	str	r2, [r7, #4]
 801a16e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 801a170:	2300      	movs	r3, #0
 801a172:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801a174:	2300      	movs	r3, #0
 801a176:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801a178:	68fb      	ldr	r3, [r7, #12]
 801a17a:	6a1b      	ldr	r3, [r3, #32]
 801a17c:	f023 0210 	bic.w	r2, r3, #16
 801a180:	68fb      	ldr	r3, [r7, #12]
 801a182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801a184:	68fb      	ldr	r3, [r7, #12]
 801a186:	699b      	ldr	r3, [r3, #24]
 801a188:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801a18a:	68fb      	ldr	r3, [r7, #12]
 801a18c:	6a1b      	ldr	r3, [r3, #32]
 801a18e:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 801a190:	697b      	ldr	r3, [r7, #20]
 801a192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801a196:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 801a198:	687b      	ldr	r3, [r7, #4]
 801a19a:	021b      	lsls	r3, r3, #8
 801a19c:	697a      	ldr	r2, [r7, #20]
 801a19e:	4313      	orrs	r3, r2
 801a1a0:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801a1a2:	697b      	ldr	r3, [r7, #20]
 801a1a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801a1a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 801a1aa:	683b      	ldr	r3, [r7, #0]
 801a1ac:	031b      	lsls	r3, r3, #12
 801a1ae:	b29b      	uxth	r3, r3
 801a1b0:	697a      	ldr	r2, [r7, #20]
 801a1b2:	4313      	orrs	r3, r2
 801a1b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801a1b6:	693b      	ldr	r3, [r7, #16]
 801a1b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801a1bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 801a1be:	68bb      	ldr	r3, [r7, #8]
 801a1c0:	011b      	lsls	r3, r3, #4
 801a1c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801a1c6:	693a      	ldr	r2, [r7, #16]
 801a1c8:	4313      	orrs	r3, r2
 801a1ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801a1cc:	68fb      	ldr	r3, [r7, #12]
 801a1ce:	697a      	ldr	r2, [r7, #20]
 801a1d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801a1d2:	68fb      	ldr	r3, [r7, #12]
 801a1d4:	693a      	ldr	r2, [r7, #16]
 801a1d6:	621a      	str	r2, [r3, #32]
}
 801a1d8:	bf00      	nop
 801a1da:	371c      	adds	r7, #28
 801a1dc:	46bd      	mov	sp, r7
 801a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1e2:	4770      	bx	lr

0801a1e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801a1e4:	b480      	push	{r7}
 801a1e6:	b087      	sub	sp, #28
 801a1e8:	af00      	add	r7, sp, #0
 801a1ea:	60f8      	str	r0, [r7, #12]
 801a1ec:	60b9      	str	r1, [r7, #8]
 801a1ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 801a1f0:	2300      	movs	r3, #0
 801a1f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801a1f4:	2300      	movs	r3, #0
 801a1f6:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	6a1b      	ldr	r3, [r3, #32]
 801a1fc:	f023 0210 	bic.w	r2, r3, #16
 801a200:	68fb      	ldr	r3, [r7, #12]
 801a202:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801a204:	68fb      	ldr	r3, [r7, #12]
 801a206:	699b      	ldr	r3, [r3, #24]
 801a208:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801a20a:	68fb      	ldr	r3, [r7, #12]
 801a20c:	6a1b      	ldr	r3, [r3, #32]
 801a20e:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801a210:	697b      	ldr	r3, [r7, #20]
 801a212:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801a216:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801a218:	687b      	ldr	r3, [r7, #4]
 801a21a:	031b      	lsls	r3, r3, #12
 801a21c:	697a      	ldr	r2, [r7, #20]
 801a21e:	4313      	orrs	r3, r2
 801a220:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801a222:	693b      	ldr	r3, [r7, #16]
 801a224:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801a228:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 801a22a:	68bb      	ldr	r3, [r7, #8]
 801a22c:	011b      	lsls	r3, r3, #4
 801a22e:	693a      	ldr	r2, [r7, #16]
 801a230:	4313      	orrs	r3, r2
 801a232:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801a234:	68fb      	ldr	r3, [r7, #12]
 801a236:	697a      	ldr	r2, [r7, #20]
 801a238:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801a23a:	68fb      	ldr	r3, [r7, #12]
 801a23c:	693a      	ldr	r2, [r7, #16]
 801a23e:	621a      	str	r2, [r3, #32]
}
 801a240:	bf00      	nop
 801a242:	371c      	adds	r7, #28
 801a244:	46bd      	mov	sp, r7
 801a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a24a:	4770      	bx	lr

0801a24c <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 801a24c:	b480      	push	{r7}
 801a24e:	b087      	sub	sp, #28
 801a250:	af00      	add	r7, sp, #0
 801a252:	60f8      	str	r0, [r7, #12]
 801a254:	60b9      	str	r1, [r7, #8]
 801a256:	607a      	str	r2, [r7, #4]
 801a258:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 801a25a:	2300      	movs	r3, #0
 801a25c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801a25e:	2300      	movs	r3, #0
 801a260:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801a262:	68fb      	ldr	r3, [r7, #12]
 801a264:	6a1b      	ldr	r3, [r3, #32]
 801a266:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801a26a:	68fb      	ldr	r3, [r7, #12]
 801a26c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801a26e:	68fb      	ldr	r3, [r7, #12]
 801a270:	69db      	ldr	r3, [r3, #28]
 801a272:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801a274:	68fb      	ldr	r3, [r7, #12]
 801a276:	6a1b      	ldr	r3, [r3, #32]
 801a278:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 801a27a:	697b      	ldr	r3, [r7, #20]
 801a27c:	f023 0303 	bic.w	r3, r3, #3
 801a280:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 801a282:	697a      	ldr	r2, [r7, #20]
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	4313      	orrs	r3, r2
 801a288:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 801a28a:	697b      	ldr	r3, [r7, #20]
 801a28c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801a290:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 801a292:	683b      	ldr	r3, [r7, #0]
 801a294:	011b      	lsls	r3, r3, #4
 801a296:	b2db      	uxtb	r3, r3
 801a298:	697a      	ldr	r2, [r7, #20]
 801a29a:	4313      	orrs	r3, r2
 801a29c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 801a29e:	693b      	ldr	r3, [r7, #16]
 801a2a0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 801a2a4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 801a2a6:	68bb      	ldr	r3, [r7, #8]
 801a2a8:	021b      	lsls	r3, r3, #8
 801a2aa:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 801a2ae:	693a      	ldr	r2, [r7, #16]
 801a2b0:	4313      	orrs	r3, r2
 801a2b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 801a2b4:	68fb      	ldr	r3, [r7, #12]
 801a2b6:	697a      	ldr	r2, [r7, #20]
 801a2b8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 801a2ba:	68fb      	ldr	r3, [r7, #12]
 801a2bc:	693a      	ldr	r2, [r7, #16]
 801a2be:	621a      	str	r2, [r3, #32]
}
 801a2c0:	bf00      	nop
 801a2c2:	371c      	adds	r7, #28
 801a2c4:	46bd      	mov	sp, r7
 801a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2ca:	4770      	bx	lr

0801a2cc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 801a2cc:	b480      	push	{r7}
 801a2ce:	b087      	sub	sp, #28
 801a2d0:	af00      	add	r7, sp, #0
 801a2d2:	60f8      	str	r0, [r7, #12]
 801a2d4:	60b9      	str	r1, [r7, #8]
 801a2d6:	607a      	str	r2, [r7, #4]
 801a2d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 801a2da:	2300      	movs	r3, #0
 801a2dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 801a2de:	2300      	movs	r3, #0
 801a2e0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801a2e2:	68fb      	ldr	r3, [r7, #12]
 801a2e4:	6a1b      	ldr	r3, [r3, #32]
 801a2e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801a2ea:	68fb      	ldr	r3, [r7, #12]
 801a2ec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801a2ee:	68fb      	ldr	r3, [r7, #12]
 801a2f0:	69db      	ldr	r3, [r3, #28]
 801a2f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801a2f4:	68fb      	ldr	r3, [r7, #12]
 801a2f6:	6a1b      	ldr	r3, [r3, #32]
 801a2f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 801a2fa:	697b      	ldr	r3, [r7, #20]
 801a2fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801a300:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 801a302:	687b      	ldr	r3, [r7, #4]
 801a304:	021b      	lsls	r3, r3, #8
 801a306:	697a      	ldr	r2, [r7, #20]
 801a308:	4313      	orrs	r3, r2
 801a30a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 801a30c:	697b      	ldr	r3, [r7, #20]
 801a30e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801a312:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 801a314:	683b      	ldr	r3, [r7, #0]
 801a316:	031b      	lsls	r3, r3, #12
 801a318:	b29b      	uxth	r3, r3
 801a31a:	697a      	ldr	r2, [r7, #20]
 801a31c:	4313      	orrs	r3, r2
 801a31e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 801a320:	693b      	ldr	r3, [r7, #16]
 801a322:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 801a326:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 801a328:	68bb      	ldr	r3, [r7, #8]
 801a32a:	031b      	lsls	r3, r3, #12
 801a32c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 801a330:	693a      	ldr	r2, [r7, #16]
 801a332:	4313      	orrs	r3, r2
 801a334:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 801a336:	68fb      	ldr	r3, [r7, #12]
 801a338:	697a      	ldr	r2, [r7, #20]
 801a33a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 801a33c:	68fb      	ldr	r3, [r7, #12]
 801a33e:	693a      	ldr	r2, [r7, #16]
 801a340:	621a      	str	r2, [r3, #32]
}
 801a342:	bf00      	nop
 801a344:	371c      	adds	r7, #28
 801a346:	46bd      	mov	sp, r7
 801a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a34c:	4770      	bx	lr

0801a34e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 801a34e:	b480      	push	{r7}
 801a350:	b085      	sub	sp, #20
 801a352:	af00      	add	r7, sp, #0
 801a354:	6078      	str	r0, [r7, #4]
 801a356:	460b      	mov	r3, r1
 801a358:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 801a35a:	2300      	movs	r3, #0
 801a35c:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 801a35e:	687b      	ldr	r3, [r7, #4]
 801a360:	689b      	ldr	r3, [r3, #8]
 801a362:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 801a364:	68fb      	ldr	r3, [r7, #12]
 801a366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801a36a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 801a36c:	887b      	ldrh	r3, [r7, #2]
 801a36e:	f043 0307 	orr.w	r3, r3, #7
 801a372:	b29b      	uxth	r3, r3
 801a374:	461a      	mov	r2, r3
 801a376:	68fb      	ldr	r3, [r7, #12]
 801a378:	4313      	orrs	r3, r2
 801a37a:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	68fa      	ldr	r2, [r7, #12]
 801a380:	609a      	str	r2, [r3, #8]
}
 801a382:	bf00      	nop
 801a384:	3714      	adds	r7, #20
 801a386:	46bd      	mov	sp, r7
 801a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a38c:	4770      	bx	lr

0801a38e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801a38e:	b480      	push	{r7}
 801a390:	b087      	sub	sp, #28
 801a392:	af00      	add	r7, sp, #0
 801a394:	60f8      	str	r0, [r7, #12]
 801a396:	60b9      	str	r1, [r7, #8]
 801a398:	607a      	str	r2, [r7, #4]
 801a39a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 801a39c:	2300      	movs	r3, #0
 801a39e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 801a3a0:	68fb      	ldr	r3, [r7, #12]
 801a3a2:	689b      	ldr	r3, [r3, #8]
 801a3a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801a3a6:	697b      	ldr	r3, [r7, #20]
 801a3a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801a3ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 801a3ae:	683b      	ldr	r3, [r7, #0]
 801a3b0:	021a      	lsls	r2, r3, #8
 801a3b2:	687b      	ldr	r3, [r7, #4]
 801a3b4:	431a      	orrs	r2, r3
 801a3b6:	68bb      	ldr	r3, [r7, #8]
 801a3b8:	4313      	orrs	r3, r2
 801a3ba:	697a      	ldr	r2, [r7, #20]
 801a3bc:	4313      	orrs	r3, r2
 801a3be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801a3c0:	68fb      	ldr	r3, [r7, #12]
 801a3c2:	697a      	ldr	r2, [r7, #20]
 801a3c4:	609a      	str	r2, [r3, #8]
} 
 801a3c6:	bf00      	nop
 801a3c8:	371c      	adds	r7, #28
 801a3ca:	46bd      	mov	sp, r7
 801a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3d0:	4770      	bx	lr

0801a3d2 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 801a3d2:	b480      	push	{r7}
 801a3d4:	b083      	sub	sp, #12
 801a3d6:	af00      	add	r7, sp, #0
 801a3d8:	6078      	str	r0, [r7, #4]
 801a3da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 801a3dc:	687b      	ldr	r3, [r7, #4]
 801a3de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801a3e2:	2b01      	cmp	r3, #1
 801a3e4:	d101      	bne.n	801a3ea <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801a3e6:	2302      	movs	r3, #2
 801a3e8:	e032      	b.n	801a450 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 801a3ea:	687b      	ldr	r3, [r7, #4]
 801a3ec:	2201      	movs	r2, #1
 801a3ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 801a3f2:	687b      	ldr	r3, [r7, #4]
 801a3f4:	2202      	movs	r2, #2
 801a3f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	685a      	ldr	r2, [r3, #4]
 801a400:	687b      	ldr	r3, [r7, #4]
 801a402:	681b      	ldr	r3, [r3, #0]
 801a404:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 801a408:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	681b      	ldr	r3, [r3, #0]
 801a40e:	6859      	ldr	r1, [r3, #4]
 801a410:	683b      	ldr	r3, [r7, #0]
 801a412:	681a      	ldr	r2, [r3, #0]
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	430a      	orrs	r2, r1
 801a41a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	681b      	ldr	r3, [r3, #0]
 801a420:	689a      	ldr	r2, [r3, #8]
 801a422:	687b      	ldr	r3, [r7, #4]
 801a424:	681b      	ldr	r3, [r3, #0]
 801a426:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801a42a:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	6899      	ldr	r1, [r3, #8]
 801a432:	683b      	ldr	r3, [r7, #0]
 801a434:	685a      	ldr	r2, [r3, #4]
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	681b      	ldr	r3, [r3, #0]
 801a43a:	430a      	orrs	r2, r1
 801a43c:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 801a43e:	687b      	ldr	r3, [r7, #4]
 801a440:	2201      	movs	r2, #1
 801a442:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 801a446:	687b      	ldr	r3, [r7, #4]
 801a448:	2200      	movs	r2, #0
 801a44a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 801a44e:	2300      	movs	r3, #0
} 
 801a450:	4618      	mov	r0, r3
 801a452:	370c      	adds	r7, #12
 801a454:	46bd      	mov	sp, r7
 801a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a45a:	4770      	bx	lr

0801a45c <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 801a45c:	b480      	push	{r7}
 801a45e:	b083      	sub	sp, #12
 801a460:	af00      	add	r7, sp, #0
 801a462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 801a464:	bf00      	nop
 801a466:	370c      	adds	r7, #12
 801a468:	46bd      	mov	sp, r7
 801a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a46e:	4770      	bx	lr

0801a470 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801a470:	b480      	push	{r7}
 801a472:	b083      	sub	sp, #12
 801a474:	af00      	add	r7, sp, #0
 801a476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801a478:	bf00      	nop
 801a47a:	370c      	adds	r7, #12
 801a47c:	46bd      	mov	sp, r7
 801a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a482:	4770      	bx	lr

0801a484 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801a484:	b580      	push	{r7, lr}
 801a486:	b082      	sub	sp, #8
 801a488:	af00      	add	r7, sp, #0
 801a48a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 801a48c:	687b      	ldr	r3, [r7, #4]
 801a48e:	2b00      	cmp	r3, #0
 801a490:	d101      	bne.n	801a496 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801a492:	2301      	movs	r3, #1
 801a494:	e03f      	b.n	801a516 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801a49c:	b2db      	uxtb	r3, r3
 801a49e:	2b00      	cmp	r3, #0
 801a4a0:	d106      	bne.n	801a4b0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801a4a2:	687b      	ldr	r3, [r7, #4]
 801a4a4:	2200      	movs	r2, #0
 801a4a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 801a4aa:	6878      	ldr	r0, [r7, #4]
 801a4ac:	f7eb fc9a 	bl	8005de4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801a4b0:	687b      	ldr	r3, [r7, #4]
 801a4b2:	2224      	movs	r2, #36	; 0x24
 801a4b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	681b      	ldr	r3, [r3, #0]
 801a4bc:	68da      	ldr	r2, [r3, #12]
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	681b      	ldr	r3, [r3, #0]
 801a4c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801a4c6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801a4c8:	6878      	ldr	r0, [r7, #4]
 801a4ca:	f000 fb3d 	bl	801ab48 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801a4ce:	687b      	ldr	r3, [r7, #4]
 801a4d0:	681b      	ldr	r3, [r3, #0]
 801a4d2:	691a      	ldr	r2, [r3, #16]
 801a4d4:	687b      	ldr	r3, [r7, #4]
 801a4d6:	681b      	ldr	r3, [r3, #0]
 801a4d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801a4dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801a4de:	687b      	ldr	r3, [r7, #4]
 801a4e0:	681b      	ldr	r3, [r3, #0]
 801a4e2:	695a      	ldr	r2, [r3, #20]
 801a4e4:	687b      	ldr	r3, [r7, #4]
 801a4e6:	681b      	ldr	r3, [r3, #0]
 801a4e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801a4ec:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	681b      	ldr	r3, [r3, #0]
 801a4f2:	68da      	ldr	r2, [r3, #12]
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	681b      	ldr	r3, [r3, #0]
 801a4f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801a4fc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a4fe:	687b      	ldr	r3, [r7, #4]
 801a500:	2200      	movs	r2, #0
 801a502:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 801a504:	687b      	ldr	r3, [r7, #4]
 801a506:	2220      	movs	r2, #32
 801a508:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 801a50c:	687b      	ldr	r3, [r7, #4]
 801a50e:	2220      	movs	r2, #32
 801a510:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 801a514:	2300      	movs	r3, #0
}
 801a516:	4618      	mov	r0, r3
 801a518:	3708      	adds	r7, #8
 801a51a:	46bd      	mov	sp, r7
 801a51c:	bd80      	pop	{r7, pc}

0801a51e <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801a51e:	b580      	push	{r7, lr}
 801a520:	b088      	sub	sp, #32
 801a522:	af02      	add	r7, sp, #8
 801a524:	60f8      	str	r0, [r7, #12]
 801a526:	60b9      	str	r1, [r7, #8]
 801a528:	603b      	str	r3, [r7, #0]
 801a52a:	4613      	mov	r3, r2
 801a52c:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 801a52e:	2300      	movs	r3, #0
 801a530:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 801a532:	68fb      	ldr	r3, [r7, #12]
 801a534:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801a538:	b2db      	uxtb	r3, r3
 801a53a:	2b20      	cmp	r3, #32
 801a53c:	f040 8083 	bne.w	801a646 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 801a540:	68bb      	ldr	r3, [r7, #8]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d002      	beq.n	801a54c <HAL_UART_Transmit+0x2e>
 801a546:	88fb      	ldrh	r3, [r7, #6]
 801a548:	2b00      	cmp	r3, #0
 801a54a:	d101      	bne.n	801a550 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 801a54c:	2301      	movs	r3, #1
 801a54e:	e07b      	b.n	801a648 <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 801a550:	68fb      	ldr	r3, [r7, #12]
 801a552:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801a556:	2b01      	cmp	r3, #1
 801a558:	d101      	bne.n	801a55e <HAL_UART_Transmit+0x40>
 801a55a:	2302      	movs	r3, #2
 801a55c:	e074      	b.n	801a648 <HAL_UART_Transmit+0x12a>
 801a55e:	68fb      	ldr	r3, [r7, #12]
 801a560:	2201      	movs	r2, #1
 801a562:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a566:	68fb      	ldr	r3, [r7, #12]
 801a568:	2200      	movs	r2, #0
 801a56a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801a56c:	68fb      	ldr	r3, [r7, #12]
 801a56e:	2221      	movs	r2, #33	; 0x21
 801a570:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801a574:	f7f9 ff1e 	bl	80143b4 <HAL_GetTick>
 801a578:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 801a57a:	68fb      	ldr	r3, [r7, #12]
 801a57c:	88fa      	ldrh	r2, [r7, #6]
 801a57e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	88fa      	ldrh	r2, [r7, #6]
 801a584:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 801a586:	e042      	b.n	801a60e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 801a588:	68fb      	ldr	r3, [r7, #12]
 801a58a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801a58c:	b29b      	uxth	r3, r3
 801a58e:	3b01      	subs	r3, #1
 801a590:	b29a      	uxth	r2, r3
 801a592:	68fb      	ldr	r3, [r7, #12]
 801a594:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801a596:	68fb      	ldr	r3, [r7, #12]
 801a598:	689b      	ldr	r3, [r3, #8]
 801a59a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801a59e:	d122      	bne.n	801a5e6 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801a5a0:	683b      	ldr	r3, [r7, #0]
 801a5a2:	9300      	str	r3, [sp, #0]
 801a5a4:	697b      	ldr	r3, [r7, #20]
 801a5a6:	2200      	movs	r2, #0
 801a5a8:	2180      	movs	r1, #128	; 0x80
 801a5aa:	68f8      	ldr	r0, [r7, #12]
 801a5ac:	f000 f968 	bl	801a880 <UART_WaitOnFlagUntilTimeout>
 801a5b0:	4603      	mov	r3, r0
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d001      	beq.n	801a5ba <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 801a5b6:	2303      	movs	r3, #3
 801a5b8:	e046      	b.n	801a648 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 801a5ba:	68bb      	ldr	r3, [r7, #8]
 801a5bc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 801a5be:	693b      	ldr	r3, [r7, #16]
 801a5c0:	881b      	ldrh	r3, [r3, #0]
 801a5c2:	461a      	mov	r2, r3
 801a5c4:	68fb      	ldr	r3, [r7, #12]
 801a5c6:	681b      	ldr	r3, [r3, #0]
 801a5c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801a5cc:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 801a5ce:	68fb      	ldr	r3, [r7, #12]
 801a5d0:	691b      	ldr	r3, [r3, #16]
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	d103      	bne.n	801a5de <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 801a5d6:	68bb      	ldr	r3, [r7, #8]
 801a5d8:	3302      	adds	r3, #2
 801a5da:	60bb      	str	r3, [r7, #8]
 801a5dc:	e017      	b.n	801a60e <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 801a5de:	68bb      	ldr	r3, [r7, #8]
 801a5e0:	3301      	adds	r3, #1
 801a5e2:	60bb      	str	r3, [r7, #8]
 801a5e4:	e013      	b.n	801a60e <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801a5e6:	683b      	ldr	r3, [r7, #0]
 801a5e8:	9300      	str	r3, [sp, #0]
 801a5ea:	697b      	ldr	r3, [r7, #20]
 801a5ec:	2200      	movs	r2, #0
 801a5ee:	2180      	movs	r1, #128	; 0x80
 801a5f0:	68f8      	ldr	r0, [r7, #12]
 801a5f2:	f000 f945 	bl	801a880 <UART_WaitOnFlagUntilTimeout>
 801a5f6:	4603      	mov	r3, r0
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	d001      	beq.n	801a600 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 801a5fc:	2303      	movs	r3, #3
 801a5fe:	e023      	b.n	801a648 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 801a600:	68bb      	ldr	r3, [r7, #8]
 801a602:	1c5a      	adds	r2, r3, #1
 801a604:	60ba      	str	r2, [r7, #8]
 801a606:	781a      	ldrb	r2, [r3, #0]
 801a608:	68fb      	ldr	r3, [r7, #12]
 801a60a:	681b      	ldr	r3, [r3, #0]
 801a60c:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 801a60e:	68fb      	ldr	r3, [r7, #12]
 801a610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801a612:	b29b      	uxth	r3, r3
 801a614:	2b00      	cmp	r3, #0
 801a616:	d1b7      	bne.n	801a588 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801a618:	683b      	ldr	r3, [r7, #0]
 801a61a:	9300      	str	r3, [sp, #0]
 801a61c:	697b      	ldr	r3, [r7, #20]
 801a61e:	2200      	movs	r2, #0
 801a620:	2140      	movs	r1, #64	; 0x40
 801a622:	68f8      	ldr	r0, [r7, #12]
 801a624:	f000 f92c 	bl	801a880 <UART_WaitOnFlagUntilTimeout>
 801a628:	4603      	mov	r3, r0
 801a62a:	2b00      	cmp	r3, #0
 801a62c:	d001      	beq.n	801a632 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 801a62e:	2303      	movs	r3, #3
 801a630:	e00a      	b.n	801a648 <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 801a632:	68fb      	ldr	r3, [r7, #12]
 801a634:	2220      	movs	r2, #32
 801a636:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801a63a:	68fb      	ldr	r3, [r7, #12]
 801a63c:	2200      	movs	r2, #0
 801a63e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 801a642:	2300      	movs	r3, #0
 801a644:	e000      	b.n	801a648 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 801a646:	2302      	movs	r3, #2
  }
}
 801a648:	4618      	mov	r0, r3
 801a64a:	3718      	adds	r7, #24
 801a64c:	46bd      	mov	sp, r7
 801a64e:	bd80      	pop	{r7, pc}

0801a650 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801a650:	b580      	push	{r7, lr}
 801a652:	b088      	sub	sp, #32
 801a654:	af00      	add	r7, sp, #0
 801a656:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	681b      	ldr	r3, [r3, #0]
 801a65c:	681b      	ldr	r3, [r3, #0]
 801a65e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	681b      	ldr	r3, [r3, #0]
 801a664:	68db      	ldr	r3, [r3, #12]
 801a666:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801a668:	687b      	ldr	r3, [r7, #4]
 801a66a:	681b      	ldr	r3, [r3, #0]
 801a66c:	695b      	ldr	r3, [r3, #20]
 801a66e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 801a670:	2300      	movs	r3, #0
 801a672:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 801a674:	2300      	movs	r3, #0
 801a676:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 801a678:	69fb      	ldr	r3, [r7, #28]
 801a67a:	f003 030f 	and.w	r3, r3, #15
 801a67e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 801a680:	693b      	ldr	r3, [r7, #16]
 801a682:	2b00      	cmp	r3, #0
 801a684:	d10d      	bne.n	801a6a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801a686:	69fb      	ldr	r3, [r7, #28]
 801a688:	f003 0320 	and.w	r3, r3, #32
 801a68c:	2b00      	cmp	r3, #0
 801a68e:	d008      	beq.n	801a6a2 <HAL_UART_IRQHandler+0x52>
 801a690:	69bb      	ldr	r3, [r7, #24]
 801a692:	f003 0320 	and.w	r3, r3, #32
 801a696:	2b00      	cmp	r3, #0
 801a698:	d003      	beq.n	801a6a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 801a69a:	6878      	ldr	r0, [r7, #4]
 801a69c:	f000 f9da 	bl	801aa54 <UART_Receive_IT>
      return;
 801a6a0:	e0cb      	b.n	801a83a <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 801a6a2:	693b      	ldr	r3, [r7, #16]
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	f000 80ab 	beq.w	801a800 <HAL_UART_IRQHandler+0x1b0>
 801a6aa:	697b      	ldr	r3, [r7, #20]
 801a6ac:	f003 0301 	and.w	r3, r3, #1
 801a6b0:	2b00      	cmp	r3, #0
 801a6b2:	d105      	bne.n	801a6c0 <HAL_UART_IRQHandler+0x70>
 801a6b4:	69bb      	ldr	r3, [r7, #24]
 801a6b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	f000 80a0 	beq.w	801a800 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 801a6c0:	69fb      	ldr	r3, [r7, #28]
 801a6c2:	f003 0301 	and.w	r3, r3, #1
 801a6c6:	2b00      	cmp	r3, #0
 801a6c8:	d00a      	beq.n	801a6e0 <HAL_UART_IRQHandler+0x90>
 801a6ca:	69bb      	ldr	r3, [r7, #24]
 801a6cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a6d0:	2b00      	cmp	r3, #0
 801a6d2:	d005      	beq.n	801a6e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801a6d4:	687b      	ldr	r3, [r7, #4]
 801a6d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a6d8:	f043 0201 	orr.w	r2, r3, #1
 801a6dc:	687b      	ldr	r3, [r7, #4]
 801a6de:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801a6e0:	69fb      	ldr	r3, [r7, #28]
 801a6e2:	f003 0304 	and.w	r3, r3, #4
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d00a      	beq.n	801a700 <HAL_UART_IRQHandler+0xb0>
 801a6ea:	697b      	ldr	r3, [r7, #20]
 801a6ec:	f003 0301 	and.w	r3, r3, #1
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d005      	beq.n	801a700 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801a6f4:	687b      	ldr	r3, [r7, #4]
 801a6f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a6f8:	f043 0202 	orr.w	r2, r3, #2
 801a6fc:	687b      	ldr	r3, [r7, #4]
 801a6fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801a700:	69fb      	ldr	r3, [r7, #28]
 801a702:	f003 0302 	and.w	r3, r3, #2
 801a706:	2b00      	cmp	r3, #0
 801a708:	d00a      	beq.n	801a720 <HAL_UART_IRQHandler+0xd0>
 801a70a:	697b      	ldr	r3, [r7, #20]
 801a70c:	f003 0301 	and.w	r3, r3, #1
 801a710:	2b00      	cmp	r3, #0
 801a712:	d005      	beq.n	801a720 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a718:	f043 0204 	orr.w	r2, r3, #4
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801a720:	69fb      	ldr	r3, [r7, #28]
 801a722:	f003 0308 	and.w	r3, r3, #8
 801a726:	2b00      	cmp	r3, #0
 801a728:	d00a      	beq.n	801a740 <HAL_UART_IRQHandler+0xf0>
 801a72a:	697b      	ldr	r3, [r7, #20]
 801a72c:	f003 0301 	and.w	r3, r3, #1
 801a730:	2b00      	cmp	r3, #0
 801a732:	d005      	beq.n	801a740 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801a734:	687b      	ldr	r3, [r7, #4]
 801a736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a738:	f043 0208 	orr.w	r2, r3, #8
 801a73c:	687b      	ldr	r3, [r7, #4]
 801a73e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a744:	2b00      	cmp	r3, #0
 801a746:	d077      	beq.n	801a838 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801a748:	69fb      	ldr	r3, [r7, #28]
 801a74a:	f003 0320 	and.w	r3, r3, #32
 801a74e:	2b00      	cmp	r3, #0
 801a750:	d007      	beq.n	801a762 <HAL_UART_IRQHandler+0x112>
 801a752:	69bb      	ldr	r3, [r7, #24]
 801a754:	f003 0320 	and.w	r3, r3, #32
 801a758:	2b00      	cmp	r3, #0
 801a75a:	d002      	beq.n	801a762 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 801a75c:	6878      	ldr	r0, [r7, #4]
 801a75e:	f000 f979 	bl	801aa54 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801a762:	687b      	ldr	r3, [r7, #4]
 801a764:	681b      	ldr	r3, [r3, #0]
 801a766:	695b      	ldr	r3, [r3, #20]
 801a768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a76c:	2b00      	cmp	r3, #0
 801a76e:	bf14      	ite	ne
 801a770:	2301      	movne	r3, #1
 801a772:	2300      	moveq	r3, #0
 801a774:	b2db      	uxtb	r3, r3
 801a776:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a77c:	f003 0308 	and.w	r3, r3, #8
 801a780:	2b00      	cmp	r3, #0
 801a782:	d102      	bne.n	801a78a <HAL_UART_IRQHandler+0x13a>
 801a784:	68fb      	ldr	r3, [r7, #12]
 801a786:	2b00      	cmp	r3, #0
 801a788:	d031      	beq.n	801a7ee <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801a78a:	6878      	ldr	r0, [r7, #4]
 801a78c:	f000 f8c2 	bl	801a914 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801a790:	687b      	ldr	r3, [r7, #4]
 801a792:	681b      	ldr	r3, [r3, #0]
 801a794:	695b      	ldr	r3, [r3, #20]
 801a796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a79a:	2b00      	cmp	r3, #0
 801a79c:	d023      	beq.n	801a7e6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a79e:	687b      	ldr	r3, [r7, #4]
 801a7a0:	681b      	ldr	r3, [r3, #0]
 801a7a2:	695a      	ldr	r2, [r3, #20]
 801a7a4:	687b      	ldr	r3, [r7, #4]
 801a7a6:	681b      	ldr	r3, [r3, #0]
 801a7a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801a7ac:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a7b2:	2b00      	cmp	r3, #0
 801a7b4:	d013      	beq.n	801a7de <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801a7b6:	687b      	ldr	r3, [r7, #4]
 801a7b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a7ba:	4a21      	ldr	r2, [pc, #132]	; (801a840 <HAL_UART_IRQHandler+0x1f0>)
 801a7bc:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801a7be:	687b      	ldr	r3, [r7, #4]
 801a7c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a7c2:	4618      	mov	r0, r3
 801a7c4:	f7fa fb48 	bl	8014e58 <HAL_DMA_Abort_IT>
 801a7c8:	4603      	mov	r3, r0
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	d016      	beq.n	801a7fc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801a7ce:	687b      	ldr	r3, [r7, #4]
 801a7d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a7d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801a7d4:	687a      	ldr	r2, [r7, #4]
 801a7d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801a7d8:	4610      	mov	r0, r2
 801a7da:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801a7dc:	e00e      	b.n	801a7fc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 801a7de:	6878      	ldr	r0, [r7, #4]
 801a7e0:	f000 f844 	bl	801a86c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801a7e4:	e00a      	b.n	801a7fc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 801a7e6:	6878      	ldr	r0, [r7, #4]
 801a7e8:	f000 f840 	bl	801a86c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801a7ec:	e006      	b.n	801a7fc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 801a7ee:	6878      	ldr	r0, [r7, #4]
 801a7f0:	f000 f83c 	bl	801a86c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a7f4:	687b      	ldr	r3, [r7, #4]
 801a7f6:	2200      	movs	r2, #0
 801a7f8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 801a7fa:	e01d      	b.n	801a838 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801a7fc:	bf00      	nop
    return;
 801a7fe:	e01b      	b.n	801a838 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 801a800:	69fb      	ldr	r3, [r7, #28]
 801a802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a806:	2b00      	cmp	r3, #0
 801a808:	d008      	beq.n	801a81c <HAL_UART_IRQHandler+0x1cc>
 801a80a:	69bb      	ldr	r3, [r7, #24]
 801a80c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a810:	2b00      	cmp	r3, #0
 801a812:	d003      	beq.n	801a81c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 801a814:	6878      	ldr	r0, [r7, #4]
 801a816:	f000 f8af 	bl	801a978 <UART_Transmit_IT>
    return;
 801a81a:	e00e      	b.n	801a83a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 801a81c:	69fb      	ldr	r3, [r7, #28]
 801a81e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a822:	2b00      	cmp	r3, #0
 801a824:	d009      	beq.n	801a83a <HAL_UART_IRQHandler+0x1ea>
 801a826:	69bb      	ldr	r3, [r7, #24]
 801a828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a82c:	2b00      	cmp	r3, #0
 801a82e:	d004      	beq.n	801a83a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 801a830:	6878      	ldr	r0, [r7, #4]
 801a832:	f000 f8f7 	bl	801aa24 <UART_EndTransmit_IT>
    return;
 801a836:	e000      	b.n	801a83a <HAL_UART_IRQHandler+0x1ea>
    return;
 801a838:	bf00      	nop
  }
}
 801a83a:	3720      	adds	r7, #32
 801a83c:	46bd      	mov	sp, r7
 801a83e:	bd80      	pop	{r7, pc}
 801a840:	0801a951 	.word	0x0801a951

0801a844 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801a844:	b480      	push	{r7}
 801a846:	b083      	sub	sp, #12
 801a848:	af00      	add	r7, sp, #0
 801a84a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 801a84c:	bf00      	nop
 801a84e:	370c      	adds	r7, #12
 801a850:	46bd      	mov	sp, r7
 801a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a856:	4770      	bx	lr

0801a858 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801a858:	b480      	push	{r7}
 801a85a:	b083      	sub	sp, #12
 801a85c:	af00      	add	r7, sp, #0
 801a85e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 801a860:	bf00      	nop
 801a862:	370c      	adds	r7, #12
 801a864:	46bd      	mov	sp, r7
 801a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a86a:	4770      	bx	lr

0801a86c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801a86c:	b480      	push	{r7}
 801a86e:	b083      	sub	sp, #12
 801a870:	af00      	add	r7, sp, #0
 801a872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 801a874:	bf00      	nop
 801a876:	370c      	adds	r7, #12
 801a878:	46bd      	mov	sp, r7
 801a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a87e:	4770      	bx	lr

0801a880 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 801a880:	b580      	push	{r7, lr}
 801a882:	b084      	sub	sp, #16
 801a884:	af00      	add	r7, sp, #0
 801a886:	60f8      	str	r0, [r7, #12]
 801a888:	60b9      	str	r1, [r7, #8]
 801a88a:	603b      	str	r3, [r7, #0]
 801a88c:	4613      	mov	r3, r2
 801a88e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 801a890:	e02c      	b.n	801a8ec <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 801a892:	69bb      	ldr	r3, [r7, #24]
 801a894:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801a898:	d028      	beq.n	801a8ec <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 801a89a:	69bb      	ldr	r3, [r7, #24]
 801a89c:	2b00      	cmp	r3, #0
 801a89e:	d007      	beq.n	801a8b0 <UART_WaitOnFlagUntilTimeout+0x30>
 801a8a0:	f7f9 fd88 	bl	80143b4 <HAL_GetTick>
 801a8a4:	4602      	mov	r2, r0
 801a8a6:	683b      	ldr	r3, [r7, #0]
 801a8a8:	1ad3      	subs	r3, r2, r3
 801a8aa:	69ba      	ldr	r2, [r7, #24]
 801a8ac:	429a      	cmp	r2, r3
 801a8ae:	d21d      	bcs.n	801a8ec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801a8b0:	68fb      	ldr	r3, [r7, #12]
 801a8b2:	681b      	ldr	r3, [r3, #0]
 801a8b4:	68da      	ldr	r2, [r3, #12]
 801a8b6:	68fb      	ldr	r3, [r7, #12]
 801a8b8:	681b      	ldr	r3, [r3, #0]
 801a8ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801a8be:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a8c0:	68fb      	ldr	r3, [r7, #12]
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	695a      	ldr	r2, [r3, #20]
 801a8c6:	68fb      	ldr	r3, [r7, #12]
 801a8c8:	681b      	ldr	r3, [r3, #0]
 801a8ca:	f022 0201 	bic.w	r2, r2, #1
 801a8ce:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 801a8d0:	68fb      	ldr	r3, [r7, #12]
 801a8d2:	2220      	movs	r2, #32
 801a8d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 801a8d8:	68fb      	ldr	r3, [r7, #12]
 801a8da:	2220      	movs	r2, #32
 801a8dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 801a8e0:	68fb      	ldr	r3, [r7, #12]
 801a8e2:	2200      	movs	r2, #0
 801a8e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 801a8e8:	2303      	movs	r3, #3
 801a8ea:	e00f      	b.n	801a90c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 801a8ec:	68fb      	ldr	r3, [r7, #12]
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	681a      	ldr	r2, [r3, #0]
 801a8f2:	68bb      	ldr	r3, [r7, #8]
 801a8f4:	4013      	ands	r3, r2
 801a8f6:	68ba      	ldr	r2, [r7, #8]
 801a8f8:	429a      	cmp	r2, r3
 801a8fa:	bf0c      	ite	eq
 801a8fc:	2301      	moveq	r3, #1
 801a8fe:	2300      	movne	r3, #0
 801a900:	b2db      	uxtb	r3, r3
 801a902:	461a      	mov	r2, r3
 801a904:	79fb      	ldrb	r3, [r7, #7]
 801a906:	429a      	cmp	r2, r3
 801a908:	d0c3      	beq.n	801a892 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 801a90a:	2300      	movs	r3, #0
}
 801a90c:	4618      	mov	r0, r3
 801a90e:	3710      	adds	r7, #16
 801a910:	46bd      	mov	sp, r7
 801a912:	bd80      	pop	{r7, pc}

0801a914 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801a914:	b480      	push	{r7}
 801a916:	b083      	sub	sp, #12
 801a918:	af00      	add	r7, sp, #0
 801a91a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	681b      	ldr	r3, [r3, #0]
 801a920:	68da      	ldr	r2, [r3, #12]
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	681b      	ldr	r3, [r3, #0]
 801a926:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801a92a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a92c:	687b      	ldr	r3, [r7, #4]
 801a92e:	681b      	ldr	r3, [r3, #0]
 801a930:	695a      	ldr	r2, [r3, #20]
 801a932:	687b      	ldr	r3, [r7, #4]
 801a934:	681b      	ldr	r3, [r3, #0]
 801a936:	f022 0201 	bic.w	r2, r2, #1
 801a93a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801a93c:	687b      	ldr	r3, [r7, #4]
 801a93e:	2220      	movs	r2, #32
 801a940:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 801a944:	bf00      	nop
 801a946:	370c      	adds	r7, #12
 801a948:	46bd      	mov	sp, r7
 801a94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a94e:	4770      	bx	lr

0801a950 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801a950:	b580      	push	{r7, lr}
 801a952:	b084      	sub	sp, #16
 801a954:	af00      	add	r7, sp, #0
 801a956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801a958:	687b      	ldr	r3, [r7, #4]
 801a95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801a95c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	2200      	movs	r2, #0
 801a962:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 801a964:	68fb      	ldr	r3, [r7, #12]
 801a966:	2200      	movs	r2, #0
 801a968:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 801a96a:	68f8      	ldr	r0, [r7, #12]
 801a96c:	f7ff ff7e 	bl	801a86c <HAL_UART_ErrorCallback>
}
 801a970:	bf00      	nop
 801a972:	3710      	adds	r7, #16
 801a974:	46bd      	mov	sp, r7
 801a976:	bd80      	pop	{r7, pc}

0801a978 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801a978:	b480      	push	{r7}
 801a97a:	b085      	sub	sp, #20
 801a97c:	af00      	add	r7, sp, #0
 801a97e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 801a980:	687b      	ldr	r3, [r7, #4]
 801a982:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801a986:	b2db      	uxtb	r3, r3
 801a988:	2b21      	cmp	r3, #33	; 0x21
 801a98a:	d144      	bne.n	801aa16 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801a98c:	687b      	ldr	r3, [r7, #4]
 801a98e:	689b      	ldr	r3, [r3, #8]
 801a990:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801a994:	d11a      	bne.n	801a9cc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 801a996:	687b      	ldr	r3, [r7, #4]
 801a998:	6a1b      	ldr	r3, [r3, #32]
 801a99a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 801a99c:	68fb      	ldr	r3, [r7, #12]
 801a99e:	881b      	ldrh	r3, [r3, #0]
 801a9a0:	461a      	mov	r2, r3
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	681b      	ldr	r3, [r3, #0]
 801a9a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801a9aa:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801a9ac:	687b      	ldr	r3, [r7, #4]
 801a9ae:	691b      	ldr	r3, [r3, #16]
 801a9b0:	2b00      	cmp	r3, #0
 801a9b2:	d105      	bne.n	801a9c0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	6a1b      	ldr	r3, [r3, #32]
 801a9b8:	1c9a      	adds	r2, r3, #2
 801a9ba:	687b      	ldr	r3, [r7, #4]
 801a9bc:	621a      	str	r2, [r3, #32]
 801a9be:	e00e      	b.n	801a9de <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 801a9c0:	687b      	ldr	r3, [r7, #4]
 801a9c2:	6a1b      	ldr	r3, [r3, #32]
 801a9c4:	1c5a      	adds	r2, r3, #1
 801a9c6:	687b      	ldr	r3, [r7, #4]
 801a9c8:	621a      	str	r2, [r3, #32]
 801a9ca:	e008      	b.n	801a9de <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 801a9cc:	687b      	ldr	r3, [r7, #4]
 801a9ce:	6a1b      	ldr	r3, [r3, #32]
 801a9d0:	1c59      	adds	r1, r3, #1
 801a9d2:	687a      	ldr	r2, [r7, #4]
 801a9d4:	6211      	str	r1, [r2, #32]
 801a9d6:	781a      	ldrb	r2, [r3, #0]
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	681b      	ldr	r3, [r3, #0]
 801a9dc:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801a9e2:	b29b      	uxth	r3, r3
 801a9e4:	3b01      	subs	r3, #1
 801a9e6:	b29b      	uxth	r3, r3
 801a9e8:	687a      	ldr	r2, [r7, #4]
 801a9ea:	4619      	mov	r1, r3
 801a9ec:	84d1      	strh	r1, [r2, #38]	; 0x26
 801a9ee:	2b00      	cmp	r3, #0
 801a9f0:	d10f      	bne.n	801aa12 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 801a9f2:	687b      	ldr	r3, [r7, #4]
 801a9f4:	681b      	ldr	r3, [r3, #0]
 801a9f6:	68da      	ldr	r2, [r3, #12]
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	681b      	ldr	r3, [r3, #0]
 801a9fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801aa00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801aa02:	687b      	ldr	r3, [r7, #4]
 801aa04:	681b      	ldr	r3, [r3, #0]
 801aa06:	68da      	ldr	r2, [r3, #12]
 801aa08:	687b      	ldr	r3, [r7, #4]
 801aa0a:	681b      	ldr	r3, [r3, #0]
 801aa0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801aa10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801aa12:	2300      	movs	r3, #0
 801aa14:	e000      	b.n	801aa18 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801aa16:	2302      	movs	r3, #2
  }
}
 801aa18:	4618      	mov	r0, r3
 801aa1a:	3714      	adds	r7, #20
 801aa1c:	46bd      	mov	sp, r7
 801aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa22:	4770      	bx	lr

0801aa24 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801aa24:	b580      	push	{r7, lr}
 801aa26:	b082      	sub	sp, #8
 801aa28:	af00      	add	r7, sp, #0
 801aa2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801aa2c:	687b      	ldr	r3, [r7, #4]
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	68da      	ldr	r2, [r3, #12]
 801aa32:	687b      	ldr	r3, [r7, #4]
 801aa34:	681b      	ldr	r3, [r3, #0]
 801aa36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801aa3a:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801aa3c:	687b      	ldr	r3, [r7, #4]
 801aa3e:	2220      	movs	r2, #32
 801aa40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 801aa44:	6878      	ldr	r0, [r7, #4]
 801aa46:	f7ff fefd 	bl	801a844 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 801aa4a:	2300      	movs	r3, #0
}
 801aa4c:	4618      	mov	r0, r3
 801aa4e:	3708      	adds	r7, #8
 801aa50:	46bd      	mov	sp, r7
 801aa52:	bd80      	pop	{r7, pc}

0801aa54 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801aa54:	b580      	push	{r7, lr}
 801aa56:	b084      	sub	sp, #16
 801aa58:	af00      	add	r7, sp, #0
 801aa5a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 801aa5c:	687b      	ldr	r3, [r7, #4]
 801aa5e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801aa62:	b2db      	uxtb	r3, r3
 801aa64:	2b22      	cmp	r3, #34	; 0x22
 801aa66:	d169      	bne.n	801ab3c <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	689b      	ldr	r3, [r3, #8]
 801aa6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801aa70:	d123      	bne.n	801aaba <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 801aa72:	687b      	ldr	r3, [r7, #4]
 801aa74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801aa76:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801aa78:	687b      	ldr	r3, [r7, #4]
 801aa7a:	691b      	ldr	r3, [r3, #16]
 801aa7c:	2b00      	cmp	r3, #0
 801aa7e:	d10e      	bne.n	801aa9e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 801aa80:	687b      	ldr	r3, [r7, #4]
 801aa82:	681b      	ldr	r3, [r3, #0]
 801aa84:	685b      	ldr	r3, [r3, #4]
 801aa86:	b29b      	uxth	r3, r3
 801aa88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801aa8c:	b29a      	uxth	r2, r3
 801aa8e:	68fb      	ldr	r3, [r7, #12]
 801aa90:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 801aa92:	687b      	ldr	r3, [r7, #4]
 801aa94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801aa96:	1c9a      	adds	r2, r3, #2
 801aa98:	687b      	ldr	r3, [r7, #4]
 801aa9a:	629a      	str	r2, [r3, #40]	; 0x28
 801aa9c:	e029      	b.n	801aaf2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 801aa9e:	687b      	ldr	r3, [r7, #4]
 801aaa0:	681b      	ldr	r3, [r3, #0]
 801aaa2:	685b      	ldr	r3, [r3, #4]
 801aaa4:	b29b      	uxth	r3, r3
 801aaa6:	b2db      	uxtb	r3, r3
 801aaa8:	b29a      	uxth	r2, r3
 801aaaa:	68fb      	ldr	r3, [r7, #12]
 801aaac:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 801aaae:	687b      	ldr	r3, [r7, #4]
 801aab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801aab2:	1c5a      	adds	r2, r3, #1
 801aab4:	687b      	ldr	r3, [r7, #4]
 801aab6:	629a      	str	r2, [r3, #40]	; 0x28
 801aab8:	e01b      	b.n	801aaf2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 801aaba:	687b      	ldr	r3, [r7, #4]
 801aabc:	691b      	ldr	r3, [r3, #16]
 801aabe:	2b00      	cmp	r3, #0
 801aac0:	d10a      	bne.n	801aad8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 801aac2:	687b      	ldr	r3, [r7, #4]
 801aac4:	681b      	ldr	r3, [r3, #0]
 801aac6:	6858      	ldr	r0, [r3, #4]
 801aac8:	687b      	ldr	r3, [r7, #4]
 801aaca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801aacc:	1c59      	adds	r1, r3, #1
 801aace:	687a      	ldr	r2, [r7, #4]
 801aad0:	6291      	str	r1, [r2, #40]	; 0x28
 801aad2:	b2c2      	uxtb	r2, r0
 801aad4:	701a      	strb	r2, [r3, #0]
 801aad6:	e00c      	b.n	801aaf2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 801aad8:	687b      	ldr	r3, [r7, #4]
 801aada:	681b      	ldr	r3, [r3, #0]
 801aadc:	685b      	ldr	r3, [r3, #4]
 801aade:	b2da      	uxtb	r2, r3
 801aae0:	687b      	ldr	r3, [r7, #4]
 801aae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801aae4:	1c58      	adds	r0, r3, #1
 801aae6:	6879      	ldr	r1, [r7, #4]
 801aae8:	6288      	str	r0, [r1, #40]	; 0x28
 801aaea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801aaee:	b2d2      	uxtb	r2, r2
 801aaf0:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 801aaf2:	687b      	ldr	r3, [r7, #4]
 801aaf4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801aaf6:	b29b      	uxth	r3, r3
 801aaf8:	3b01      	subs	r3, #1
 801aafa:	b29b      	uxth	r3, r3
 801aafc:	687a      	ldr	r2, [r7, #4]
 801aafe:	4619      	mov	r1, r3
 801ab00:	85d1      	strh	r1, [r2, #46]	; 0x2e
 801ab02:	2b00      	cmp	r3, #0
 801ab04:	d118      	bne.n	801ab38 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801ab06:	687b      	ldr	r3, [r7, #4]
 801ab08:	681b      	ldr	r3, [r3, #0]
 801ab0a:	68da      	ldr	r2, [r3, #12]
 801ab0c:	687b      	ldr	r3, [r7, #4]
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801ab14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801ab16:	687b      	ldr	r3, [r7, #4]
 801ab18:	681b      	ldr	r3, [r3, #0]
 801ab1a:	695a      	ldr	r2, [r3, #20]
 801ab1c:	687b      	ldr	r3, [r7, #4]
 801ab1e:	681b      	ldr	r3, [r3, #0]
 801ab20:	f022 0201 	bic.w	r2, r2, #1
 801ab24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801ab26:	687b      	ldr	r3, [r7, #4]
 801ab28:	2220      	movs	r2, #32
 801ab2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 801ab2e:	6878      	ldr	r0, [r7, #4]
 801ab30:	f7ff fe92 	bl	801a858 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 801ab34:	2300      	movs	r3, #0
 801ab36:	e002      	b.n	801ab3e <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 801ab38:	2300      	movs	r3, #0
 801ab3a:	e000      	b.n	801ab3e <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 801ab3c:	2302      	movs	r3, #2
  }
}
 801ab3e:	4618      	mov	r0, r3
 801ab40:	3710      	adds	r7, #16
 801ab42:	46bd      	mov	sp, r7
 801ab44:	bd80      	pop	{r7, pc}
	...

0801ab48 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801ab48:	b5b0      	push	{r4, r5, r7, lr}
 801ab4a:	b084      	sub	sp, #16
 801ab4c:	af00      	add	r7, sp, #0
 801ab4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 801ab50:	2300      	movs	r3, #0
 801ab52:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 801ab54:	687b      	ldr	r3, [r7, #4]
 801ab56:	681b      	ldr	r3, [r3, #0]
 801ab58:	691b      	ldr	r3, [r3, #16]
 801ab5a:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 801ab5c:	68fb      	ldr	r3, [r7, #12]
 801ab5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801ab62:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 801ab64:	687b      	ldr	r3, [r7, #4]
 801ab66:	68db      	ldr	r3, [r3, #12]
 801ab68:	68fa      	ldr	r2, [r7, #12]
 801ab6a:	4313      	orrs	r3, r2
 801ab6c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 801ab6e:	687b      	ldr	r3, [r7, #4]
 801ab70:	681b      	ldr	r3, [r3, #0]
 801ab72:	68fa      	ldr	r2, [r7, #12]
 801ab74:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801ab76:	687b      	ldr	r3, [r7, #4]
 801ab78:	681b      	ldr	r3, [r3, #0]
 801ab7a:	68db      	ldr	r3, [r3, #12]
 801ab7c:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 801ab7e:	68fb      	ldr	r3, [r7, #12]
 801ab80:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801ab84:	f023 030c 	bic.w	r3, r3, #12
 801ab88:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	689a      	ldr	r2, [r3, #8]
 801ab8e:	687b      	ldr	r3, [r7, #4]
 801ab90:	691b      	ldr	r3, [r3, #16]
 801ab92:	431a      	orrs	r2, r3
 801ab94:	687b      	ldr	r3, [r7, #4]
 801ab96:	695b      	ldr	r3, [r3, #20]
 801ab98:	431a      	orrs	r2, r3
 801ab9a:	687b      	ldr	r3, [r7, #4]
 801ab9c:	69db      	ldr	r3, [r3, #28]
 801ab9e:	4313      	orrs	r3, r2
 801aba0:	68fa      	ldr	r2, [r7, #12]
 801aba2:	4313      	orrs	r3, r2
 801aba4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 801aba6:	687b      	ldr	r3, [r7, #4]
 801aba8:	681b      	ldr	r3, [r3, #0]
 801abaa:	68fa      	ldr	r2, [r7, #12]
 801abac:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 801abae:	687b      	ldr	r3, [r7, #4]
 801abb0:	681b      	ldr	r3, [r3, #0]
 801abb2:	695b      	ldr	r3, [r3, #20]
 801abb4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 801abb6:	68fb      	ldr	r3, [r7, #12]
 801abb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801abbc:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 801abbe:	687b      	ldr	r3, [r7, #4]
 801abc0:	699b      	ldr	r3, [r3, #24]
 801abc2:	68fa      	ldr	r2, [r7, #12]
 801abc4:	4313      	orrs	r3, r2
 801abc6:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	681b      	ldr	r3, [r3, #0]
 801abcc:	68fa      	ldr	r2, [r7, #12]
 801abce:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	69db      	ldr	r3, [r3, #28]
 801abd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801abd8:	f040 80e4 	bne.w	801ada4 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	681b      	ldr	r3, [r3, #0]
 801abe0:	4aab      	ldr	r2, [pc, #684]	; (801ae90 <UART_SetConfig+0x348>)
 801abe2:	4293      	cmp	r3, r2
 801abe4:	d004      	beq.n	801abf0 <UART_SetConfig+0xa8>
 801abe6:	687b      	ldr	r3, [r7, #4]
 801abe8:	681b      	ldr	r3, [r3, #0]
 801abea:	4aaa      	ldr	r2, [pc, #680]	; (801ae94 <UART_SetConfig+0x34c>)
 801abec:	4293      	cmp	r3, r2
 801abee:	d16c      	bne.n	801acca <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 801abf0:	f7fd ff76 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801abf4:	4602      	mov	r2, r0
 801abf6:	4613      	mov	r3, r2
 801abf8:	009b      	lsls	r3, r3, #2
 801abfa:	4413      	add	r3, r2
 801abfc:	009a      	lsls	r2, r3, #2
 801abfe:	441a      	add	r2, r3
 801ac00:	687b      	ldr	r3, [r7, #4]
 801ac02:	685b      	ldr	r3, [r3, #4]
 801ac04:	005b      	lsls	r3, r3, #1
 801ac06:	fbb2 f3f3 	udiv	r3, r2, r3
 801ac0a:	4aa3      	ldr	r2, [pc, #652]	; (801ae98 <UART_SetConfig+0x350>)
 801ac0c:	fba2 2303 	umull	r2, r3, r2, r3
 801ac10:	095b      	lsrs	r3, r3, #5
 801ac12:	011c      	lsls	r4, r3, #4
 801ac14:	f7fd ff64 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ac18:	4602      	mov	r2, r0
 801ac1a:	4613      	mov	r3, r2
 801ac1c:	009b      	lsls	r3, r3, #2
 801ac1e:	4413      	add	r3, r2
 801ac20:	009a      	lsls	r2, r3, #2
 801ac22:	441a      	add	r2, r3
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	685b      	ldr	r3, [r3, #4]
 801ac28:	005b      	lsls	r3, r3, #1
 801ac2a:	fbb2 f5f3 	udiv	r5, r2, r3
 801ac2e:	f7fd ff57 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ac32:	4602      	mov	r2, r0
 801ac34:	4613      	mov	r3, r2
 801ac36:	009b      	lsls	r3, r3, #2
 801ac38:	4413      	add	r3, r2
 801ac3a:	009a      	lsls	r2, r3, #2
 801ac3c:	441a      	add	r2, r3
 801ac3e:	687b      	ldr	r3, [r7, #4]
 801ac40:	685b      	ldr	r3, [r3, #4]
 801ac42:	005b      	lsls	r3, r3, #1
 801ac44:	fbb2 f3f3 	udiv	r3, r2, r3
 801ac48:	4a93      	ldr	r2, [pc, #588]	; (801ae98 <UART_SetConfig+0x350>)
 801ac4a:	fba2 2303 	umull	r2, r3, r2, r3
 801ac4e:	095b      	lsrs	r3, r3, #5
 801ac50:	2264      	movs	r2, #100	; 0x64
 801ac52:	fb02 f303 	mul.w	r3, r2, r3
 801ac56:	1aeb      	subs	r3, r5, r3
 801ac58:	00db      	lsls	r3, r3, #3
 801ac5a:	3332      	adds	r3, #50	; 0x32
 801ac5c:	4a8e      	ldr	r2, [pc, #568]	; (801ae98 <UART_SetConfig+0x350>)
 801ac5e:	fba2 2303 	umull	r2, r3, r2, r3
 801ac62:	095b      	lsrs	r3, r3, #5
 801ac64:	005b      	lsls	r3, r3, #1
 801ac66:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801ac6a:	441c      	add	r4, r3
 801ac6c:	f7fd ff38 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ac70:	4602      	mov	r2, r0
 801ac72:	4613      	mov	r3, r2
 801ac74:	009b      	lsls	r3, r3, #2
 801ac76:	4413      	add	r3, r2
 801ac78:	009a      	lsls	r2, r3, #2
 801ac7a:	441a      	add	r2, r3
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	685b      	ldr	r3, [r3, #4]
 801ac80:	005b      	lsls	r3, r3, #1
 801ac82:	fbb2 f5f3 	udiv	r5, r2, r3
 801ac86:	f7fd ff2b 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ac8a:	4602      	mov	r2, r0
 801ac8c:	4613      	mov	r3, r2
 801ac8e:	009b      	lsls	r3, r3, #2
 801ac90:	4413      	add	r3, r2
 801ac92:	009a      	lsls	r2, r3, #2
 801ac94:	441a      	add	r2, r3
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	685b      	ldr	r3, [r3, #4]
 801ac9a:	005b      	lsls	r3, r3, #1
 801ac9c:	fbb2 f3f3 	udiv	r3, r2, r3
 801aca0:	4a7d      	ldr	r2, [pc, #500]	; (801ae98 <UART_SetConfig+0x350>)
 801aca2:	fba2 2303 	umull	r2, r3, r2, r3
 801aca6:	095b      	lsrs	r3, r3, #5
 801aca8:	2264      	movs	r2, #100	; 0x64
 801acaa:	fb02 f303 	mul.w	r3, r2, r3
 801acae:	1aeb      	subs	r3, r5, r3
 801acb0:	00db      	lsls	r3, r3, #3
 801acb2:	3332      	adds	r3, #50	; 0x32
 801acb4:	4a78      	ldr	r2, [pc, #480]	; (801ae98 <UART_SetConfig+0x350>)
 801acb6:	fba2 2303 	umull	r2, r3, r2, r3
 801acba:	095b      	lsrs	r3, r3, #5
 801acbc:	f003 0207 	and.w	r2, r3, #7
 801acc0:	687b      	ldr	r3, [r7, #4]
 801acc2:	681b      	ldr	r3, [r3, #0]
 801acc4:	4422      	add	r2, r4
 801acc6:	609a      	str	r2, [r3, #8]
 801acc8:	e154      	b.n	801af74 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 801acca:	f7fd fee7 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801acce:	4602      	mov	r2, r0
 801acd0:	4613      	mov	r3, r2
 801acd2:	009b      	lsls	r3, r3, #2
 801acd4:	4413      	add	r3, r2
 801acd6:	009a      	lsls	r2, r3, #2
 801acd8:	441a      	add	r2, r3
 801acda:	687b      	ldr	r3, [r7, #4]
 801acdc:	685b      	ldr	r3, [r3, #4]
 801acde:	005b      	lsls	r3, r3, #1
 801ace0:	fbb2 f3f3 	udiv	r3, r2, r3
 801ace4:	4a6c      	ldr	r2, [pc, #432]	; (801ae98 <UART_SetConfig+0x350>)
 801ace6:	fba2 2303 	umull	r2, r3, r2, r3
 801acea:	095b      	lsrs	r3, r3, #5
 801acec:	011c      	lsls	r4, r3, #4
 801acee:	f7fd fed5 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801acf2:	4602      	mov	r2, r0
 801acf4:	4613      	mov	r3, r2
 801acf6:	009b      	lsls	r3, r3, #2
 801acf8:	4413      	add	r3, r2
 801acfa:	009a      	lsls	r2, r3, #2
 801acfc:	441a      	add	r2, r3
 801acfe:	687b      	ldr	r3, [r7, #4]
 801ad00:	685b      	ldr	r3, [r3, #4]
 801ad02:	005b      	lsls	r3, r3, #1
 801ad04:	fbb2 f5f3 	udiv	r5, r2, r3
 801ad08:	f7fd fec8 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801ad0c:	4602      	mov	r2, r0
 801ad0e:	4613      	mov	r3, r2
 801ad10:	009b      	lsls	r3, r3, #2
 801ad12:	4413      	add	r3, r2
 801ad14:	009a      	lsls	r2, r3, #2
 801ad16:	441a      	add	r2, r3
 801ad18:	687b      	ldr	r3, [r7, #4]
 801ad1a:	685b      	ldr	r3, [r3, #4]
 801ad1c:	005b      	lsls	r3, r3, #1
 801ad1e:	fbb2 f3f3 	udiv	r3, r2, r3
 801ad22:	4a5d      	ldr	r2, [pc, #372]	; (801ae98 <UART_SetConfig+0x350>)
 801ad24:	fba2 2303 	umull	r2, r3, r2, r3
 801ad28:	095b      	lsrs	r3, r3, #5
 801ad2a:	2264      	movs	r2, #100	; 0x64
 801ad2c:	fb02 f303 	mul.w	r3, r2, r3
 801ad30:	1aeb      	subs	r3, r5, r3
 801ad32:	00db      	lsls	r3, r3, #3
 801ad34:	3332      	adds	r3, #50	; 0x32
 801ad36:	4a58      	ldr	r2, [pc, #352]	; (801ae98 <UART_SetConfig+0x350>)
 801ad38:	fba2 2303 	umull	r2, r3, r2, r3
 801ad3c:	095b      	lsrs	r3, r3, #5
 801ad3e:	005b      	lsls	r3, r3, #1
 801ad40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801ad44:	441c      	add	r4, r3
 801ad46:	f7fd fea9 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801ad4a:	4602      	mov	r2, r0
 801ad4c:	4613      	mov	r3, r2
 801ad4e:	009b      	lsls	r3, r3, #2
 801ad50:	4413      	add	r3, r2
 801ad52:	009a      	lsls	r2, r3, #2
 801ad54:	441a      	add	r2, r3
 801ad56:	687b      	ldr	r3, [r7, #4]
 801ad58:	685b      	ldr	r3, [r3, #4]
 801ad5a:	005b      	lsls	r3, r3, #1
 801ad5c:	fbb2 f5f3 	udiv	r5, r2, r3
 801ad60:	f7fd fe9c 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801ad64:	4602      	mov	r2, r0
 801ad66:	4613      	mov	r3, r2
 801ad68:	009b      	lsls	r3, r3, #2
 801ad6a:	4413      	add	r3, r2
 801ad6c:	009a      	lsls	r2, r3, #2
 801ad6e:	441a      	add	r2, r3
 801ad70:	687b      	ldr	r3, [r7, #4]
 801ad72:	685b      	ldr	r3, [r3, #4]
 801ad74:	005b      	lsls	r3, r3, #1
 801ad76:	fbb2 f3f3 	udiv	r3, r2, r3
 801ad7a:	4a47      	ldr	r2, [pc, #284]	; (801ae98 <UART_SetConfig+0x350>)
 801ad7c:	fba2 2303 	umull	r2, r3, r2, r3
 801ad80:	095b      	lsrs	r3, r3, #5
 801ad82:	2264      	movs	r2, #100	; 0x64
 801ad84:	fb02 f303 	mul.w	r3, r2, r3
 801ad88:	1aeb      	subs	r3, r5, r3
 801ad8a:	00db      	lsls	r3, r3, #3
 801ad8c:	3332      	adds	r3, #50	; 0x32
 801ad8e:	4a42      	ldr	r2, [pc, #264]	; (801ae98 <UART_SetConfig+0x350>)
 801ad90:	fba2 2303 	umull	r2, r3, r2, r3
 801ad94:	095b      	lsrs	r3, r3, #5
 801ad96:	f003 0207 	and.w	r2, r3, #7
 801ad9a:	687b      	ldr	r3, [r7, #4]
 801ad9c:	681b      	ldr	r3, [r3, #0]
 801ad9e:	4422      	add	r2, r4
 801ada0:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 801ada2:	e0e7      	b.n	801af74 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	681b      	ldr	r3, [r3, #0]
 801ada8:	4a39      	ldr	r2, [pc, #228]	; (801ae90 <UART_SetConfig+0x348>)
 801adaa:	4293      	cmp	r3, r2
 801adac:	d004      	beq.n	801adb8 <UART_SetConfig+0x270>
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	681b      	ldr	r3, [r3, #0]
 801adb2:	4a38      	ldr	r2, [pc, #224]	; (801ae94 <UART_SetConfig+0x34c>)
 801adb4:	4293      	cmp	r3, r2
 801adb6:	d171      	bne.n	801ae9c <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 801adb8:	f7fd fe92 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801adbc:	4602      	mov	r2, r0
 801adbe:	4613      	mov	r3, r2
 801adc0:	009b      	lsls	r3, r3, #2
 801adc2:	4413      	add	r3, r2
 801adc4:	009a      	lsls	r2, r3, #2
 801adc6:	441a      	add	r2, r3
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	685b      	ldr	r3, [r3, #4]
 801adcc:	009b      	lsls	r3, r3, #2
 801adce:	fbb2 f3f3 	udiv	r3, r2, r3
 801add2:	4a31      	ldr	r2, [pc, #196]	; (801ae98 <UART_SetConfig+0x350>)
 801add4:	fba2 2303 	umull	r2, r3, r2, r3
 801add8:	095b      	lsrs	r3, r3, #5
 801adda:	011c      	lsls	r4, r3, #4
 801addc:	f7fd fe80 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ade0:	4602      	mov	r2, r0
 801ade2:	4613      	mov	r3, r2
 801ade4:	009b      	lsls	r3, r3, #2
 801ade6:	4413      	add	r3, r2
 801ade8:	009a      	lsls	r2, r3, #2
 801adea:	441a      	add	r2, r3
 801adec:	687b      	ldr	r3, [r7, #4]
 801adee:	685b      	ldr	r3, [r3, #4]
 801adf0:	009b      	lsls	r3, r3, #2
 801adf2:	fbb2 f5f3 	udiv	r5, r2, r3
 801adf6:	f7fd fe73 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801adfa:	4602      	mov	r2, r0
 801adfc:	4613      	mov	r3, r2
 801adfe:	009b      	lsls	r3, r3, #2
 801ae00:	4413      	add	r3, r2
 801ae02:	009a      	lsls	r2, r3, #2
 801ae04:	441a      	add	r2, r3
 801ae06:	687b      	ldr	r3, [r7, #4]
 801ae08:	685b      	ldr	r3, [r3, #4]
 801ae0a:	009b      	lsls	r3, r3, #2
 801ae0c:	fbb2 f3f3 	udiv	r3, r2, r3
 801ae10:	4a21      	ldr	r2, [pc, #132]	; (801ae98 <UART_SetConfig+0x350>)
 801ae12:	fba2 2303 	umull	r2, r3, r2, r3
 801ae16:	095b      	lsrs	r3, r3, #5
 801ae18:	2264      	movs	r2, #100	; 0x64
 801ae1a:	fb02 f303 	mul.w	r3, r2, r3
 801ae1e:	1aeb      	subs	r3, r5, r3
 801ae20:	011b      	lsls	r3, r3, #4
 801ae22:	3332      	adds	r3, #50	; 0x32
 801ae24:	4a1c      	ldr	r2, [pc, #112]	; (801ae98 <UART_SetConfig+0x350>)
 801ae26:	fba2 2303 	umull	r2, r3, r2, r3
 801ae2a:	095b      	lsrs	r3, r3, #5
 801ae2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ae30:	441c      	add	r4, r3
 801ae32:	f7fd fe55 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ae36:	4602      	mov	r2, r0
 801ae38:	4613      	mov	r3, r2
 801ae3a:	009b      	lsls	r3, r3, #2
 801ae3c:	4413      	add	r3, r2
 801ae3e:	009a      	lsls	r2, r3, #2
 801ae40:	441a      	add	r2, r3
 801ae42:	687b      	ldr	r3, [r7, #4]
 801ae44:	685b      	ldr	r3, [r3, #4]
 801ae46:	009b      	lsls	r3, r3, #2
 801ae48:	fbb2 f5f3 	udiv	r5, r2, r3
 801ae4c:	f7fd fe48 	bl	8018ae0 <HAL_RCC_GetPCLK2Freq>
 801ae50:	4602      	mov	r2, r0
 801ae52:	4613      	mov	r3, r2
 801ae54:	009b      	lsls	r3, r3, #2
 801ae56:	4413      	add	r3, r2
 801ae58:	009a      	lsls	r2, r3, #2
 801ae5a:	441a      	add	r2, r3
 801ae5c:	687b      	ldr	r3, [r7, #4]
 801ae5e:	685b      	ldr	r3, [r3, #4]
 801ae60:	009b      	lsls	r3, r3, #2
 801ae62:	fbb2 f3f3 	udiv	r3, r2, r3
 801ae66:	4a0c      	ldr	r2, [pc, #48]	; (801ae98 <UART_SetConfig+0x350>)
 801ae68:	fba2 2303 	umull	r2, r3, r2, r3
 801ae6c:	095b      	lsrs	r3, r3, #5
 801ae6e:	2264      	movs	r2, #100	; 0x64
 801ae70:	fb02 f303 	mul.w	r3, r2, r3
 801ae74:	1aeb      	subs	r3, r5, r3
 801ae76:	011b      	lsls	r3, r3, #4
 801ae78:	3332      	adds	r3, #50	; 0x32
 801ae7a:	4a07      	ldr	r2, [pc, #28]	; (801ae98 <UART_SetConfig+0x350>)
 801ae7c:	fba2 2303 	umull	r2, r3, r2, r3
 801ae80:	095b      	lsrs	r3, r3, #5
 801ae82:	f003 020f 	and.w	r2, r3, #15
 801ae86:	687b      	ldr	r3, [r7, #4]
 801ae88:	681b      	ldr	r3, [r3, #0]
 801ae8a:	4422      	add	r2, r4
 801ae8c:	609a      	str	r2, [r3, #8]
 801ae8e:	e071      	b.n	801af74 <UART_SetConfig+0x42c>
 801ae90:	40011000 	.word	0x40011000
 801ae94:	40011400 	.word	0x40011400
 801ae98:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 801ae9c:	f7fd fdfe 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801aea0:	4602      	mov	r2, r0
 801aea2:	4613      	mov	r3, r2
 801aea4:	009b      	lsls	r3, r3, #2
 801aea6:	4413      	add	r3, r2
 801aea8:	009a      	lsls	r2, r3, #2
 801aeaa:	441a      	add	r2, r3
 801aeac:	687b      	ldr	r3, [r7, #4]
 801aeae:	685b      	ldr	r3, [r3, #4]
 801aeb0:	009b      	lsls	r3, r3, #2
 801aeb2:	fbb2 f3f3 	udiv	r3, r2, r3
 801aeb6:	4a31      	ldr	r2, [pc, #196]	; (801af7c <UART_SetConfig+0x434>)
 801aeb8:	fba2 2303 	umull	r2, r3, r2, r3
 801aebc:	095b      	lsrs	r3, r3, #5
 801aebe:	011c      	lsls	r4, r3, #4
 801aec0:	f7fd fdec 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801aec4:	4602      	mov	r2, r0
 801aec6:	4613      	mov	r3, r2
 801aec8:	009b      	lsls	r3, r3, #2
 801aeca:	4413      	add	r3, r2
 801aecc:	009a      	lsls	r2, r3, #2
 801aece:	441a      	add	r2, r3
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	685b      	ldr	r3, [r3, #4]
 801aed4:	009b      	lsls	r3, r3, #2
 801aed6:	fbb2 f5f3 	udiv	r5, r2, r3
 801aeda:	f7fd fddf 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801aede:	4602      	mov	r2, r0
 801aee0:	4613      	mov	r3, r2
 801aee2:	009b      	lsls	r3, r3, #2
 801aee4:	4413      	add	r3, r2
 801aee6:	009a      	lsls	r2, r3, #2
 801aee8:	441a      	add	r2, r3
 801aeea:	687b      	ldr	r3, [r7, #4]
 801aeec:	685b      	ldr	r3, [r3, #4]
 801aeee:	009b      	lsls	r3, r3, #2
 801aef0:	fbb2 f3f3 	udiv	r3, r2, r3
 801aef4:	4a21      	ldr	r2, [pc, #132]	; (801af7c <UART_SetConfig+0x434>)
 801aef6:	fba2 2303 	umull	r2, r3, r2, r3
 801aefa:	095b      	lsrs	r3, r3, #5
 801aefc:	2264      	movs	r2, #100	; 0x64
 801aefe:	fb02 f303 	mul.w	r3, r2, r3
 801af02:	1aeb      	subs	r3, r5, r3
 801af04:	011b      	lsls	r3, r3, #4
 801af06:	3332      	adds	r3, #50	; 0x32
 801af08:	4a1c      	ldr	r2, [pc, #112]	; (801af7c <UART_SetConfig+0x434>)
 801af0a:	fba2 2303 	umull	r2, r3, r2, r3
 801af0e:	095b      	lsrs	r3, r3, #5
 801af10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801af14:	441c      	add	r4, r3
 801af16:	f7fd fdc1 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801af1a:	4602      	mov	r2, r0
 801af1c:	4613      	mov	r3, r2
 801af1e:	009b      	lsls	r3, r3, #2
 801af20:	4413      	add	r3, r2
 801af22:	009a      	lsls	r2, r3, #2
 801af24:	441a      	add	r2, r3
 801af26:	687b      	ldr	r3, [r7, #4]
 801af28:	685b      	ldr	r3, [r3, #4]
 801af2a:	009b      	lsls	r3, r3, #2
 801af2c:	fbb2 f5f3 	udiv	r5, r2, r3
 801af30:	f7fd fdb4 	bl	8018a9c <HAL_RCC_GetPCLK1Freq>
 801af34:	4602      	mov	r2, r0
 801af36:	4613      	mov	r3, r2
 801af38:	009b      	lsls	r3, r3, #2
 801af3a:	4413      	add	r3, r2
 801af3c:	009a      	lsls	r2, r3, #2
 801af3e:	441a      	add	r2, r3
 801af40:	687b      	ldr	r3, [r7, #4]
 801af42:	685b      	ldr	r3, [r3, #4]
 801af44:	009b      	lsls	r3, r3, #2
 801af46:	fbb2 f3f3 	udiv	r3, r2, r3
 801af4a:	4a0c      	ldr	r2, [pc, #48]	; (801af7c <UART_SetConfig+0x434>)
 801af4c:	fba2 2303 	umull	r2, r3, r2, r3
 801af50:	095b      	lsrs	r3, r3, #5
 801af52:	2264      	movs	r2, #100	; 0x64
 801af54:	fb02 f303 	mul.w	r3, r2, r3
 801af58:	1aeb      	subs	r3, r5, r3
 801af5a:	011b      	lsls	r3, r3, #4
 801af5c:	3332      	adds	r3, #50	; 0x32
 801af5e:	4a07      	ldr	r2, [pc, #28]	; (801af7c <UART_SetConfig+0x434>)
 801af60:	fba2 2303 	umull	r2, r3, r2, r3
 801af64:	095b      	lsrs	r3, r3, #5
 801af66:	f003 020f 	and.w	r2, r3, #15
 801af6a:	687b      	ldr	r3, [r7, #4]
 801af6c:	681b      	ldr	r3, [r3, #0]
 801af6e:	4422      	add	r2, r4
 801af70:	609a      	str	r2, [r3, #8]
}
 801af72:	e7ff      	b.n	801af74 <UART_SetConfig+0x42c>
 801af74:	bf00      	nop
 801af76:	3710      	adds	r7, #16
 801af78:	46bd      	mov	sp, r7
 801af7a:	bdb0      	pop	{r4, r5, r7, pc}
 801af7c:	51eb851f 	.word	0x51eb851f

0801af80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 801af80:	b480      	push	{r7}
 801af82:	b085      	sub	sp, #20
 801af84:	af00      	add	r7, sp, #0
 801af86:	6078      	str	r0, [r7, #4]
 801af88:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 801af8a:	2300      	movs	r3, #0
 801af8c:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 801af8e:	683b      	ldr	r3, [r7, #0]
 801af90:	019b      	lsls	r3, r3, #6
 801af92:	f043 0220 	orr.w	r2, r3, #32
 801af96:	687b      	ldr	r3, [r7, #4]
 801af98:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 801af9a:	68fb      	ldr	r3, [r7, #12]
 801af9c:	3301      	adds	r3, #1
 801af9e:	60fb      	str	r3, [r7, #12]
 801afa0:	68fb      	ldr	r3, [r7, #12]
 801afa2:	4a09      	ldr	r2, [pc, #36]	; (801afc8 <USB_FlushTxFifo+0x48>)
 801afa4:	4293      	cmp	r3, r2
 801afa6:	d901      	bls.n	801afac <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 801afa8:	2303      	movs	r3, #3
 801afaa:	e006      	b.n	801afba <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	691b      	ldr	r3, [r3, #16]
 801afb0:	f003 0320 	and.w	r3, r3, #32
 801afb4:	2b20      	cmp	r3, #32
 801afb6:	d0f0      	beq.n	801af9a <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 801afb8:	2300      	movs	r3, #0
}
 801afba:	4618      	mov	r0, r3
 801afbc:	3714      	adds	r7, #20
 801afbe:	46bd      	mov	sp, r7
 801afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afc4:	4770      	bx	lr
 801afc6:	bf00      	nop
 801afc8:	00030d40 	.word	0x00030d40

0801afcc <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 801afcc:	b480      	push	{r7}
 801afce:	b085      	sub	sp, #20
 801afd0:	af00      	add	r7, sp, #0
 801afd2:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 801afd4:	2300      	movs	r3, #0
 801afd6:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801afd8:	687b      	ldr	r3, [r7, #4]
 801afda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801afde:	689b      	ldr	r3, [r3, #8]
 801afe0:	f003 0306 	and.w	r3, r3, #6
 801afe4:	2b00      	cmp	r3, #0
 801afe6:	d102      	bne.n	801afee <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 801afe8:	2300      	movs	r3, #0
 801afea:	73fb      	strb	r3, [r7, #15]
 801afec:	e01c      	b.n	801b028 <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 801afee:	687b      	ldr	r3, [r7, #4]
 801aff0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801aff4:	689b      	ldr	r3, [r3, #8]
 801aff6:	f003 0306 	and.w	r3, r3, #6
 801affa:	2b02      	cmp	r3, #2
 801affc:	d007      	beq.n	801b00e <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 801affe:	687b      	ldr	r3, [r7, #4]
 801b000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b004:	689b      	ldr	r3, [r3, #8]
 801b006:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 801b00a:	2b06      	cmp	r3, #6
 801b00c:	d102      	bne.n	801b014 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 801b00e:	2303      	movs	r3, #3
 801b010:	73fb      	strb	r3, [r7, #15]
 801b012:	e009      	b.n	801b028 <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 801b014:	687b      	ldr	r3, [r7, #4]
 801b016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b01a:	689b      	ldr	r3, [r3, #8]
 801b01c:	f003 0306 	and.w	r3, r3, #6
 801b020:	2b04      	cmp	r3, #4
 801b022:	d101      	bne.n	801b028 <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 801b024:	2302      	movs	r3, #2
 801b026:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 801b028:	7bfb      	ldrb	r3, [r7, #15]
}
 801b02a:	4618      	mov	r0, r3
 801b02c:	3714      	adds	r7, #20
 801b02e:	46bd      	mov	sp, r7
 801b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b034:	4770      	bx	lr

0801b036 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801b036:	b480      	push	{r7}
 801b038:	b083      	sub	sp, #12
 801b03a:	af00      	add	r7, sp, #0
 801b03c:	6078      	str	r0, [r7, #4]
 801b03e:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 801b040:	683b      	ldr	r3, [r7, #0]
 801b042:	785b      	ldrb	r3, [r3, #1]
 801b044:	2b01      	cmp	r3, #1
 801b046:	d13c      	bne.n	801b0c2 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 801b048:	687b      	ldr	r3, [r7, #4]
 801b04a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b04e:	69da      	ldr	r2, [r3, #28]
 801b050:	683b      	ldr	r3, [r7, #0]
 801b052:	781b      	ldrb	r3, [r3, #0]
 801b054:	4619      	mov	r1, r3
 801b056:	2301      	movs	r3, #1
 801b058:	408b      	lsls	r3, r1
 801b05a:	b29b      	uxth	r3, r3
 801b05c:	6879      	ldr	r1, [r7, #4]
 801b05e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801b062:	4313      	orrs	r3, r2
 801b064:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801b066:	683b      	ldr	r3, [r7, #0]
 801b068:	781b      	ldrb	r3, [r3, #0]
 801b06a:	015a      	lsls	r2, r3, #5
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	4413      	add	r3, r2
 801b070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b074:	681b      	ldr	r3, [r3, #0]
 801b076:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d159      	bne.n	801b132 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 801b07e:	683b      	ldr	r3, [r7, #0]
 801b080:	781b      	ldrb	r3, [r3, #0]
 801b082:	015a      	lsls	r2, r3, #5
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	4413      	add	r3, r2
 801b088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b08c:	681a      	ldr	r2, [r3, #0]
 801b08e:	683b      	ldr	r3, [r7, #0]
 801b090:	689b      	ldr	r3, [r3, #8]
 801b092:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801b096:	6839      	ldr	r1, [r7, #0]
 801b098:	78c9      	ldrb	r1, [r1, #3]
 801b09a:	0489      	lsls	r1, r1, #18
 801b09c:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 801b09e:	6839      	ldr	r1, [r7, #0]
 801b0a0:	7809      	ldrb	r1, [r1, #0]
 801b0a2:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 801b0a4:	430b      	orrs	r3, r1
 801b0a6:	4313      	orrs	r3, r2
 801b0a8:	683a      	ldr	r2, [r7, #0]
 801b0aa:	7812      	ldrb	r2, [r2, #0]
 801b0ac:	0151      	lsls	r1, r2, #5
 801b0ae:	687a      	ldr	r2, [r7, #4]
 801b0b0:	440a      	add	r2, r1
 801b0b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b0b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801b0ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b0be:	6013      	str	r3, [r2, #0]
 801b0c0:	e037      	b.n	801b132 <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 801b0c2:	687b      	ldr	r3, [r7, #4]
 801b0c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b0c8:	69da      	ldr	r2, [r3, #28]
 801b0ca:	683b      	ldr	r3, [r7, #0]
 801b0cc:	781b      	ldrb	r3, [r3, #0]
 801b0ce:	4619      	mov	r1, r3
 801b0d0:	2301      	movs	r3, #1
 801b0d2:	408b      	lsls	r3, r1
 801b0d4:	041b      	lsls	r3, r3, #16
 801b0d6:	6879      	ldr	r1, [r7, #4]
 801b0d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801b0dc:	4313      	orrs	r3, r2
 801b0de:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801b0e0:	683b      	ldr	r3, [r7, #0]
 801b0e2:	781b      	ldrb	r3, [r3, #0]
 801b0e4:	015a      	lsls	r2, r3, #5
 801b0e6:	687b      	ldr	r3, [r7, #4]
 801b0e8:	4413      	add	r3, r2
 801b0ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b0ee:	681b      	ldr	r3, [r3, #0]
 801b0f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801b0f4:	2b00      	cmp	r3, #0
 801b0f6:	d11c      	bne.n	801b132 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 801b0f8:	683b      	ldr	r3, [r7, #0]
 801b0fa:	781b      	ldrb	r3, [r3, #0]
 801b0fc:	015a      	lsls	r2, r3, #5
 801b0fe:	687b      	ldr	r3, [r7, #4]
 801b100:	4413      	add	r3, r2
 801b102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b106:	681a      	ldr	r2, [r3, #0]
 801b108:	683b      	ldr	r3, [r7, #0]
 801b10a:	689b      	ldr	r3, [r3, #8]
 801b10c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801b110:	6839      	ldr	r1, [r7, #0]
 801b112:	78c9      	ldrb	r1, [r1, #3]
 801b114:	0489      	lsls	r1, r1, #18
 801b116:	430b      	orrs	r3, r1
 801b118:	4313      	orrs	r3, r2
 801b11a:	683a      	ldr	r2, [r7, #0]
 801b11c:	7812      	ldrb	r2, [r2, #0]
 801b11e:	0151      	lsls	r1, r2, #5
 801b120:	687a      	ldr	r2, [r7, #4]
 801b122:	440a      	add	r2, r1
 801b124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801b12c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b130:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 801b132:	2300      	movs	r3, #0
}
 801b134:	4618      	mov	r0, r3
 801b136:	370c      	adds	r7, #12
 801b138:	46bd      	mov	sp, r7
 801b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b13e:	4770      	bx	lr

0801b140 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801b140:	b580      	push	{r7, lr}
 801b142:	b088      	sub	sp, #32
 801b144:	af02      	add	r7, sp, #8
 801b146:	60f8      	str	r0, [r7, #12]
 801b148:	60b9      	str	r1, [r7, #8]
 801b14a:	4613      	mov	r3, r2
 801b14c:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 801b14e:	2300      	movs	r3, #0
 801b150:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 801b152:	68bb      	ldr	r3, [r7, #8]
 801b154:	785b      	ldrb	r3, [r3, #1]
 801b156:	2b01      	cmp	r3, #1
 801b158:	f040 8139 	bne.w	801b3ce <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801b15c:	68bb      	ldr	r3, [r7, #8]
 801b15e:	695b      	ldr	r3, [r3, #20]
 801b160:	2b00      	cmp	r3, #0
 801b162:	d138      	bne.n	801b1d6 <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801b164:	68bb      	ldr	r3, [r7, #8]
 801b166:	781b      	ldrb	r3, [r3, #0]
 801b168:	015a      	lsls	r2, r3, #5
 801b16a:	68fb      	ldr	r3, [r7, #12]
 801b16c:	4413      	add	r3, r2
 801b16e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b172:	691b      	ldr	r3, [r3, #16]
 801b174:	68ba      	ldr	r2, [r7, #8]
 801b176:	7812      	ldrb	r2, [r2, #0]
 801b178:	0151      	lsls	r1, r2, #5
 801b17a:	68fa      	ldr	r2, [r7, #12]
 801b17c:	440a      	add	r2, r1
 801b17e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b182:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b186:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b18a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 801b18c:	68bb      	ldr	r3, [r7, #8]
 801b18e:	781b      	ldrb	r3, [r3, #0]
 801b190:	015a      	lsls	r2, r3, #5
 801b192:	68fb      	ldr	r3, [r7, #12]
 801b194:	4413      	add	r3, r2
 801b196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b19a:	691b      	ldr	r3, [r3, #16]
 801b19c:	68ba      	ldr	r2, [r7, #8]
 801b19e:	7812      	ldrb	r2, [r2, #0]
 801b1a0:	0151      	lsls	r1, r2, #5
 801b1a2:	68fa      	ldr	r2, [r7, #12]
 801b1a4:	440a      	add	r2, r1
 801b1a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b1aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801b1ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 801b1b0:	68bb      	ldr	r3, [r7, #8]
 801b1b2:	781b      	ldrb	r3, [r3, #0]
 801b1b4:	015a      	lsls	r2, r3, #5
 801b1b6:	68fb      	ldr	r3, [r7, #12]
 801b1b8:	4413      	add	r3, r2
 801b1ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b1be:	691b      	ldr	r3, [r3, #16]
 801b1c0:	68ba      	ldr	r2, [r7, #8]
 801b1c2:	7812      	ldrb	r2, [r2, #0]
 801b1c4:	0151      	lsls	r1, r2, #5
 801b1c6:	68fa      	ldr	r2, [r7, #12]
 801b1c8:	440a      	add	r2, r1
 801b1ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b1ce:	0cdb      	lsrs	r3, r3, #19
 801b1d0:	04db      	lsls	r3, r3, #19
 801b1d2:	6113      	str	r3, [r2, #16]
 801b1d4:	e080      	b.n	801b2d8 <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b1d6:	68bb      	ldr	r3, [r7, #8]
 801b1d8:	781b      	ldrb	r3, [r3, #0]
 801b1da:	015a      	lsls	r2, r3, #5
 801b1dc:	68fb      	ldr	r3, [r7, #12]
 801b1de:	4413      	add	r3, r2
 801b1e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b1e4:	691b      	ldr	r3, [r3, #16]
 801b1e6:	68ba      	ldr	r2, [r7, #8]
 801b1e8:	7812      	ldrb	r2, [r2, #0]
 801b1ea:	0151      	lsls	r1, r2, #5
 801b1ec:	68fa      	ldr	r2, [r7, #12]
 801b1ee:	440a      	add	r2, r1
 801b1f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b1f4:	0cdb      	lsrs	r3, r3, #19
 801b1f6:	04db      	lsls	r3, r3, #19
 801b1f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801b1fa:	68bb      	ldr	r3, [r7, #8]
 801b1fc:	781b      	ldrb	r3, [r3, #0]
 801b1fe:	015a      	lsls	r2, r3, #5
 801b200:	68fb      	ldr	r3, [r7, #12]
 801b202:	4413      	add	r3, r2
 801b204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b208:	691b      	ldr	r3, [r3, #16]
 801b20a:	68ba      	ldr	r2, [r7, #8]
 801b20c:	7812      	ldrb	r2, [r2, #0]
 801b20e:	0151      	lsls	r1, r2, #5
 801b210:	68fa      	ldr	r2, [r7, #12]
 801b212:	440a      	add	r2, r1
 801b214:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b218:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b21c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b220:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 801b222:	68bb      	ldr	r3, [r7, #8]
 801b224:	781b      	ldrb	r3, [r3, #0]
 801b226:	015a      	lsls	r2, r3, #5
 801b228:	68fb      	ldr	r3, [r7, #12]
 801b22a:	4413      	add	r3, r2
 801b22c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b230:	691a      	ldr	r2, [r3, #16]
 801b232:	68bb      	ldr	r3, [r7, #8]
 801b234:	6959      	ldr	r1, [r3, #20]
 801b236:	68bb      	ldr	r3, [r7, #8]
 801b238:	689b      	ldr	r3, [r3, #8]
 801b23a:	440b      	add	r3, r1
 801b23c:	1e59      	subs	r1, r3, #1
 801b23e:	68bb      	ldr	r3, [r7, #8]
 801b240:	689b      	ldr	r3, [r3, #8]
 801b242:	fbb1 f3f3 	udiv	r3, r1, r3
 801b246:	04d9      	lsls	r1, r3, #19
 801b248:	4b8a      	ldr	r3, [pc, #552]	; (801b474 <USB_EPStartXfer+0x334>)
 801b24a:	400b      	ands	r3, r1
 801b24c:	68b9      	ldr	r1, [r7, #8]
 801b24e:	7809      	ldrb	r1, [r1, #0]
 801b250:	0148      	lsls	r0, r1, #5
 801b252:	68f9      	ldr	r1, [r7, #12]
 801b254:	4401      	add	r1, r0
 801b256:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801b25a:	4313      	orrs	r3, r2
 801b25c:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 801b25e:	68bb      	ldr	r3, [r7, #8]
 801b260:	781b      	ldrb	r3, [r3, #0]
 801b262:	015a      	lsls	r2, r3, #5
 801b264:	68fb      	ldr	r3, [r7, #12]
 801b266:	4413      	add	r3, r2
 801b268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b26c:	691a      	ldr	r2, [r3, #16]
 801b26e:	68bb      	ldr	r3, [r7, #8]
 801b270:	695b      	ldr	r3, [r3, #20]
 801b272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b276:	68b9      	ldr	r1, [r7, #8]
 801b278:	7809      	ldrb	r1, [r1, #0]
 801b27a:	0148      	lsls	r0, r1, #5
 801b27c:	68f9      	ldr	r1, [r7, #12]
 801b27e:	4401      	add	r1, r0
 801b280:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801b284:	4313      	orrs	r3, r2
 801b286:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 801b288:	68bb      	ldr	r3, [r7, #8]
 801b28a:	78db      	ldrb	r3, [r3, #3]
 801b28c:	2b01      	cmp	r3, #1
 801b28e:	d123      	bne.n	801b2d8 <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 801b290:	68bb      	ldr	r3, [r7, #8]
 801b292:	781b      	ldrb	r3, [r3, #0]
 801b294:	015a      	lsls	r2, r3, #5
 801b296:	68fb      	ldr	r3, [r7, #12]
 801b298:	4413      	add	r3, r2
 801b29a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b29e:	691b      	ldr	r3, [r3, #16]
 801b2a0:	68ba      	ldr	r2, [r7, #8]
 801b2a2:	7812      	ldrb	r2, [r2, #0]
 801b2a4:	0151      	lsls	r1, r2, #5
 801b2a6:	68fa      	ldr	r2, [r7, #12]
 801b2a8:	440a      	add	r2, r1
 801b2aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b2ae:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 801b2b2:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 801b2b4:	68bb      	ldr	r3, [r7, #8]
 801b2b6:	781b      	ldrb	r3, [r3, #0]
 801b2b8:	015a      	lsls	r2, r3, #5
 801b2ba:	68fb      	ldr	r3, [r7, #12]
 801b2bc:	4413      	add	r3, r2
 801b2be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b2c2:	691b      	ldr	r3, [r3, #16]
 801b2c4:	68ba      	ldr	r2, [r7, #8]
 801b2c6:	7812      	ldrb	r2, [r2, #0]
 801b2c8:	0151      	lsls	r1, r2, #5
 801b2ca:	68fa      	ldr	r2, [r7, #12]
 801b2cc:	440a      	add	r2, r1
 801b2ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b2d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801b2d6:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 801b2d8:	79fb      	ldrb	r3, [r7, #7]
 801b2da:	2b01      	cmp	r3, #1
 801b2dc:	d10b      	bne.n	801b2f6 <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801b2de:	68bb      	ldr	r3, [r7, #8]
 801b2e0:	781b      	ldrb	r3, [r3, #0]
 801b2e2:	015a      	lsls	r2, r3, #5
 801b2e4:	68fb      	ldr	r3, [r7, #12]
 801b2e6:	4413      	add	r3, r2
 801b2e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b2ec:	461a      	mov	r2, r3
 801b2ee:	68bb      	ldr	r3, [r7, #8]
 801b2f0:	691b      	ldr	r3, [r3, #16]
 801b2f2:	6153      	str	r3, [r2, #20]
 801b2f4:	e015      	b.n	801b322 <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 801b2f6:	68bb      	ldr	r3, [r7, #8]
 801b2f8:	78db      	ldrb	r3, [r3, #3]
 801b2fa:	2b01      	cmp	r3, #1
 801b2fc:	d011      	beq.n	801b322 <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801b2fe:	68bb      	ldr	r3, [r7, #8]
 801b300:	695b      	ldr	r3, [r3, #20]
 801b302:	2b00      	cmp	r3, #0
 801b304:	d00d      	beq.n	801b322 <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 801b306:	68fb      	ldr	r3, [r7, #12]
 801b308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b30c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801b30e:	68bb      	ldr	r3, [r7, #8]
 801b310:	781b      	ldrb	r3, [r3, #0]
 801b312:	4619      	mov	r1, r3
 801b314:	2301      	movs	r3, #1
 801b316:	408b      	lsls	r3, r1
 801b318:	68f9      	ldr	r1, [r7, #12]
 801b31a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801b31e:	4313      	orrs	r3, r2
 801b320:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801b322:	68bb      	ldr	r3, [r7, #8]
 801b324:	78db      	ldrb	r3, [r3, #3]
 801b326:	2b01      	cmp	r3, #1
 801b328:	d12c      	bne.n	801b384 <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 801b32a:	68fb      	ldr	r3, [r7, #12]
 801b32c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b330:	689b      	ldr	r3, [r3, #8]
 801b332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b336:	2b00      	cmp	r3, #0
 801b338:	d112      	bne.n	801b360 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801b33a:	68bb      	ldr	r3, [r7, #8]
 801b33c:	781b      	ldrb	r3, [r3, #0]
 801b33e:	015a      	lsls	r2, r3, #5
 801b340:	68fb      	ldr	r3, [r7, #12]
 801b342:	4413      	add	r3, r2
 801b344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b348:	681b      	ldr	r3, [r3, #0]
 801b34a:	68ba      	ldr	r2, [r7, #8]
 801b34c:	7812      	ldrb	r2, [r2, #0]
 801b34e:	0151      	lsls	r1, r2, #5
 801b350:	68fa      	ldr	r2, [r7, #12]
 801b352:	440a      	add	r2, r1
 801b354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b358:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801b35c:	6013      	str	r3, [r2, #0]
 801b35e:	e011      	b.n	801b384 <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801b360:	68bb      	ldr	r3, [r7, #8]
 801b362:	781b      	ldrb	r3, [r3, #0]
 801b364:	015a      	lsls	r2, r3, #5
 801b366:	68fb      	ldr	r3, [r7, #12]
 801b368:	4413      	add	r3, r2
 801b36a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b36e:	681b      	ldr	r3, [r3, #0]
 801b370:	68ba      	ldr	r2, [r7, #8]
 801b372:	7812      	ldrb	r2, [r2, #0]
 801b374:	0151      	lsls	r1, r2, #5
 801b376:	68fa      	ldr	r2, [r7, #12]
 801b378:	440a      	add	r2, r1
 801b37a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b37e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801b382:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801b384:	68bb      	ldr	r3, [r7, #8]
 801b386:	781b      	ldrb	r3, [r3, #0]
 801b388:	015a      	lsls	r2, r3, #5
 801b38a:	68fb      	ldr	r3, [r7, #12]
 801b38c:	4413      	add	r3, r2
 801b38e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b392:	681b      	ldr	r3, [r3, #0]
 801b394:	68ba      	ldr	r2, [r7, #8]
 801b396:	7812      	ldrb	r2, [r2, #0]
 801b398:	0151      	lsls	r1, r2, #5
 801b39a:	68fa      	ldr	r2, [r7, #12]
 801b39c:	440a      	add	r2, r1
 801b39e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b3a2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801b3a6:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 801b3a8:	68bb      	ldr	r3, [r7, #8]
 801b3aa:	78db      	ldrb	r3, [r3, #3]
 801b3ac:	2b01      	cmp	r3, #1
 801b3ae:	f040 80ed 	bne.w	801b58c <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 801b3b2:	68bb      	ldr	r3, [r7, #8]
 801b3b4:	68d9      	ldr	r1, [r3, #12]
 801b3b6:	68bb      	ldr	r3, [r7, #8]
 801b3b8:	781a      	ldrb	r2, [r3, #0]
 801b3ba:	68bb      	ldr	r3, [r7, #8]
 801b3bc:	695b      	ldr	r3, [r3, #20]
 801b3be:	b298      	uxth	r0, r3
 801b3c0:	79fb      	ldrb	r3, [r7, #7]
 801b3c2:	9300      	str	r3, [sp, #0]
 801b3c4:	4603      	mov	r3, r0
 801b3c6:	68f8      	ldr	r0, [r7, #12]
 801b3c8:	f000 fa38 	bl	801b83c <USB_WritePacket>
 801b3cc:	e0de      	b.n	801b58c <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 801b3ce:	68bb      	ldr	r3, [r7, #8]
 801b3d0:	781b      	ldrb	r3, [r3, #0]
 801b3d2:	015a      	lsls	r2, r3, #5
 801b3d4:	68fb      	ldr	r3, [r7, #12]
 801b3d6:	4413      	add	r3, r2
 801b3d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b3dc:	691b      	ldr	r3, [r3, #16]
 801b3de:	68ba      	ldr	r2, [r7, #8]
 801b3e0:	7812      	ldrb	r2, [r2, #0]
 801b3e2:	0151      	lsls	r1, r2, #5
 801b3e4:	68fa      	ldr	r2, [r7, #12]
 801b3e6:	440a      	add	r2, r1
 801b3e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b3ec:	0cdb      	lsrs	r3, r3, #19
 801b3ee:	04db      	lsls	r3, r3, #19
 801b3f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801b3f2:	68bb      	ldr	r3, [r7, #8]
 801b3f4:	781b      	ldrb	r3, [r3, #0]
 801b3f6:	015a      	lsls	r2, r3, #5
 801b3f8:	68fb      	ldr	r3, [r7, #12]
 801b3fa:	4413      	add	r3, r2
 801b3fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b400:	691b      	ldr	r3, [r3, #16]
 801b402:	68ba      	ldr	r2, [r7, #8]
 801b404:	7812      	ldrb	r2, [r2, #0]
 801b406:	0151      	lsls	r1, r2, #5
 801b408:	68fa      	ldr	r2, [r7, #12]
 801b40a:	440a      	add	r2, r1
 801b40c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b410:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b414:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b418:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 801b41a:	68bb      	ldr	r3, [r7, #8]
 801b41c:	695b      	ldr	r3, [r3, #20]
 801b41e:	2b00      	cmp	r3, #0
 801b420:	d12a      	bne.n	801b478 <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801b422:	68bb      	ldr	r3, [r7, #8]
 801b424:	781b      	ldrb	r3, [r3, #0]
 801b426:	015a      	lsls	r2, r3, #5
 801b428:	68fb      	ldr	r3, [r7, #12]
 801b42a:	4413      	add	r3, r2
 801b42c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b430:	691a      	ldr	r2, [r3, #16]
 801b432:	68bb      	ldr	r3, [r7, #8]
 801b434:	689b      	ldr	r3, [r3, #8]
 801b436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b43a:	68b9      	ldr	r1, [r7, #8]
 801b43c:	7809      	ldrb	r1, [r1, #0]
 801b43e:	0148      	lsls	r0, r1, #5
 801b440:	68f9      	ldr	r1, [r7, #12]
 801b442:	4401      	add	r1, r0
 801b444:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801b448:	4313      	orrs	r3, r2
 801b44a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 801b44c:	68bb      	ldr	r3, [r7, #8]
 801b44e:	781b      	ldrb	r3, [r3, #0]
 801b450:	015a      	lsls	r2, r3, #5
 801b452:	68fb      	ldr	r3, [r7, #12]
 801b454:	4413      	add	r3, r2
 801b456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b45a:	691b      	ldr	r3, [r3, #16]
 801b45c:	68ba      	ldr	r2, [r7, #8]
 801b45e:	7812      	ldrb	r2, [r2, #0]
 801b460:	0151      	lsls	r1, r2, #5
 801b462:	68fa      	ldr	r2, [r7, #12]
 801b464:	440a      	add	r2, r1
 801b466:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b46a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801b46e:	6113      	str	r3, [r2, #16]
 801b470:	e03b      	b.n	801b4ea <USB_EPStartXfer+0x3aa>
 801b472:	bf00      	nop
 801b474:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 801b478:	68bb      	ldr	r3, [r7, #8]
 801b47a:	695a      	ldr	r2, [r3, #20]
 801b47c:	68bb      	ldr	r3, [r7, #8]
 801b47e:	689b      	ldr	r3, [r3, #8]
 801b480:	4413      	add	r3, r2
 801b482:	1e5a      	subs	r2, r3, #1
 801b484:	68bb      	ldr	r3, [r7, #8]
 801b486:	689b      	ldr	r3, [r3, #8]
 801b488:	fbb2 f3f3 	udiv	r3, r2, r3
 801b48c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 801b48e:	68bb      	ldr	r3, [r7, #8]
 801b490:	781b      	ldrb	r3, [r3, #0]
 801b492:	015a      	lsls	r2, r3, #5
 801b494:	68fb      	ldr	r3, [r7, #12]
 801b496:	4413      	add	r3, r2
 801b498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b49c:	691a      	ldr	r2, [r3, #16]
 801b49e:	8afb      	ldrh	r3, [r7, #22]
 801b4a0:	04db      	lsls	r3, r3, #19
 801b4a2:	4619      	mov	r1, r3
 801b4a4:	4b3c      	ldr	r3, [pc, #240]	; (801b598 <USB_EPStartXfer+0x458>)
 801b4a6:	400b      	ands	r3, r1
 801b4a8:	68b9      	ldr	r1, [r7, #8]
 801b4aa:	7809      	ldrb	r1, [r1, #0]
 801b4ac:	0148      	lsls	r0, r1, #5
 801b4ae:	68f9      	ldr	r1, [r7, #12]
 801b4b0:	4401      	add	r1, r0
 801b4b2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801b4b6:	4313      	orrs	r3, r2
 801b4b8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 801b4ba:	68bb      	ldr	r3, [r7, #8]
 801b4bc:	781b      	ldrb	r3, [r3, #0]
 801b4be:	015a      	lsls	r2, r3, #5
 801b4c0:	68fb      	ldr	r3, [r7, #12]
 801b4c2:	4413      	add	r3, r2
 801b4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b4c8:	691a      	ldr	r2, [r3, #16]
 801b4ca:	68bb      	ldr	r3, [r7, #8]
 801b4cc:	689b      	ldr	r3, [r3, #8]
 801b4ce:	8af9      	ldrh	r1, [r7, #22]
 801b4d0:	fb01 f303 	mul.w	r3, r1, r3
 801b4d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b4d8:	68b9      	ldr	r1, [r7, #8]
 801b4da:	7809      	ldrb	r1, [r1, #0]
 801b4dc:	0148      	lsls	r0, r1, #5
 801b4de:	68f9      	ldr	r1, [r7, #12]
 801b4e0:	4401      	add	r1, r0
 801b4e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801b4e6:	4313      	orrs	r3, r2
 801b4e8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801b4ea:	79fb      	ldrb	r3, [r7, #7]
 801b4ec:	2b01      	cmp	r3, #1
 801b4ee:	d10a      	bne.n	801b506 <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 801b4f0:	68bb      	ldr	r3, [r7, #8]
 801b4f2:	68d9      	ldr	r1, [r3, #12]
 801b4f4:	68bb      	ldr	r3, [r7, #8]
 801b4f6:	781b      	ldrb	r3, [r3, #0]
 801b4f8:	015a      	lsls	r2, r3, #5
 801b4fa:	68fb      	ldr	r3, [r7, #12]
 801b4fc:	4413      	add	r3, r2
 801b4fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b502:	460a      	mov	r2, r1
 801b504:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 801b506:	68bb      	ldr	r3, [r7, #8]
 801b508:	78db      	ldrb	r3, [r3, #3]
 801b50a:	2b01      	cmp	r3, #1
 801b50c:	d12c      	bne.n	801b568 <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 801b50e:	68fb      	ldr	r3, [r7, #12]
 801b510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b514:	689b      	ldr	r3, [r3, #8]
 801b516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b51a:	2b00      	cmp	r3, #0
 801b51c:	d112      	bne.n	801b544 <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801b51e:	68bb      	ldr	r3, [r7, #8]
 801b520:	781b      	ldrb	r3, [r3, #0]
 801b522:	015a      	lsls	r2, r3, #5
 801b524:	68fb      	ldr	r3, [r7, #12]
 801b526:	4413      	add	r3, r2
 801b528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b52c:	681b      	ldr	r3, [r3, #0]
 801b52e:	68ba      	ldr	r2, [r7, #8]
 801b530:	7812      	ldrb	r2, [r2, #0]
 801b532:	0151      	lsls	r1, r2, #5
 801b534:	68fa      	ldr	r2, [r7, #12]
 801b536:	440a      	add	r2, r1
 801b538:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b53c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801b540:	6013      	str	r3, [r2, #0]
 801b542:	e011      	b.n	801b568 <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801b544:	68bb      	ldr	r3, [r7, #8]
 801b546:	781b      	ldrb	r3, [r3, #0]
 801b548:	015a      	lsls	r2, r3, #5
 801b54a:	68fb      	ldr	r3, [r7, #12]
 801b54c:	4413      	add	r3, r2
 801b54e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b552:	681b      	ldr	r3, [r3, #0]
 801b554:	68ba      	ldr	r2, [r7, #8]
 801b556:	7812      	ldrb	r2, [r2, #0]
 801b558:	0151      	lsls	r1, r2, #5
 801b55a:	68fa      	ldr	r2, [r7, #12]
 801b55c:	440a      	add	r2, r1
 801b55e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b562:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801b566:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801b568:	68bb      	ldr	r3, [r7, #8]
 801b56a:	781b      	ldrb	r3, [r3, #0]
 801b56c:	015a      	lsls	r2, r3, #5
 801b56e:	68fb      	ldr	r3, [r7, #12]
 801b570:	4413      	add	r3, r2
 801b572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b576:	681b      	ldr	r3, [r3, #0]
 801b578:	68ba      	ldr	r2, [r7, #8]
 801b57a:	7812      	ldrb	r2, [r2, #0]
 801b57c:	0151      	lsls	r1, r2, #5
 801b57e:	68fa      	ldr	r2, [r7, #12]
 801b580:	440a      	add	r2, r1
 801b582:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b586:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801b58a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801b58c:	2300      	movs	r3, #0
}
 801b58e:	4618      	mov	r0, r3
 801b590:	3718      	adds	r7, #24
 801b592:	46bd      	mov	sp, r7
 801b594:	bd80      	pop	{r7, pc}
 801b596:	bf00      	nop
 801b598:	1ff80000 	.word	0x1ff80000

0801b59c <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801b59c:	b480      	push	{r7}
 801b59e:	b085      	sub	sp, #20
 801b5a0:	af00      	add	r7, sp, #0
 801b5a2:	60f8      	str	r0, [r7, #12]
 801b5a4:	60b9      	str	r1, [r7, #8]
 801b5a6:	4613      	mov	r3, r2
 801b5a8:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801b5aa:	68bb      	ldr	r3, [r7, #8]
 801b5ac:	785b      	ldrb	r3, [r3, #1]
 801b5ae:	2b01      	cmp	r3, #1
 801b5b0:	f040 80c8 	bne.w	801b744 <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801b5b4:	68bb      	ldr	r3, [r7, #8]
 801b5b6:	695b      	ldr	r3, [r3, #20]
 801b5b8:	2b00      	cmp	r3, #0
 801b5ba:	d138      	bne.n	801b62e <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801b5bc:	68bb      	ldr	r3, [r7, #8]
 801b5be:	781b      	ldrb	r3, [r3, #0]
 801b5c0:	015a      	lsls	r2, r3, #5
 801b5c2:	68fb      	ldr	r3, [r7, #12]
 801b5c4:	4413      	add	r3, r2
 801b5c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b5ca:	691b      	ldr	r3, [r3, #16]
 801b5cc:	68ba      	ldr	r2, [r7, #8]
 801b5ce:	7812      	ldrb	r2, [r2, #0]
 801b5d0:	0151      	lsls	r1, r2, #5
 801b5d2:	68fa      	ldr	r2, [r7, #12]
 801b5d4:	440a      	add	r2, r1
 801b5d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b5da:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b5de:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b5e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 801b5e4:	68bb      	ldr	r3, [r7, #8]
 801b5e6:	781b      	ldrb	r3, [r3, #0]
 801b5e8:	015a      	lsls	r2, r3, #5
 801b5ea:	68fb      	ldr	r3, [r7, #12]
 801b5ec:	4413      	add	r3, r2
 801b5ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b5f2:	691b      	ldr	r3, [r3, #16]
 801b5f4:	68ba      	ldr	r2, [r7, #8]
 801b5f6:	7812      	ldrb	r2, [r2, #0]
 801b5f8:	0151      	lsls	r1, r2, #5
 801b5fa:	68fa      	ldr	r2, [r7, #12]
 801b5fc:	440a      	add	r2, r1
 801b5fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b602:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801b606:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 801b608:	68bb      	ldr	r3, [r7, #8]
 801b60a:	781b      	ldrb	r3, [r3, #0]
 801b60c:	015a      	lsls	r2, r3, #5
 801b60e:	68fb      	ldr	r3, [r7, #12]
 801b610:	4413      	add	r3, r2
 801b612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b616:	691b      	ldr	r3, [r3, #16]
 801b618:	68ba      	ldr	r2, [r7, #8]
 801b61a:	7812      	ldrb	r2, [r2, #0]
 801b61c:	0151      	lsls	r1, r2, #5
 801b61e:	68fa      	ldr	r2, [r7, #12]
 801b620:	440a      	add	r2, r1
 801b622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b626:	0cdb      	lsrs	r3, r3, #19
 801b628:	04db      	lsls	r3, r3, #19
 801b62a:	6113      	str	r3, [r2, #16]
 801b62c:	e056      	b.n	801b6dc <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b62e:	68bb      	ldr	r3, [r7, #8]
 801b630:	781b      	ldrb	r3, [r3, #0]
 801b632:	015a      	lsls	r2, r3, #5
 801b634:	68fb      	ldr	r3, [r7, #12]
 801b636:	4413      	add	r3, r2
 801b638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b63c:	691b      	ldr	r3, [r3, #16]
 801b63e:	68ba      	ldr	r2, [r7, #8]
 801b640:	7812      	ldrb	r2, [r2, #0]
 801b642:	0151      	lsls	r1, r2, #5
 801b644:	68fa      	ldr	r2, [r7, #12]
 801b646:	440a      	add	r2, r1
 801b648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b64c:	0cdb      	lsrs	r3, r3, #19
 801b64e:	04db      	lsls	r3, r3, #19
 801b650:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 801b652:	68bb      	ldr	r3, [r7, #8]
 801b654:	781b      	ldrb	r3, [r3, #0]
 801b656:	015a      	lsls	r2, r3, #5
 801b658:	68fb      	ldr	r3, [r7, #12]
 801b65a:	4413      	add	r3, r2
 801b65c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b660:	691b      	ldr	r3, [r3, #16]
 801b662:	68ba      	ldr	r2, [r7, #8]
 801b664:	7812      	ldrb	r2, [r2, #0]
 801b666:	0151      	lsls	r1, r2, #5
 801b668:	68fa      	ldr	r2, [r7, #12]
 801b66a:	440a      	add	r2, r1
 801b66c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b670:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b674:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b678:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 801b67a:	68bb      	ldr	r3, [r7, #8]
 801b67c:	695a      	ldr	r2, [r3, #20]
 801b67e:	68bb      	ldr	r3, [r7, #8]
 801b680:	689b      	ldr	r3, [r3, #8]
 801b682:	429a      	cmp	r2, r3
 801b684:	d903      	bls.n	801b68e <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 801b686:	68bb      	ldr	r3, [r7, #8]
 801b688:	689a      	ldr	r2, [r3, #8]
 801b68a:	68bb      	ldr	r3, [r7, #8]
 801b68c:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 801b68e:	68bb      	ldr	r3, [r7, #8]
 801b690:	781b      	ldrb	r3, [r3, #0]
 801b692:	015a      	lsls	r2, r3, #5
 801b694:	68fb      	ldr	r3, [r7, #12]
 801b696:	4413      	add	r3, r2
 801b698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b69c:	691b      	ldr	r3, [r3, #16]
 801b69e:	68ba      	ldr	r2, [r7, #8]
 801b6a0:	7812      	ldrb	r2, [r2, #0]
 801b6a2:	0151      	lsls	r1, r2, #5
 801b6a4:	68fa      	ldr	r2, [r7, #12]
 801b6a6:	440a      	add	r2, r1
 801b6a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b6ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801b6b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 801b6b2:	68bb      	ldr	r3, [r7, #8]
 801b6b4:	781b      	ldrb	r3, [r3, #0]
 801b6b6:	015a      	lsls	r2, r3, #5
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	4413      	add	r3, r2
 801b6bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b6c0:	691a      	ldr	r2, [r3, #16]
 801b6c2:	68bb      	ldr	r3, [r7, #8]
 801b6c4:	695b      	ldr	r3, [r3, #20]
 801b6c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b6ca:	68b9      	ldr	r1, [r7, #8]
 801b6cc:	7809      	ldrb	r1, [r1, #0]
 801b6ce:	0148      	lsls	r0, r1, #5
 801b6d0:	68f9      	ldr	r1, [r7, #12]
 801b6d2:	4401      	add	r1, r0
 801b6d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801b6d8:	4313      	orrs	r3, r2
 801b6da:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 801b6dc:	79fb      	ldrb	r3, [r7, #7]
 801b6de:	2b01      	cmp	r3, #1
 801b6e0:	d10b      	bne.n	801b6fa <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801b6e2:	68bb      	ldr	r3, [r7, #8]
 801b6e4:	781b      	ldrb	r3, [r3, #0]
 801b6e6:	015a      	lsls	r2, r3, #5
 801b6e8:	68fb      	ldr	r3, [r7, #12]
 801b6ea:	4413      	add	r3, r2
 801b6ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b6f0:	461a      	mov	r2, r3
 801b6f2:	68bb      	ldr	r3, [r7, #8]
 801b6f4:	691b      	ldr	r3, [r3, #16]
 801b6f6:	6153      	str	r3, [r2, #20]
 801b6f8:	e011      	b.n	801b71e <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801b6fa:	68bb      	ldr	r3, [r7, #8]
 801b6fc:	695b      	ldr	r3, [r3, #20]
 801b6fe:	2b00      	cmp	r3, #0
 801b700:	d00d      	beq.n	801b71e <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 801b702:	68fb      	ldr	r3, [r7, #12]
 801b704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801b708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801b70a:	68bb      	ldr	r3, [r7, #8]
 801b70c:	781b      	ldrb	r3, [r3, #0]
 801b70e:	4619      	mov	r1, r3
 801b710:	2301      	movs	r3, #1
 801b712:	408b      	lsls	r3, r1
 801b714:	68f9      	ldr	r1, [r7, #12]
 801b716:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801b71a:	4313      	orrs	r3, r2
 801b71c:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 801b71e:	68bb      	ldr	r3, [r7, #8]
 801b720:	781b      	ldrb	r3, [r3, #0]
 801b722:	015a      	lsls	r2, r3, #5
 801b724:	68fb      	ldr	r3, [r7, #12]
 801b726:	4413      	add	r3, r2
 801b728:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b72c:	681b      	ldr	r3, [r3, #0]
 801b72e:	68ba      	ldr	r2, [r7, #8]
 801b730:	7812      	ldrb	r2, [r2, #0]
 801b732:	0151      	lsls	r1, r2, #5
 801b734:	68fa      	ldr	r2, [r7, #12]
 801b736:	440a      	add	r2, r1
 801b738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b73c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801b740:	6013      	str	r3, [r2, #0]
 801b742:	e074      	b.n	801b82e <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 801b744:	68bb      	ldr	r3, [r7, #8]
 801b746:	781b      	ldrb	r3, [r3, #0]
 801b748:	015a      	lsls	r2, r3, #5
 801b74a:	68fb      	ldr	r3, [r7, #12]
 801b74c:	4413      	add	r3, r2
 801b74e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b752:	691b      	ldr	r3, [r3, #16]
 801b754:	68ba      	ldr	r2, [r7, #8]
 801b756:	7812      	ldrb	r2, [r2, #0]
 801b758:	0151      	lsls	r1, r2, #5
 801b75a:	68fa      	ldr	r2, [r7, #12]
 801b75c:	440a      	add	r2, r1
 801b75e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b762:	0cdb      	lsrs	r3, r3, #19
 801b764:	04db      	lsls	r3, r3, #19
 801b766:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801b768:	68bb      	ldr	r3, [r7, #8]
 801b76a:	781b      	ldrb	r3, [r3, #0]
 801b76c:	015a      	lsls	r2, r3, #5
 801b76e:	68fb      	ldr	r3, [r7, #12]
 801b770:	4413      	add	r3, r2
 801b772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b776:	691b      	ldr	r3, [r3, #16]
 801b778:	68ba      	ldr	r2, [r7, #8]
 801b77a:	7812      	ldrb	r2, [r2, #0]
 801b77c:	0151      	lsls	r1, r2, #5
 801b77e:	68fa      	ldr	r2, [r7, #12]
 801b780:	440a      	add	r2, r1
 801b782:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b786:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801b78a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801b78e:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 801b790:	68bb      	ldr	r3, [r7, #8]
 801b792:	695b      	ldr	r3, [r3, #20]
 801b794:	2b00      	cmp	r3, #0
 801b796:	d003      	beq.n	801b7a0 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 801b798:	68bb      	ldr	r3, [r7, #8]
 801b79a:	689a      	ldr	r2, [r3, #8]
 801b79c:	68bb      	ldr	r3, [r7, #8]
 801b79e:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 801b7a0:	68bb      	ldr	r3, [r7, #8]
 801b7a2:	781b      	ldrb	r3, [r3, #0]
 801b7a4:	015a      	lsls	r2, r3, #5
 801b7a6:	68fb      	ldr	r3, [r7, #12]
 801b7a8:	4413      	add	r3, r2
 801b7aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b7ae:	691b      	ldr	r3, [r3, #16]
 801b7b0:	68ba      	ldr	r2, [r7, #8]
 801b7b2:	7812      	ldrb	r2, [r2, #0]
 801b7b4:	0151      	lsls	r1, r2, #5
 801b7b6:	68fa      	ldr	r2, [r7, #12]
 801b7b8:	440a      	add	r2, r1
 801b7ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b7be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801b7c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 801b7c4:	68bb      	ldr	r3, [r7, #8]
 801b7c6:	781b      	ldrb	r3, [r3, #0]
 801b7c8:	015a      	lsls	r2, r3, #5
 801b7ca:	68fb      	ldr	r3, [r7, #12]
 801b7cc:	4413      	add	r3, r2
 801b7ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b7d2:	691a      	ldr	r2, [r3, #16]
 801b7d4:	68bb      	ldr	r3, [r7, #8]
 801b7d6:	689b      	ldr	r3, [r3, #8]
 801b7d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b7dc:	68b9      	ldr	r1, [r7, #8]
 801b7de:	7809      	ldrb	r1, [r1, #0]
 801b7e0:	0148      	lsls	r0, r1, #5
 801b7e2:	68f9      	ldr	r1, [r7, #12]
 801b7e4:	4401      	add	r1, r0
 801b7e6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801b7ea:	4313      	orrs	r3, r2
 801b7ec:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 801b7ee:	79fb      	ldrb	r3, [r7, #7]
 801b7f0:	2b01      	cmp	r3, #1
 801b7f2:	d10a      	bne.n	801b80a <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801b7f4:	68bb      	ldr	r3, [r7, #8]
 801b7f6:	68d9      	ldr	r1, [r3, #12]
 801b7f8:	68bb      	ldr	r3, [r7, #8]
 801b7fa:	781b      	ldrb	r3, [r3, #0]
 801b7fc:	015a      	lsls	r2, r3, #5
 801b7fe:	68fb      	ldr	r3, [r7, #12]
 801b800:	4413      	add	r3, r2
 801b802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b806:	460a      	mov	r2, r1
 801b808:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 801b80a:	68bb      	ldr	r3, [r7, #8]
 801b80c:	781b      	ldrb	r3, [r3, #0]
 801b80e:	015a      	lsls	r2, r3, #5
 801b810:	68fb      	ldr	r3, [r7, #12]
 801b812:	4413      	add	r3, r2
 801b814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b818:	681b      	ldr	r3, [r3, #0]
 801b81a:	68ba      	ldr	r2, [r7, #8]
 801b81c:	7812      	ldrb	r2, [r2, #0]
 801b81e:	0151      	lsls	r1, r2, #5
 801b820:	68fa      	ldr	r2, [r7, #12]
 801b822:	440a      	add	r2, r1
 801b824:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b828:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801b82c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801b82e:	2300      	movs	r3, #0
}
 801b830:	4618      	mov	r0, r3
 801b832:	3714      	adds	r7, #20
 801b834:	46bd      	mov	sp, r7
 801b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b83a:	4770      	bx	lr

0801b83c <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801b83c:	b480      	push	{r7}
 801b83e:	b087      	sub	sp, #28
 801b840:	af00      	add	r7, sp, #0
 801b842:	60f8      	str	r0, [r7, #12]
 801b844:	60b9      	str	r1, [r7, #8]
 801b846:	4611      	mov	r1, r2
 801b848:	461a      	mov	r2, r3
 801b84a:	460b      	mov	r3, r1
 801b84c:	71fb      	strb	r3, [r7, #7]
 801b84e:	4613      	mov	r3, r2
 801b850:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 801b852:	2300      	movs	r3, #0
 801b854:	613b      	str	r3, [r7, #16]
 801b856:	2300      	movs	r3, #0
 801b858:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 801b85a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b85e:	2b00      	cmp	r3, #0
 801b860:	d11a      	bne.n	801b898 <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 801b862:	88bb      	ldrh	r3, [r7, #4]
 801b864:	3303      	adds	r3, #3
 801b866:	089b      	lsrs	r3, r3, #2
 801b868:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 801b86a:	2300      	movs	r3, #0
 801b86c:	617b      	str	r3, [r7, #20]
 801b86e:	e00f      	b.n	801b890 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 801b870:	79fb      	ldrb	r3, [r7, #7]
 801b872:	031a      	lsls	r2, r3, #12
 801b874:	68fb      	ldr	r3, [r7, #12]
 801b876:	4413      	add	r3, r2
 801b878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801b87c:	461a      	mov	r2, r3
 801b87e:	68bb      	ldr	r3, [r7, #8]
 801b880:	681b      	ldr	r3, [r3, #0]
 801b882:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 801b884:	697b      	ldr	r3, [r7, #20]
 801b886:	3301      	adds	r3, #1
 801b888:	617b      	str	r3, [r7, #20]
 801b88a:	68bb      	ldr	r3, [r7, #8]
 801b88c:	3304      	adds	r3, #4
 801b88e:	60bb      	str	r3, [r7, #8]
 801b890:	697a      	ldr	r2, [r7, #20]
 801b892:	693b      	ldr	r3, [r7, #16]
 801b894:	429a      	cmp	r2, r3
 801b896:	d3eb      	bcc.n	801b870 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 801b898:	2300      	movs	r3, #0
}
 801b89a:	4618      	mov	r0, r3
 801b89c:	371c      	adds	r7, #28
 801b89e:	46bd      	mov	sp, r7
 801b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8a4:	4770      	bx	lr

0801b8a6 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801b8a6:	b480      	push	{r7}
 801b8a8:	b087      	sub	sp, #28
 801b8aa:	af00      	add	r7, sp, #0
 801b8ac:	60f8      	str	r0, [r7, #12]
 801b8ae:	60b9      	str	r1, [r7, #8]
 801b8b0:	4613      	mov	r3, r2
 801b8b2:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 801b8b4:	2300      	movs	r3, #0
 801b8b6:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 801b8b8:	88fb      	ldrh	r3, [r7, #6]
 801b8ba:	3303      	adds	r3, #3
 801b8bc:	089b      	lsrs	r3, r3, #2
 801b8be:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 801b8c0:	2300      	movs	r3, #0
 801b8c2:	617b      	str	r3, [r7, #20]
 801b8c4:	e00b      	b.n	801b8de <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 801b8c6:	68fb      	ldr	r3, [r7, #12]
 801b8c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801b8cc:	681a      	ldr	r2, [r3, #0]
 801b8ce:	68bb      	ldr	r3, [r7, #8]
 801b8d0:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 801b8d2:	697b      	ldr	r3, [r7, #20]
 801b8d4:	3301      	adds	r3, #1
 801b8d6:	617b      	str	r3, [r7, #20]
 801b8d8:	68bb      	ldr	r3, [r7, #8]
 801b8da:	3304      	adds	r3, #4
 801b8dc:	60bb      	str	r3, [r7, #8]
 801b8de:	697a      	ldr	r2, [r7, #20]
 801b8e0:	693b      	ldr	r3, [r7, #16]
 801b8e2:	429a      	cmp	r2, r3
 801b8e4:	d3ef      	bcc.n	801b8c6 <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 801b8e6:	68bb      	ldr	r3, [r7, #8]
}
 801b8e8:	4618      	mov	r0, r3
 801b8ea:	371c      	adds	r7, #28
 801b8ec:	46bd      	mov	sp, r7
 801b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8f2:	4770      	bx	lr

0801b8f4 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 801b8f4:	b480      	push	{r7}
 801b8f6:	b083      	sub	sp, #12
 801b8f8:	af00      	add	r7, sp, #0
 801b8fa:	6078      	str	r0, [r7, #4]
 801b8fc:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 801b8fe:	683b      	ldr	r3, [r7, #0]
 801b900:	785b      	ldrb	r3, [r3, #1]
 801b902:	2b01      	cmp	r3, #1
 801b904:	d12e      	bne.n	801b964 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 801b906:	683b      	ldr	r3, [r7, #0]
 801b908:	781b      	ldrb	r3, [r3, #0]
 801b90a:	015a      	lsls	r2, r3, #5
 801b90c:	687b      	ldr	r3, [r7, #4]
 801b90e:	4413      	add	r3, r2
 801b910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b914:	681b      	ldr	r3, [r3, #0]
 801b916:	2b00      	cmp	r3, #0
 801b918:	db11      	blt.n	801b93e <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 801b91a:	683b      	ldr	r3, [r7, #0]
 801b91c:	781b      	ldrb	r3, [r3, #0]
 801b91e:	015a      	lsls	r2, r3, #5
 801b920:	687b      	ldr	r3, [r7, #4]
 801b922:	4413      	add	r3, r2
 801b924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b928:	681b      	ldr	r3, [r3, #0]
 801b92a:	683a      	ldr	r2, [r7, #0]
 801b92c:	7812      	ldrb	r2, [r2, #0]
 801b92e:	0151      	lsls	r1, r2, #5
 801b930:	687a      	ldr	r2, [r7, #4]
 801b932:	440a      	add	r2, r1
 801b934:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b938:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801b93c:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801b93e:	683b      	ldr	r3, [r7, #0]
 801b940:	781b      	ldrb	r3, [r3, #0]
 801b942:	015a      	lsls	r2, r3, #5
 801b944:	687b      	ldr	r3, [r7, #4]
 801b946:	4413      	add	r3, r2
 801b948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b94c:	681b      	ldr	r3, [r3, #0]
 801b94e:	683a      	ldr	r2, [r7, #0]
 801b950:	7812      	ldrb	r2, [r2, #0]
 801b952:	0151      	lsls	r1, r2, #5
 801b954:	687a      	ldr	r2, [r7, #4]
 801b956:	440a      	add	r2, r1
 801b958:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b95c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801b960:	6013      	str	r3, [r2, #0]
 801b962:	e02d      	b.n	801b9c0 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 801b964:	683b      	ldr	r3, [r7, #0]
 801b966:	781b      	ldrb	r3, [r3, #0]
 801b968:	015a      	lsls	r2, r3, #5
 801b96a:	687b      	ldr	r3, [r7, #4]
 801b96c:	4413      	add	r3, r2
 801b96e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b972:	681b      	ldr	r3, [r3, #0]
 801b974:	2b00      	cmp	r3, #0
 801b976:	db11      	blt.n	801b99c <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 801b978:	683b      	ldr	r3, [r7, #0]
 801b97a:	781b      	ldrb	r3, [r3, #0]
 801b97c:	015a      	lsls	r2, r3, #5
 801b97e:	687b      	ldr	r3, [r7, #4]
 801b980:	4413      	add	r3, r2
 801b982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b986:	681b      	ldr	r3, [r3, #0]
 801b988:	683a      	ldr	r2, [r7, #0]
 801b98a:	7812      	ldrb	r2, [r2, #0]
 801b98c:	0151      	lsls	r1, r2, #5
 801b98e:	687a      	ldr	r2, [r7, #4]
 801b990:	440a      	add	r2, r1
 801b992:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b996:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801b99a:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801b99c:	683b      	ldr	r3, [r7, #0]
 801b99e:	781b      	ldrb	r3, [r3, #0]
 801b9a0:	015a      	lsls	r2, r3, #5
 801b9a2:	687b      	ldr	r3, [r7, #4]
 801b9a4:	4413      	add	r3, r2
 801b9a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	683a      	ldr	r2, [r7, #0]
 801b9ae:	7812      	ldrb	r2, [r2, #0]
 801b9b0:	0151      	lsls	r1, r2, #5
 801b9b2:	687a      	ldr	r2, [r7, #4]
 801b9b4:	440a      	add	r2, r1
 801b9b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801b9ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801b9be:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801b9c0:	2300      	movs	r3, #0
}
 801b9c2:	4618      	mov	r0, r3
 801b9c4:	370c      	adds	r7, #12
 801b9c6:	46bd      	mov	sp, r7
 801b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b9cc:	4770      	bx	lr

0801b9ce <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801b9ce:	b480      	push	{r7}
 801b9d0:	b083      	sub	sp, #12
 801b9d2:	af00      	add	r7, sp, #0
 801b9d4:	6078      	str	r0, [r7, #4]
 801b9d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 801b9d8:	683b      	ldr	r3, [r7, #0]
 801b9da:	785b      	ldrb	r3, [r3, #1]
 801b9dc:	2b01      	cmp	r3, #1
 801b9de:	d12c      	bne.n	801ba3a <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801b9e0:	683b      	ldr	r3, [r7, #0]
 801b9e2:	781b      	ldrb	r3, [r3, #0]
 801b9e4:	015a      	lsls	r2, r3, #5
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	4413      	add	r3, r2
 801b9ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801b9ee:	681b      	ldr	r3, [r3, #0]
 801b9f0:	683a      	ldr	r2, [r7, #0]
 801b9f2:	7812      	ldrb	r2, [r2, #0]
 801b9f4:	0151      	lsls	r1, r2, #5
 801b9f6:	687a      	ldr	r2, [r7, #4]
 801b9f8:	440a      	add	r2, r1
 801b9fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801b9fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801ba02:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 801ba04:	683b      	ldr	r3, [r7, #0]
 801ba06:	78db      	ldrb	r3, [r3, #3]
 801ba08:	2b03      	cmp	r3, #3
 801ba0a:	d003      	beq.n	801ba14 <USB_EPClearStall+0x46>
 801ba0c:	683b      	ldr	r3, [r7, #0]
 801ba0e:	78db      	ldrb	r3, [r3, #3]
 801ba10:	2b02      	cmp	r3, #2
 801ba12:	d13e      	bne.n	801ba92 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801ba14:	683b      	ldr	r3, [r7, #0]
 801ba16:	781b      	ldrb	r3, [r3, #0]
 801ba18:	015a      	lsls	r2, r3, #5
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	4413      	add	r3, r2
 801ba1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801ba22:	681b      	ldr	r3, [r3, #0]
 801ba24:	683a      	ldr	r2, [r7, #0]
 801ba26:	7812      	ldrb	r2, [r2, #0]
 801ba28:	0151      	lsls	r1, r2, #5
 801ba2a:	687a      	ldr	r2, [r7, #4]
 801ba2c:	440a      	add	r2, r1
 801ba2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801ba32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801ba36:	6013      	str	r3, [r2, #0]
 801ba38:	e02b      	b.n	801ba92 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801ba3a:	683b      	ldr	r3, [r7, #0]
 801ba3c:	781b      	ldrb	r3, [r3, #0]
 801ba3e:	015a      	lsls	r2, r3, #5
 801ba40:	687b      	ldr	r3, [r7, #4]
 801ba42:	4413      	add	r3, r2
 801ba44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801ba48:	681b      	ldr	r3, [r3, #0]
 801ba4a:	683a      	ldr	r2, [r7, #0]
 801ba4c:	7812      	ldrb	r2, [r2, #0]
 801ba4e:	0151      	lsls	r1, r2, #5
 801ba50:	687a      	ldr	r2, [r7, #4]
 801ba52:	440a      	add	r2, r1
 801ba54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801ba58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801ba5c:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 801ba5e:	683b      	ldr	r3, [r7, #0]
 801ba60:	78db      	ldrb	r3, [r3, #3]
 801ba62:	2b03      	cmp	r3, #3
 801ba64:	d003      	beq.n	801ba6e <USB_EPClearStall+0xa0>
 801ba66:	683b      	ldr	r3, [r7, #0]
 801ba68:	78db      	ldrb	r3, [r3, #3]
 801ba6a:	2b02      	cmp	r3, #2
 801ba6c:	d111      	bne.n	801ba92 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801ba6e:	683b      	ldr	r3, [r7, #0]
 801ba70:	781b      	ldrb	r3, [r3, #0]
 801ba72:	015a      	lsls	r2, r3, #5
 801ba74:	687b      	ldr	r3, [r7, #4]
 801ba76:	4413      	add	r3, r2
 801ba78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	683a      	ldr	r2, [r7, #0]
 801ba80:	7812      	ldrb	r2, [r2, #0]
 801ba82:	0151      	lsls	r1, r2, #5
 801ba84:	687a      	ldr	r2, [r7, #4]
 801ba86:	440a      	add	r2, r1
 801ba88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801ba8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801ba90:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 801ba92:	2300      	movs	r3, #0
}
 801ba94:	4618      	mov	r0, r3
 801ba96:	370c      	adds	r7, #12
 801ba98:	46bd      	mov	sp, r7
 801ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ba9e:	4770      	bx	lr

0801baa0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801baa0:	b480      	push	{r7}
 801baa2:	b083      	sub	sp, #12
 801baa4:	af00      	add	r7, sp, #0
 801baa6:	6078      	str	r0, [r7, #4]
 801baa8:	460b      	mov	r3, r1
 801baaa:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 801baac:	687b      	ldr	r3, [r7, #4]
 801baae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bab2:	681b      	ldr	r3, [r3, #0]
 801bab4:	687a      	ldr	r2, [r7, #4]
 801bab6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801baba:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801babe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 801bac0:	687b      	ldr	r3, [r7, #4]
 801bac2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bac6:	681a      	ldr	r2, [r3, #0]
 801bac8:	78fb      	ldrb	r3, [r7, #3]
 801baca:	011b      	lsls	r3, r3, #4
 801bacc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 801bad0:	6879      	ldr	r1, [r7, #4]
 801bad2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801bad6:	4313      	orrs	r3, r2
 801bad8:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 801bada:	2300      	movs	r3, #0
}
 801badc:	4618      	mov	r0, r3
 801bade:	370c      	adds	r7, #12
 801bae0:	46bd      	mov	sp, r7
 801bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bae6:	4770      	bx	lr

0801bae8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 801bae8:	b480      	push	{r7}
 801baea:	b085      	sub	sp, #20
 801baec:	af00      	add	r7, sp, #0
 801baee:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 801baf0:	2300      	movs	r3, #0
 801baf2:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 801baf4:	687b      	ldr	r3, [r7, #4]
 801baf6:	695b      	ldr	r3, [r3, #20]
 801baf8:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 801bafa:	687b      	ldr	r3, [r7, #4]
 801bafc:	699b      	ldr	r3, [r3, #24]
 801bafe:	68fa      	ldr	r2, [r7, #12]
 801bb00:	4013      	ands	r3, r2
 801bb02:	60fb      	str	r3, [r7, #12]
  return v;  
 801bb04:	68fb      	ldr	r3, [r7, #12]
}
 801bb06:	4618      	mov	r0, r3
 801bb08:	3714      	adds	r7, #20
 801bb0a:	46bd      	mov	sp, r7
 801bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb10:	4770      	bx	lr

0801bb12 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801bb12:	b480      	push	{r7}
 801bb14:	b085      	sub	sp, #20
 801bb16:	af00      	add	r7, sp, #0
 801bb18:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bb20:	699b      	ldr	r3, [r3, #24]
 801bb22:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 801bb24:	687b      	ldr	r3, [r7, #4]
 801bb26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bb2a:	69db      	ldr	r3, [r3, #28]
 801bb2c:	68fa      	ldr	r2, [r7, #12]
 801bb2e:	4013      	ands	r3, r2
 801bb30:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 801bb32:	68fb      	ldr	r3, [r7, #12]
 801bb34:	0c1b      	lsrs	r3, r3, #16
}
 801bb36:	4618      	mov	r0, r3
 801bb38:	3714      	adds	r7, #20
 801bb3a:	46bd      	mov	sp, r7
 801bb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb40:	4770      	bx	lr

0801bb42 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 801bb42:	b480      	push	{r7}
 801bb44:	b085      	sub	sp, #20
 801bb46:	af00      	add	r7, sp, #0
 801bb48:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 801bb4a:	687b      	ldr	r3, [r7, #4]
 801bb4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bb50:	699b      	ldr	r3, [r3, #24]
 801bb52:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 801bb54:	687b      	ldr	r3, [r7, #4]
 801bb56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bb5a:	69db      	ldr	r3, [r3, #28]
 801bb5c:	68fa      	ldr	r2, [r7, #12]
 801bb5e:	4013      	ands	r3, r2
 801bb60:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 801bb62:	68fb      	ldr	r3, [r7, #12]
 801bb64:	b29b      	uxth	r3, r3
}
 801bb66:	4618      	mov	r0, r3
 801bb68:	3714      	adds	r7, #20
 801bb6a:	46bd      	mov	sp, r7
 801bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb70:	4770      	bx	lr

0801bb72 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 801bb72:	b480      	push	{r7}
 801bb74:	b085      	sub	sp, #20
 801bb76:	af00      	add	r7, sp, #0
 801bb78:	6078      	str	r0, [r7, #4]
 801bb7a:	460b      	mov	r3, r1
 801bb7c:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 801bb7e:	78fb      	ldrb	r3, [r7, #3]
 801bb80:	015a      	lsls	r2, r3, #5
 801bb82:	687b      	ldr	r3, [r7, #4]
 801bb84:	4413      	add	r3, r2
 801bb86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bb8a:	689b      	ldr	r3, [r3, #8]
 801bb8c:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 801bb8e:	687b      	ldr	r3, [r7, #4]
 801bb90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bb94:	695b      	ldr	r3, [r3, #20]
 801bb96:	68fa      	ldr	r2, [r7, #12]
 801bb98:	4013      	ands	r3, r2
 801bb9a:	60fb      	str	r3, [r7, #12]
  return v;
 801bb9c:	68fb      	ldr	r3, [r7, #12]
}
 801bb9e:	4618      	mov	r0, r3
 801bba0:	3714      	adds	r7, #20
 801bba2:	46bd      	mov	sp, r7
 801bba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bba8:	4770      	bx	lr

0801bbaa <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 801bbaa:	b480      	push	{r7}
 801bbac:	b087      	sub	sp, #28
 801bbae:	af00      	add	r7, sp, #0
 801bbb0:	6078      	str	r0, [r7, #4]
 801bbb2:	460b      	mov	r3, r1
 801bbb4:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 801bbb6:	687b      	ldr	r3, [r7, #4]
 801bbb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bbbc:	691b      	ldr	r3, [r3, #16]
 801bbbe:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801bbc0:	687b      	ldr	r3, [r7, #4]
 801bbc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bbc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801bbc8:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 801bbca:	78fb      	ldrb	r3, [r7, #3]
 801bbcc:	693a      	ldr	r2, [r7, #16]
 801bbce:	fa22 f303 	lsr.w	r3, r2, r3
 801bbd2:	01db      	lsls	r3, r3, #7
 801bbd4:	b2db      	uxtb	r3, r3
 801bbd6:	697a      	ldr	r2, [r7, #20]
 801bbd8:	4313      	orrs	r3, r2
 801bbda:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 801bbdc:	78fb      	ldrb	r3, [r7, #3]
 801bbde:	015a      	lsls	r2, r3, #5
 801bbe0:	687b      	ldr	r3, [r7, #4]
 801bbe2:	4413      	add	r3, r2
 801bbe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801bbe8:	689b      	ldr	r3, [r3, #8]
 801bbea:	697a      	ldr	r2, [r7, #20]
 801bbec:	4013      	ands	r3, r2
 801bbee:	60fb      	str	r3, [r7, #12]
  return v;
 801bbf0:	68fb      	ldr	r3, [r7, #12]
}
 801bbf2:	4618      	mov	r0, r3
 801bbf4:	371c      	adds	r7, #28
 801bbf6:	46bd      	mov	sp, r7
 801bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bbfc:	4770      	bx	lr

0801bbfe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 801bbfe:	b480      	push	{r7}
 801bc00:	b083      	sub	sp, #12
 801bc02:	af00      	add	r7, sp, #0
 801bc04:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 801bc06:	687b      	ldr	r3, [r7, #4]
 801bc08:	695b      	ldr	r3, [r3, #20]
 801bc0a:	f003 0301 	and.w	r3, r3, #1
}
 801bc0e:	4618      	mov	r0, r3
 801bc10:	370c      	adds	r7, #12
 801bc12:	46bd      	mov	sp, r7
 801bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc18:	4770      	bx	lr

0801bc1a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 801bc1a:	b480      	push	{r7}
 801bc1c:	b083      	sub	sp, #12
 801bc1e:	af00      	add	r7, sp, #0
 801bc20:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801bc22:	687b      	ldr	r3, [r7, #4]
 801bc24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801bc28:	681b      	ldr	r3, [r3, #0]
 801bc2a:	687a      	ldr	r2, [r7, #4]
 801bc2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801bc30:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801bc34:	f023 0307 	bic.w	r3, r3, #7
 801bc38:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 801bc3a:	687b      	ldr	r3, [r7, #4]
 801bc3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bc40:	689b      	ldr	r3, [r3, #8]
 801bc42:	f003 0306 	and.w	r3, r3, #6
 801bc46:	2b04      	cmp	r3, #4
 801bc48:	d109      	bne.n	801bc5e <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 801bc4a:	687b      	ldr	r3, [r7, #4]
 801bc4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801bc50:	681b      	ldr	r3, [r3, #0]
 801bc52:	687a      	ldr	r2, [r7, #4]
 801bc54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801bc58:	f043 0303 	orr.w	r3, r3, #3
 801bc5c:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801bc5e:	687b      	ldr	r3, [r7, #4]
 801bc60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801bc64:	685b      	ldr	r3, [r3, #4]
 801bc66:	687a      	ldr	r2, [r7, #4]
 801bc68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801bc6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801bc70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801bc72:	2300      	movs	r3, #0
}
 801bc74:	4618      	mov	r0, r3
 801bc76:	370c      	adds	r7, #12
 801bc78:	46bd      	mov	sp, r7
 801bc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc7e:	4770      	bx	lr

0801bc80 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 801bc80:	b480      	push	{r7}
 801bc82:	b085      	sub	sp, #20
 801bc84:	af00      	add	r7, sp, #0
 801bc86:	60f8      	str	r0, [r7, #12]
 801bc88:	460b      	mov	r3, r1
 801bc8a:	607a      	str	r2, [r7, #4]
 801bc8c:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801bc8e:	68fb      	ldr	r3, [r7, #12]
 801bc90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bc94:	461a      	mov	r2, r3
 801bc96:	2300      	movs	r3, #0
 801bc98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 801bc9a:	68fb      	ldr	r3, [r7, #12]
 801bc9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bca0:	691b      	ldr	r3, [r3, #16]
 801bca2:	68fa      	ldr	r2, [r7, #12]
 801bca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801bca8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801bcac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801bcae:	68fb      	ldr	r3, [r7, #12]
 801bcb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bcb4:	691b      	ldr	r3, [r3, #16]
 801bcb6:	68fa      	ldr	r2, [r7, #12]
 801bcb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801bcbc:	f043 0318 	orr.w	r3, r3, #24
 801bcc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 801bcc2:	68fb      	ldr	r3, [r7, #12]
 801bcc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bcc8:	691b      	ldr	r3, [r3, #16]
 801bcca:	68fa      	ldr	r2, [r7, #12]
 801bccc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801bcd0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801bcd4:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 801bcd6:	7afb      	ldrb	r3, [r7, #11]
 801bcd8:	2b01      	cmp	r3, #1
 801bcda:	d10c      	bne.n	801bcf6 <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801bcdc:	68fb      	ldr	r3, [r7, #12]
 801bcde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bce2:	461a      	mov	r2, r3
 801bce4:	687b      	ldr	r3, [r7, #4]
 801bce6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 801bce8:	68fb      	ldr	r3, [r7, #12]
 801bcea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801bcee:	461a      	mov	r2, r3
 801bcf0:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 801bcf4:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 801bcf6:	2300      	movs	r3, #0
}
 801bcf8:	4618      	mov	r0, r3
 801bcfa:	3714      	adds	r7, #20
 801bcfc:	46bd      	mov	sp, r7
 801bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd02:	4770      	bx	lr

0801bd04 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 801bd04:	b580      	push	{r7, lr}
 801bd06:	b08c      	sub	sp, #48	; 0x30
 801bd08:	af00      	add	r7, sp, #0
 801bd0a:	603b      	str	r3, [r7, #0]
 801bd0c:	4603      	mov	r3, r0
 801bd0e:	71fb      	strb	r3, [r7, #7]
 801bd10:	460b      	mov	r3, r1
 801bd12:	71bb      	strb	r3, [r7, #6]
 801bd14:	4613      	mov	r3, r2
 801bd16:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 801bd18:	79fb      	ldrb	r3, [r7, #7]
 801bd1a:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 801bd1c:	79bb      	ldrb	r3, [r7, #6]
 801bd1e:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 801bd20:	797b      	ldrb	r3, [r7, #5]
 801bd22:	75bb      	strb	r3, [r7, #22]
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 801bd24:	f107 030c 	add.w	r3, r7, #12
 801bd28:	2207      	movs	r2, #7
 801bd2a:	2100      	movs	r1, #0
 801bd2c:	4618      	mov	r0, r3
 801bd2e:	f001 f9b9 	bl	801d0a4 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801bd32:	f107 0318 	add.w	r3, r7, #24
 801bd36:	2218      	movs	r2, #24
 801bd38:	2100      	movs	r1, #0
 801bd3a:	4618      	mov	r0, r3
 801bd3c:	f001 f9b2 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801bd40:	233f      	movs	r3, #63	; 0x3f
 801bd42:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 801bd44:	238a      	movs	r3, #138	; 0x8a
 801bd46:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 801bd48:	f107 0314 	add.w	r3, r7, #20
 801bd4c:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 801bd4e:	2303      	movs	r3, #3
 801bd50:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 801bd52:	f107 030c 	add.w	r3, r7, #12
 801bd56:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 801bd58:	2307      	movs	r3, #7
 801bd5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 801bd5c:	f107 0318 	add.w	r3, r7, #24
 801bd60:	2100      	movs	r1, #0
 801bd62:	4618      	mov	r0, r3
 801bd64:	f000 fe1e 	bl	801c9a4 <hci_send_req>
 801bd68:	4603      	mov	r3, r0
 801bd6a:	2b00      	cmp	r3, #0
 801bd6c:	da01      	bge.n	801bd72 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 801bd6e:	23ff      	movs	r3, #255	; 0xff
 801bd70:	e014      	b.n	801bd9c <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 801bd72:	7b3b      	ldrb	r3, [r7, #12]
 801bd74:	2b00      	cmp	r3, #0
 801bd76:	d001      	beq.n	801bd7c <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 801bd78:	7b3b      	ldrb	r3, [r7, #12]
 801bd7a:	e00f      	b.n	801bd9c <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 801bd7c:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 801bd80:	b29a      	uxth	r2, r3
 801bd82:	683b      	ldr	r3, [r7, #0]
 801bd84:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 801bd86:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 801bd8a:	b29a      	uxth	r2, r3
 801bd8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bd8e:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 801bd90:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 801bd94:	b29a      	uxth	r2, r3
 801bd96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd98:	801a      	strh	r2, [r3, #0]
  
  return 0;
 801bd9a:	2300      	movs	r3, #0
}
 801bd9c:	4618      	mov	r0, r3
 801bd9e:	3730      	adds	r7, #48	; 0x30
 801bda0:	46bd      	mov	sp, r7
 801bda2:	bd80      	pop	{r7, pc}

0801bda4 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 801bda4:	b590      	push	{r4, r7, lr}
 801bda6:	b095      	sub	sp, #84	; 0x54
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	4604      	mov	r4, r0
 801bdac:	4608      	mov	r0, r1
 801bdae:	4611      	mov	r1, r2
 801bdb0:	461a      	mov	r2, r3
 801bdb2:	4623      	mov	r3, r4
 801bdb4:	71fb      	strb	r3, [r7, #7]
 801bdb6:	4603      	mov	r3, r0
 801bdb8:	80bb      	strh	r3, [r7, #4]
 801bdba:	460b      	mov	r3, r1
 801bdbc:	807b      	strh	r3, [r7, #2]
 801bdbe:	4613      	mov	r3, r2
 801bdc0:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 801bdc2:	2300      	movs	r3, #0
 801bdc4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 801bdc8:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 801bdcc:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 801bdd0:	4413      	add	r3, r2
 801bdd2:	330e      	adds	r3, #14
 801bdd4:	2b28      	cmp	r3, #40	; 0x28
 801bdd6:	d901      	bls.n	801bddc <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 801bdd8:	2342      	movs	r3, #66	; 0x42
 801bdda:	e0da      	b.n	801bf92 <aci_gap_set_discoverable+0x1ee>

  buffer[indx] = AdvType;
 801bddc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bde0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801bde4:	4413      	add	r3, r2
 801bde6:	79fa      	ldrb	r2, [r7, #7]
 801bde8:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801bdec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bdf0:	3301      	adds	r3, #1
 801bdf2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 801bdf6:	88bb      	ldrh	r3, [r7, #4]
 801bdf8:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 801bdfa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bdfe:	f107 0208 	add.w	r2, r7, #8
 801be02:	4413      	add	r3, r2
 801be04:	1d39      	adds	r1, r7, #4
 801be06:	2202      	movs	r2, #2
 801be08:	4618      	mov	r0, r3
 801be0a:	f001 f93b 	bl	801d084 <Osal_MemCpy>
  indx +=  2;
 801be0e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be12:	3302      	adds	r3, #2
 801be14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 801be18:	887b      	ldrh	r3, [r7, #2]
 801be1a:	807b      	strh	r3, [r7, #2]
  Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 801be1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be20:	f107 0208 	add.w	r2, r7, #8
 801be24:	4413      	add	r3, r2
 801be26:	1cb9      	adds	r1, r7, #2
 801be28:	2202      	movs	r2, #2
 801be2a:	4618      	mov	r0, r3
 801be2c:	f001 f92a 	bl	801d084 <Osal_MemCpy>
  indx +=  2;
 801be30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be34:	3302      	adds	r3, #2
 801be36:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 801be3a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be3e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801be42:	4413      	add	r3, r2
 801be44:	79ba      	ldrb	r2, [r7, #6]
 801be46:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801be4a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be4e:	3301      	adds	r3, #1
 801be50:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 801be54:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be58:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801be5c:	4413      	add	r3, r2
 801be5e:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 801be62:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801be66:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be6a:	3301      	adds	r3, #1
 801be6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 801be70:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be74:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801be78:	4413      	add	r3, r2
 801be7a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 801be7e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801be82:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be86:	3301      	adds	r3, #1
 801be88:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 801be8c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801be90:	f107 0208 	add.w	r2, r7, #8
 801be94:	4413      	add	r3, r2
 801be96:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 801be9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801be9c:	4618      	mov	r0, r3
 801be9e:	f001 f8f1 	bl	801d084 <Osal_MemCpy>
  indx +=  LocalNameLen;
 801bea2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 801bea6:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 801beaa:	4413      	add	r3, r2
 801beac:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 801beb0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801beb4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801beb8:	4413      	add	r3, r2
 801beba:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 801bebe:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 801bec2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bec6:	3301      	adds	r3, #1
 801bec8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 801becc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bed0:	f107 0208 	add.w	r2, r7, #8
 801bed4:	4413      	add	r3, r2
 801bed6:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 801beda:	6f39      	ldr	r1, [r7, #112]	; 0x70
 801bedc:	4618      	mov	r0, r3
 801bede:	f001 f8d1 	bl	801d084 <Osal_MemCpy>
  indx +=  ServiceUUIDLen;  
 801bee2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 801bee6:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 801beea:	4413      	add	r3, r2
 801beec:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 801bef0:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 801bef4:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 801bef8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801befc:	f107 0208 	add.w	r2, r7, #8
 801bf00:	4413      	add	r3, r2
 801bf02:	f107 0174 	add.w	r1, r7, #116	; 0x74
 801bf06:	2202      	movs	r2, #2
 801bf08:	4618      	mov	r0, r3
 801bf0a:	f001 f8bb 	bl	801d084 <Osal_MemCpy>
  indx +=  2;
 801bf0e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bf12:	3302      	adds	r3, #2
 801bf14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 801bf18:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 801bf1c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 801bf20:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bf24:	f107 0208 	add.w	r2, r7, #8
 801bf28:	4413      	add	r3, r2
 801bf2a:	f107 0178 	add.w	r1, r7, #120	; 0x78
 801bf2e:	2202      	movs	r2, #2
 801bf30:	4618      	mov	r0, r3
 801bf32:	f001 f8a7 	bl	801d084 <Osal_MemCpy>
  indx +=  2;    
 801bf36:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bf3a:	3302      	adds	r3, #2
 801bf3c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  Osal_MemSet(&rq, 0, sizeof(rq));
 801bf40:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801bf44:	2218      	movs	r2, #24
 801bf46:	2100      	movs	r1, #0
 801bf48:	4618      	mov	r0, r3
 801bf4a:	f001 f8ab 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801bf4e:	233f      	movs	r3, #63	; 0x3f
 801bf50:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 801bf52:	2383      	movs	r3, #131	; 0x83
 801bf54:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 801bf56:	f107 0308 	add.w	r3, r7, #8
 801bf5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 801bf5c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801bf60:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 801bf62:	f107 0333 	add.w	r3, r7, #51	; 0x33
 801bf66:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 801bf68:	2301      	movs	r3, #1
 801bf6a:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 801bf6c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801bf70:	2100      	movs	r1, #0
 801bf72:	4618      	mov	r0, r3
 801bf74:	f000 fd16 	bl	801c9a4 <hci_send_req>
 801bf78:	4603      	mov	r3, r0
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	da01      	bge.n	801bf82 <aci_gap_set_discoverable+0x1de>
    return BLE_STATUS_TIMEOUT;
 801bf7e:	23ff      	movs	r3, #255	; 0xff
 801bf80:	e007      	b.n	801bf92 <aci_gap_set_discoverable+0x1ee>

  if (status) {
 801bf82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801bf86:	2b00      	cmp	r3, #0
 801bf88:	d002      	beq.n	801bf90 <aci_gap_set_discoverable+0x1ec>
    return status;
 801bf8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801bf8e:	e000      	b.n	801bf92 <aci_gap_set_discoverable+0x1ee>
  }

  return 0;
 801bf90:	2300      	movs	r3, #0
}
 801bf92:	4618      	mov	r0, r3
 801bf94:	3754      	adds	r7, #84	; 0x54
 801bf96:	46bd      	mov	sp, r7
 801bf98:	bd90      	pop	{r4, r7, pc}

0801bf9a <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 801bf9a:	b580      	push	{r7, lr}
 801bf9c:	b090      	sub	sp, #64	; 0x40
 801bf9e:	af00      	add	r7, sp, #0
 801bfa0:	603a      	str	r2, [r7, #0]
 801bfa2:	461a      	mov	r2, r3
 801bfa4:	4603      	mov	r3, r0
 801bfa6:	71fb      	strb	r3, [r7, #7]
 801bfa8:	460b      	mov	r3, r1
 801bfaa:	71bb      	strb	r3, [r7, #6]
 801bfac:	4613      	mov	r3, r2
 801bfae:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 801bfb0:	79fb      	ldrb	r3, [r7, #7]
 801bfb2:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 801bfb4:	79bb      	ldrb	r3, [r7, #6]
 801bfb6:	737b      	strb	r3, [r7, #13]
  Osal_MemCpy(cp.oob_data, oob_data, 16);
 801bfb8:	f107 030c 	add.w	r3, r7, #12
 801bfbc:	3302      	adds	r3, #2
 801bfbe:	2210      	movs	r2, #16
 801bfc0:	6839      	ldr	r1, [r7, #0]
 801bfc2:	4618      	mov	r0, r3
 801bfc4:	f001 f85e 	bl	801d084 <Osal_MemCpy>
  cp.min_encryption_key_size = min_encryption_key_size;
 801bfc8:	797b      	ldrb	r3, [r7, #5]
 801bfca:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 801bfcc:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 801bfd0:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 801bfd2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801bfd6:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 801bfda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801bfdc:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
  cp.bonding_mode = bonding_mode;
 801bfe0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bfe4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  Osal_MemSet(&rq, 0, sizeof(rq));
 801bfe8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801bfec:	2218      	movs	r2, #24
 801bfee:	2100      	movs	r1, #0
 801bff0:	4618      	mov	r0, r3
 801bff2:	f001 f857 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801bff6:	233f      	movs	r3, #63	; 0x3f
 801bff8:	853b      	strh	r3, [r7, #40]	; 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 801bffa:	2386      	movs	r3, #134	; 0x86
 801bffc:	857b      	strh	r3, [r7, #42]	; 0x2a
  rq.cparam = &cp;
 801bffe:	f107 030c 	add.w	r3, r7, #12
 801c002:	633b      	str	r3, [r7, #48]	; 0x30
  rq.clen = sizeof(cp);
 801c004:	231a      	movs	r3, #26
 801c006:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rparam = &status;
 801c008:	f107 030b 	add.w	r3, r7, #11
 801c00c:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rlen = 1;
 801c00e:	2301      	movs	r3, #1
 801c010:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 801c012:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801c016:	2100      	movs	r1, #0
 801c018:	4618      	mov	r0, r3
 801c01a:	f000 fcc3 	bl	801c9a4 <hci_send_req>
 801c01e:	4603      	mov	r3, r0
 801c020:	2b00      	cmp	r3, #0
 801c022:	da01      	bge.n	801c028 <aci_gap_set_auth_requirement+0x8e>
    return BLE_STATUS_TIMEOUT;
 801c024:	23ff      	movs	r3, #255	; 0xff
 801c026:	e005      	b.n	801c034 <aci_gap_set_auth_requirement+0x9a>

  if (status) {
 801c028:	7afb      	ldrb	r3, [r7, #11]
 801c02a:	2b00      	cmp	r3, #0
 801c02c:	d001      	beq.n	801c032 <aci_gap_set_auth_requirement+0x98>
    return status;
 801c02e:	7afb      	ldrb	r3, [r7, #11]
 801c030:	e000      	b.n	801c034 <aci_gap_set_auth_requirement+0x9a>
  }
    
  return 0;
 801c032:	2300      	movs	r3, #0
}
 801c034:	4618      	mov	r0, r3
 801c036:	3740      	adds	r7, #64	; 0x40
 801c038:	46bd      	mov	sp, r7
 801c03a:	bd80      	pop	{r7, pc}

0801c03c <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 801c03c:	b580      	push	{r7, lr}
 801c03e:	b092      	sub	sp, #72	; 0x48
 801c040:	af00      	add	r7, sp, #0
 801c042:	4603      	mov	r3, r0
 801c044:	6039      	str	r1, [r7, #0]
 801c046:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 801c048:	2300      	movs	r3, #0
 801c04a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 801c04e:	79fb      	ldrb	r3, [r7, #7]
 801c050:	2b1f      	cmp	r3, #31
 801c052:	d901      	bls.n	801c058 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 801c054:	2342      	movs	r3, #66	; 0x42
 801c056:	e03f      	b.n	801c0d8 <aci_gap_update_adv_data+0x9c>

  buffer[indx] = AdvLen;
 801c058:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c05c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c060:	4413      	add	r3, r2
 801c062:	79fa      	ldrb	r2, [r7, #7]
 801c064:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 801c068:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c06c:	3301      	adds	r3, #1
 801c06e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  Osal_MemCpy(buffer + indx, AdvData, AdvLen);
 801c072:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c076:	f107 0208 	add.w	r2, r7, #8
 801c07a:	4413      	add	r3, r2
 801c07c:	79fa      	ldrb	r2, [r7, #7]
 801c07e:	6839      	ldr	r1, [r7, #0]
 801c080:	4618      	mov	r0, r3
 801c082:	f000 ffff 	bl	801d084 <Osal_MemCpy>
  indx +=  AdvLen;
 801c086:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 801c08a:	79fb      	ldrb	r3, [r7, #7]
 801c08c:	4413      	add	r3, r2
 801c08e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  Osal_MemSet(&rq, 0, sizeof(rq));
 801c092:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c096:	2218      	movs	r2, #24
 801c098:	2100      	movs	r1, #0
 801c09a:	4618      	mov	r0, r3
 801c09c:	f001 f802 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c0a0:	233f      	movs	r3, #63	; 0x3f
 801c0a2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 801c0a4:	238e      	movs	r3, #142	; 0x8e
 801c0a6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 801c0a8:	f107 0308 	add.w	r3, r7, #8
 801c0ac:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 801c0ae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c0b2:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &status;
 801c0b4:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 801c0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = 1;
 801c0ba:	2301      	movs	r3, #1
 801c0bc:	643b      	str	r3, [r7, #64]	; 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 801c0be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c0c2:	2100      	movs	r1, #0
 801c0c4:	4618      	mov	r0, r3
 801c0c6:	f000 fc6d 	bl	801c9a4 <hci_send_req>
 801c0ca:	4603      	mov	r3, r0
 801c0cc:	2b00      	cmp	r3, #0
 801c0ce:	da01      	bge.n	801c0d4 <aci_gap_update_adv_data+0x98>
    return BLE_STATUS_TIMEOUT;
 801c0d0:	23ff      	movs	r3, #255	; 0xff
 801c0d2:	e001      	b.n	801c0d8 <aci_gap_update_adv_data+0x9c>
    
  return status;
 801c0d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 801c0d8:	4618      	mov	r0, r3
 801c0da:	3748      	adds	r7, #72	; 0x48
 801c0dc:	46bd      	mov	sp, r7
 801c0de:	bd80      	pop	{r7, pc}

0801c0e0 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 801c0e0:	b580      	push	{r7, lr}
 801c0e2:	b088      	sub	sp, #32
 801c0e4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c0e6:	f107 0308 	add.w	r3, r7, #8
 801c0ea:	2218      	movs	r2, #24
 801c0ec:	2100      	movs	r1, #0
 801c0ee:	4618      	mov	r0, r3
 801c0f0:	f000 ffd8 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c0f4:	233f      	movs	r3, #63	; 0x3f
 801c0f6:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 801c0f8:	f240 1301 	movw	r3, #257	; 0x101
 801c0fc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801c0fe:	1dfb      	adds	r3, r7, #7
 801c100:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801c102:	2301      	movs	r3, #1
 801c104:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 801c106:	f107 0308 	add.w	r3, r7, #8
 801c10a:	2100      	movs	r1, #0
 801c10c:	4618      	mov	r0, r3
 801c10e:	f000 fc49 	bl	801c9a4 <hci_send_req>
 801c112:	4603      	mov	r3, r0
 801c114:	2b00      	cmp	r3, #0
 801c116:	da01      	bge.n	801c11c <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 801c118:	23ff      	movs	r3, #255	; 0xff
 801c11a:	e000      	b.n	801c11e <aci_gatt_init+0x3e>

  return status;
 801c11c:	79fb      	ldrb	r3, [r7, #7]
}
 801c11e:	4618      	mov	r0, r3
 801c120:	3720      	adds	r7, #32
 801c122:	46bd      	mov	sp, r7
 801c124:	bd80      	pop	{r7, pc}

0801c126 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 801c126:	b580      	push	{r7, lr}
 801c128:	b090      	sub	sp, #64	; 0x40
 801c12a:	af00      	add	r7, sp, #0
 801c12c:	6039      	str	r1, [r7, #0]
 801c12e:	4611      	mov	r1, r2
 801c130:	461a      	mov	r2, r3
 801c132:	4603      	mov	r3, r0
 801c134:	71fb      	strb	r3, [r7, #7]
 801c136:	460b      	mov	r3, r1
 801c138:	71bb      	strb	r3, [r7, #6]
 801c13a:	4613      	mov	r3, r2
 801c13c:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 801c13e:	2300      	movs	r3, #0
 801c140:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 801c144:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c148:	f107 0240 	add.w	r2, r7, #64	; 0x40
 801c14c:	4413      	add	r3, r2
 801c14e:	79fa      	ldrb	r2, [r7, #7]
 801c150:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 801c154:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c158:	3301      	adds	r3, #1
 801c15a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 801c15e:	79fb      	ldrb	r3, [r7, #7]
 801c160:	2b01      	cmp	r3, #1
 801c162:	d103      	bne.n	801c16c <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 801c164:	2302      	movs	r3, #2
 801c166:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801c16a:	e002      	b.n	801c172 <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 801c16c:	2310      	movs	r3, #16
 801c16e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 801c172:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c176:	f107 020c 	add.w	r2, r7, #12
 801c17a:	4413      	add	r3, r2
 801c17c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801c180:	6839      	ldr	r1, [r7, #0]
 801c182:	4618      	mov	r0, r3
 801c184:	f000 ff7e 	bl	801d084 <Osal_MemCpy>
  indx +=  uuid_len;
 801c188:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 801c18c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c190:	4413      	add	r3, r2
 801c192:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 801c196:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c19a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 801c19e:	4413      	add	r3, r2
 801c1a0:	79ba      	ldrb	r2, [r7, #6]
 801c1a2:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 801c1a6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c1aa:	3301      	adds	r3, #1
 801c1ac:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 801c1b0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c1b4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 801c1b8:	4413      	add	r3, r2
 801c1ba:	797a      	ldrb	r2, [r7, #5]
 801c1bc:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 801c1c0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c1c4:	3301      	adds	r3, #1
 801c1c6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 801c1ca:	f107 0320 	add.w	r3, r7, #32
 801c1ce:	2203      	movs	r2, #3
 801c1d0:	2100      	movs	r1, #0
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	f000 ff66 	bl	801d0a4 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c1d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801c1dc:	2218      	movs	r2, #24
 801c1de:	2100      	movs	r1, #0
 801c1e0:	4618      	mov	r0, r3
 801c1e2:	f000 ff5f 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c1e6:	233f      	movs	r3, #63	; 0x3f
 801c1e8:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 801c1ea:	f44f 7381 	mov.w	r3, #258	; 0x102
 801c1ee:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 801c1f0:	f107 030c 	add.w	r3, r7, #12
 801c1f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 801c1f6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 801c1fa:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 801c1fc:	f107 0320 	add.w	r3, r7, #32
 801c200:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 801c202:	2303      	movs	r3, #3
 801c204:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 801c206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801c20a:	2100      	movs	r1, #0
 801c20c:	4618      	mov	r0, r3
 801c20e:	f000 fbc9 	bl	801c9a4 <hci_send_req>
 801c212:	4603      	mov	r3, r0
 801c214:	2b00      	cmp	r3, #0
 801c216:	da01      	bge.n	801c21c <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 801c218:	23ff      	movs	r3, #255	; 0xff
 801c21a:	e00c      	b.n	801c236 <aci_gatt_add_serv+0x110>

  if (resp.status) {
 801c21c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c220:	2b00      	cmp	r3, #0
 801c222:	d002      	beq.n	801c22a <aci_gatt_add_serv+0x104>
    return resp.status;
 801c224:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c228:	e005      	b.n	801c236 <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 801c22a:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 801c22e:	b29a      	uxth	r2, r3
 801c230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801c232:	801a      	strh	r2, [r3, #0]

  return 0;
 801c234:	2300      	movs	r3, #0
}
 801c236:	4618      	mov	r0, r3
 801c238:	3740      	adds	r7, #64	; 0x40
 801c23a:	46bd      	mov	sp, r7
 801c23c:	bd80      	pop	{r7, pc}

0801c23e <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 801c23e:	b580      	push	{r7, lr}
 801c240:	b092      	sub	sp, #72	; 0x48
 801c242:	af00      	add	r7, sp, #0
 801c244:	603a      	str	r2, [r7, #0]
 801c246:	461a      	mov	r2, r3
 801c248:	4603      	mov	r3, r0
 801c24a:	80fb      	strh	r3, [r7, #6]
 801c24c:	460b      	mov	r3, r1
 801c24e:	717b      	strb	r3, [r7, #5]
 801c250:	4613      	mov	r3, r2
 801c252:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 801c254:	2300      	movs	r3, #0
 801c256:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 801c25a:	88fb      	ldrh	r3, [r7, #6]
 801c25c:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 801c25e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c262:	f107 020c 	add.w	r2, r7, #12
 801c266:	4413      	add	r3, r2
 801c268:	1db9      	adds	r1, r7, #6
 801c26a:	2202      	movs	r2, #2
 801c26c:	4618      	mov	r0, r3
 801c26e:	f000 ff09 	bl	801d084 <Osal_MemCpy>
  indx += 2;
 801c272:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c276:	3302      	adds	r3, #2
 801c278:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 801c27c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c280:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c284:	4413      	add	r3, r2
 801c286:	797a      	ldrb	r2, [r7, #5]
 801c288:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c28c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c290:	3301      	adds	r3, #1
 801c292:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 801c296:	797b      	ldrb	r3, [r7, #5]
 801c298:	2b01      	cmp	r3, #1
 801c29a:	d103      	bne.n	801c2a4 <aci_gatt_add_char+0x66>
    uuid_len = 2;
 801c29c:	2302      	movs	r3, #2
 801c29e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801c2a2:	e002      	b.n	801c2aa <aci_gatt_add_char+0x6c>
  }
  else {
    uuid_len = 16;
 801c2a4:	2310      	movs	r3, #16
 801c2a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 801c2aa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c2ae:	f107 020c 	add.w	r2, r7, #12
 801c2b2:	4413      	add	r3, r2
 801c2b4:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 801c2b8:	6839      	ldr	r1, [r7, #0]
 801c2ba:	4618      	mov	r0, r3
 801c2bc:	f000 fee2 	bl	801d084 <Osal_MemCpy>
  indx +=  uuid_len;
 801c2c0:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801c2c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801c2c8:	4413      	add	r3, r2
 801c2ca:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 801c2ce:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c2d2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c2d6:	4413      	add	r3, r2
 801c2d8:	793a      	ldrb	r2, [r7, #4]
 801c2da:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c2de:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c2e2:	3301      	adds	r3, #1
 801c2e4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 801c2e8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c2ec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c2f0:	4413      	add	r3, r2
 801c2f2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801c2f6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c2fa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c2fe:	3301      	adds	r3, #1
 801c300:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 801c304:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c308:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c30c:	4413      	add	r3, r2
 801c30e:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 801c312:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c316:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c31a:	3301      	adds	r3, #1
 801c31c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 801c320:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c324:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c328:	4413      	add	r3, r2
 801c32a:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 801c32e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c332:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c336:	3301      	adds	r3, #1
 801c338:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 801c33c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c340:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c344:	4413      	add	r3, r2
 801c346:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 801c34a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c34e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c352:	3301      	adds	r3, #1
 801c354:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 801c358:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c35c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801c360:	4413      	add	r3, r2
 801c362:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 801c366:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801c36a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c36e:	3301      	adds	r3, #1
 801c370:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 801c374:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801c378:	2203      	movs	r2, #3
 801c37a:	2100      	movs	r1, #0
 801c37c:	4618      	mov	r0, r3
 801c37e:	f000 fe91 	bl	801d0a4 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c382:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c386:	2218      	movs	r2, #24
 801c388:	2100      	movs	r1, #0
 801c38a:	4618      	mov	r0, r3
 801c38c:	f000 fe8a 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c390:	233f      	movs	r3, #63	; 0x3f
 801c392:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 801c394:	f44f 7382 	mov.w	r3, #260	; 0x104
 801c398:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 801c39a:	f107 030c 	add.w	r3, r7, #12
 801c39e:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 801c3a0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801c3a4:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 801c3a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801c3aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 801c3ac:	2303      	movs	r3, #3
 801c3ae:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 801c3b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c3b4:	2100      	movs	r1, #0
 801c3b6:	4618      	mov	r0, r3
 801c3b8:	f000 faf4 	bl	801c9a4 <hci_send_req>
 801c3bc:	4603      	mov	r3, r0
 801c3be:	2b00      	cmp	r3, #0
 801c3c0:	da01      	bge.n	801c3c6 <aci_gatt_add_char+0x188>
    return BLE_STATUS_TIMEOUT;
 801c3c2:	23ff      	movs	r3, #255	; 0xff
 801c3c4:	e00c      	b.n	801c3e0 <aci_gatt_add_char+0x1a2>

  if (resp.status) {
 801c3c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c3ca:	2b00      	cmp	r3, #0
 801c3cc:	d002      	beq.n	801c3d4 <aci_gatt_add_char+0x196>
    return resp.status;
 801c3ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c3d2:	e005      	b.n	801c3e0 <aci_gatt_add_char+0x1a2>
  }
    
  *charHandle = btohs(resp.handle);
 801c3d4:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 801c3d8:	b29a      	uxth	r2, r3
 801c3da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801c3dc:	801a      	strh	r2, [r3, #0]

  return 0;
 801c3de:	2300      	movs	r3, #0
}
 801c3e0:	4618      	mov	r0, r3
 801c3e2:	3748      	adds	r7, #72	; 0x48
 801c3e4:	46bd      	mov	sp, r7
 801c3e6:	bd80      	pop	{r7, pc}

0801c3e8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 801c3e8:	b590      	push	{r4, r7, lr}
 801c3ea:	b0ab      	sub	sp, #172	; 0xac
 801c3ec:	af00      	add	r7, sp, #0
 801c3ee:	4604      	mov	r4, r0
 801c3f0:	4608      	mov	r0, r1
 801c3f2:	4611      	mov	r1, r2
 801c3f4:	461a      	mov	r2, r3
 801c3f6:	4623      	mov	r3, r4
 801c3f8:	80fb      	strh	r3, [r7, #6]
 801c3fa:	4603      	mov	r3, r0
 801c3fc:	80bb      	strh	r3, [r7, #4]
 801c3fe:	460b      	mov	r3, r1
 801c400:	70fb      	strb	r3, [r7, #3]
 801c402:	4613      	mov	r3, r2
 801c404:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 801c406:	2300      	movs	r3, #0
 801c408:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 801c40c:	78bb      	ldrb	r3, [r7, #2]
 801c40e:	2b7a      	cmp	r3, #122	; 0x7a
 801c410:	d901      	bls.n	801c416 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 801c412:	2342      	movs	r3, #66	; 0x42
 801c414:	e07c      	b.n	801c510 <aci_gatt_update_char_value+0x128>

  servHandle = htobs(servHandle);
 801c416:	88fb      	ldrh	r3, [r7, #6]
 801c418:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 801c41a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c41e:	f107 0208 	add.w	r2, r7, #8
 801c422:	4413      	add	r3, r2
 801c424:	1db9      	adds	r1, r7, #6
 801c426:	2202      	movs	r2, #2
 801c428:	4618      	mov	r0, r3
 801c42a:	f000 fe2b 	bl	801d084 <Osal_MemCpy>
  indx += 2;
 801c42e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c432:	3302      	adds	r3, #2
 801c434:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 801c438:	88bb      	ldrh	r3, [r7, #4]
 801c43a:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 801c43c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c440:	f107 0208 	add.w	r2, r7, #8
 801c444:	4413      	add	r3, r2
 801c446:	1d39      	adds	r1, r7, #4
 801c448:	2202      	movs	r2, #2
 801c44a:	4618      	mov	r0, r3
 801c44c:	f000 fe1a 	bl	801d084 <Osal_MemCpy>
  indx += 2;
 801c450:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c454:	3302      	adds	r3, #2
 801c456:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 801c45a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c45e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 801c462:	4413      	add	r3, r2
 801c464:	78fa      	ldrb	r2, [r7, #3]
 801c466:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 801c46a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c46e:	3301      	adds	r3, #1
 801c470:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 801c474:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c478:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 801c47c:	4413      	add	r3, r2
 801c47e:	78ba      	ldrb	r2, [r7, #2]
 801c480:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 801c484:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c488:	3301      	adds	r3, #1
 801c48a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 801c48e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c492:	f107 0208 	add.w	r2, r7, #8
 801c496:	4413      	add	r3, r2
 801c498:	78ba      	ldrb	r2, [r7, #2]
 801c49a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 801c49e:	4618      	mov	r0, r3
 801c4a0:	f000 fdf0 	bl	801d084 <Osal_MemCpy>
  indx +=  charValueLen;
 801c4a4:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 801c4a8:	78bb      	ldrb	r3, [r7, #2]
 801c4aa:	4413      	add	r3, r2
 801c4ac:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c4b0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 801c4b4:	2218      	movs	r2, #24
 801c4b6:	2100      	movs	r1, #0
 801c4b8:	4618      	mov	r0, r3
 801c4ba:	f000 fdf3 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c4be:	233f      	movs	r3, #63	; 0x3f
 801c4c0:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 801c4c4:	f44f 7383 	mov.w	r3, #262	; 0x106
 801c4c8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 801c4cc:	f107 0308 	add.w	r3, r7, #8
 801c4d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 801c4d4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801c4d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 801c4dc:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 801c4e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 801c4e4:	2301      	movs	r3, #1
 801c4e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 801c4ea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 801c4ee:	2100      	movs	r1, #0
 801c4f0:	4618      	mov	r0, r3
 801c4f2:	f000 fa57 	bl	801c9a4 <hci_send_req>
 801c4f6:	4603      	mov	r3, r0
 801c4f8:	2b00      	cmp	r3, #0
 801c4fa:	da01      	bge.n	801c500 <aci_gatt_update_char_value+0x118>
    return BLE_STATUS_TIMEOUT;
 801c4fc:	23ff      	movs	r3, #255	; 0xff
 801c4fe:	e007      	b.n	801c510 <aci_gatt_update_char_value+0x128>

  if (status) {
 801c500:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 801c504:	2b00      	cmp	r3, #0
 801c506:	d002      	beq.n	801c50e <aci_gatt_update_char_value+0x126>
    return status;
 801c508:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 801c50c:	e000      	b.n	801c510 <aci_gatt_update_char_value+0x128>
  }

  return 0;
 801c50e:	2300      	movs	r3, #0
}
 801c510:	4618      	mov	r0, r3
 801c512:	37ac      	adds	r7, #172	; 0xac
 801c514:	46bd      	mov	sp, r7
 801c516:	bd90      	pop	{r4, r7, pc}

0801c518 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 801c518:	b580      	push	{r7, lr}
 801c51a:	b08a      	sub	sp, #40	; 0x28
 801c51c:	af00      	add	r7, sp, #0
 801c51e:	4603      	mov	r3, r0
 801c520:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 801c522:	88fb      	ldrh	r3, [r7, #6]
 801c524:	81bb      	strh	r3, [r7, #12]

    Osal_MemSet(&rq, 0, sizeof(rq));
 801c526:	f107 0310 	add.w	r3, r7, #16
 801c52a:	2218      	movs	r2, #24
 801c52c:	2100      	movs	r1, #0
 801c52e:	4618      	mov	r0, r3
 801c530:	f000 fdb8 	bl	801d0a4 <Osal_MemSet>
    rq.ogf = OGF_VENDOR_CMD;
 801c534:	233f      	movs	r3, #63	; 0x3f
 801c536:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 801c538:	f240 1327 	movw	r3, #295	; 0x127
 801c53c:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 801c53e:	f107 030c 	add.w	r3, r7, #12
 801c542:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 801c544:	2302      	movs	r3, #2
 801c546:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 801c548:	f107 030b 	add.w	r3, r7, #11
 801c54c:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 801c54e:	2301      	movs	r3, #1
 801c550:	627b      	str	r3, [r7, #36]	; 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 801c552:	f107 0310 	add.w	r3, r7, #16
 801c556:	2100      	movs	r1, #0
 801c558:	4618      	mov	r0, r3
 801c55a:	f000 fa23 	bl	801c9a4 <hci_send_req>
 801c55e:	4603      	mov	r3, r0
 801c560:	2b00      	cmp	r3, #0
 801c562:	da01      	bge.n	801c568 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 801c564:	23ff      	movs	r3, #255	; 0xff
 801c566:	e000      	b.n	801c56a <aci_gatt_allow_read+0x52>

    return status;
 801c568:	7afb      	ldrb	r3, [r7, #11]
}
 801c56a:	4618      	mov	r0, r3
 801c56c:	3728      	adds	r7, #40	; 0x28
 801c56e:	46bd      	mov	sp, r7
 801c570:	bd80      	pop	{r7, pc}

0801c572 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 801c572:	b580      	push	{r7, lr}
 801c574:	b08a      	sub	sp, #40	; 0x28
 801c576:	af00      	add	r7, sp, #0
 801c578:	4603      	mov	r3, r0
 801c57a:	460a      	mov	r2, r1
 801c57c:	71fb      	strb	r3, [r7, #7]
 801c57e:	4613      	mov	r3, r2
 801c580:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 801c582:	79fb      	ldrb	r3, [r7, #7]
 801c584:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 801c586:	79bb      	ldrb	r3, [r7, #6]
 801c588:	737b      	strb	r3, [r7, #13]

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c58a:	f107 0310 	add.w	r3, r7, #16
 801c58e:	2218      	movs	r2, #24
 801c590:	2100      	movs	r1, #0
 801c592:	4618      	mov	r0, r3
 801c594:	f000 fd86 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c598:	233f      	movs	r3, #63	; 0x3f
 801c59a:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 801c59c:	230f      	movs	r3, #15
 801c59e:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 801c5a0:	f107 030c 	add.w	r3, r7, #12
 801c5a4:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 801c5a6:	2302      	movs	r3, #2
 801c5a8:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 801c5aa:	f107 030b 	add.w	r3, r7, #11
 801c5ae:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 801c5b0:	2301      	movs	r3, #1
 801c5b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 801c5b4:	f107 0310 	add.w	r3, r7, #16
 801c5b8:	2100      	movs	r1, #0
 801c5ba:	4618      	mov	r0, r3
 801c5bc:	f000 f9f2 	bl	801c9a4 <hci_send_req>
 801c5c0:	4603      	mov	r3, r0
 801c5c2:	2b00      	cmp	r3, #0
 801c5c4:	da01      	bge.n	801c5ca <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 801c5c6:	23ff      	movs	r3, #255	; 0xff
 801c5c8:	e000      	b.n	801c5cc <aci_hal_set_tx_power_level+0x5a>

  return status;
 801c5ca:	7afb      	ldrb	r3, [r7, #11]
}
 801c5cc:	4618      	mov	r0, r3
 801c5ce:	3728      	adds	r7, #40	; 0x28
 801c5d0:	46bd      	mov	sp, r7
 801c5d2:	bd80      	pop	{r7, pc}

0801c5d4 <aci_l2cap_connection_parameter_update_request>:
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_l2cap_connection_parameter_update_request(uint16_t conn_handle, uint16_t interval_min,
							 uint16_t interval_max, uint16_t slave_latency,
							 uint16_t timeout_multiplier)
{
 801c5d4:	b590      	push	{r4, r7, lr}
 801c5d6:	b08d      	sub	sp, #52	; 0x34
 801c5d8:	af00      	add	r7, sp, #0
 801c5da:	4604      	mov	r4, r0
 801c5dc:	4608      	mov	r0, r1
 801c5de:	4611      	mov	r1, r2
 801c5e0:	461a      	mov	r2, r3
 801c5e2:	4623      	mov	r3, r4
 801c5e4:	80fb      	strh	r3, [r7, #6]
 801c5e6:	4603      	mov	r3, r0
 801c5e8:	80bb      	strh	r3, [r7, #4]
 801c5ea:	460b      	mov	r3, r1
 801c5ec:	807b      	strh	r3, [r7, #2]
 801c5ee:	4613      	mov	r3, r2
 801c5f0:	803b      	strh	r3, [r7, #0]
  struct hci_request rq;
  uint8_t status;
  l2cap_conn_param_update_req_cp cp;

  cp.conn_handle = htobs(conn_handle);
 801c5f2:	88fb      	ldrh	r3, [r7, #6]
 801c5f4:	81bb      	strh	r3, [r7, #12]
  cp.interval_min = htobs(interval_min);
 801c5f6:	88bb      	ldrh	r3, [r7, #4]
 801c5f8:	81fb      	strh	r3, [r7, #14]
  cp.interval_max = htobs(interval_max);
 801c5fa:	887b      	ldrh	r3, [r7, #2]
 801c5fc:	823b      	strh	r3, [r7, #16]
  cp.slave_latency = htobs(slave_latency);
 801c5fe:	883b      	ldrh	r3, [r7, #0]
 801c600:	827b      	strh	r3, [r7, #18]
  cp.timeout_multiplier = htobs(timeout_multiplier);
 801c602:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801c606:	82bb      	strh	r3, [r7, #20]

  Osal_MemSet(&rq, 0, sizeof(rq));
 801c608:	f107 0318 	add.w	r3, r7, #24
 801c60c:	2218      	movs	r2, #24
 801c60e:	2100      	movs	r1, #0
 801c610:	4618      	mov	r0, r3
 801c612:	f000 fd47 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 801c616:	233f      	movs	r3, #63	; 0x3f
 801c618:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_L2CAP_CONN_PARAM_UPDATE_REQ;
 801c61a:	f240 1381 	movw	r3, #385	; 0x181
 801c61e:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 801c620:	f107 030c 	add.w	r3, r7, #12
 801c624:	623b      	str	r3, [r7, #32]
  rq.clen = L2CAP_CONN_PARAM_UPDATE_REQ_CP_SIZE;
 801c626:	230a      	movs	r3, #10
 801c628:	627b      	str	r3, [r7, #36]	; 0x24
  rq.event = EVT_CMD_STATUS;
 801c62a:	230f      	movs	r3, #15
 801c62c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 801c62e:	f107 0317 	add.w	r3, r7, #23
 801c632:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = 1;
 801c634:	2301      	movs	r3, #1
 801c636:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (hci_send_req(&rq, FALSE) < 0)
 801c638:	f107 0318 	add.w	r3, r7, #24
 801c63c:	2100      	movs	r1, #0
 801c63e:	4618      	mov	r0, r3
 801c640:	f000 f9b0 	bl	801c9a4 <hci_send_req>
 801c644:	4603      	mov	r3, r0
 801c646:	2b00      	cmp	r3, #0
 801c648:	da01      	bge.n	801c64e <aci_l2cap_connection_parameter_update_request+0x7a>
    return BLE_STATUS_TIMEOUT;
 801c64a:	23ff      	movs	r3, #255	; 0xff
 801c64c:	e000      	b.n	801c650 <aci_l2cap_connection_parameter_update_request+0x7c>
  
  return status;  
 801c64e:	7dfb      	ldrb	r3, [r7, #23]
}
 801c650:	4618      	mov	r0, r3
 801c652:	3734      	adds	r7, #52	; 0x34
 801c654:	46bd      	mov	sp, r7
 801c656:	bd90      	pop	{r4, r7, pc}

0801c658 <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 801c658:	b590      	push	{r4, r7, lr}
 801c65a:	b089      	sub	sp, #36	; 0x24
 801c65c:	af02      	add	r7, sp, #8
 801c65e:	6078      	str	r0, [r7, #4]
 801c660:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version = 0 ;
 801c662:	2300      	movs	r3, #0
 801c664:	75bb      	strb	r3, [r7, #22]
  uint8_t lmp_pal_version = 0;
 801c666:	2300      	movs	r3, #0
 801c668:	757b      	strb	r3, [r7, #21]
  uint16_t hci_revision=0;
 801c66a:	2300      	movs	r3, #0
 801c66c:	827b      	strh	r3, [r7, #18]
  uint16_t manufacturer_name=0;
 801c66e:	2300      	movs	r3, #0
 801c670:	823b      	strh	r3, [r7, #16]
  uint16_t lmp_pal_subversion=0;
 801c672:	2300      	movs	r3, #0
 801c674:	81fb      	strh	r3, [r7, #14]

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 801c676:	f107 0410 	add.w	r4, r7, #16
 801c67a:	f107 0215 	add.w	r2, r7, #21
 801c67e:	f107 0112 	add.w	r1, r7, #18
 801c682:	f107 0016 	add.w	r0, r7, #22
 801c686:	f107 030e 	add.w	r3, r7, #14
 801c68a:	9300      	str	r3, [sp, #0]
 801c68c:	4623      	mov	r3, r4
 801c68e:	f000 fab7 	bl	801cc00 <hci_le_read_local_version>
 801c692:	4603      	mov	r3, r0
 801c694:	75fb      	strb	r3, [r7, #23]
				     &manufacturer_name, &lmp_pal_subversion);

    
  if (status == BLE_STATUS_SUCCESS) {
 801c696:	7dfb      	ldrb	r3, [r7, #23]
 801c698:	2b00      	cmp	r3, #0
 801c69a:	d126      	bne.n	801c6ea <getBlueNRGVersion+0x92>
    *hwVersion = hci_revision >> 8;
 801c69c:	8a7b      	ldrh	r3, [r7, #18]
 801c69e:	0a1b      	lsrs	r3, r3, #8
 801c6a0:	b29b      	uxth	r3, r3
 801c6a2:	b2da      	uxtb	r2, r3
 801c6a4:	687b      	ldr	r3, [r7, #4]
 801c6a6:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 801c6a8:	8a7b      	ldrh	r3, [r7, #18]
 801c6aa:	021b      	lsls	r3, r3, #8
 801c6ac:	b29a      	uxth	r2, r3
 801c6ae:	683b      	ldr	r3, [r7, #0]
 801c6b0:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 801c6b2:	683b      	ldr	r3, [r7, #0]
 801c6b4:	881b      	ldrh	r3, [r3, #0]
 801c6b6:	b21a      	sxth	r2, r3
 801c6b8:	89fb      	ldrh	r3, [r7, #14]
 801c6ba:	091b      	lsrs	r3, r3, #4
 801c6bc:	b29b      	uxth	r3, r3
 801c6be:	011b      	lsls	r3, r3, #4
 801c6c0:	b21b      	sxth	r3, r3
 801c6c2:	b2db      	uxtb	r3, r3
 801c6c4:	b21b      	sxth	r3, r3
 801c6c6:	4313      	orrs	r3, r2
 801c6c8:	b21b      	sxth	r3, r3
 801c6ca:	b29a      	uxth	r2, r3
 801c6cc:	683b      	ldr	r3, [r7, #0]
 801c6ce:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 801c6d0:	683b      	ldr	r3, [r7, #0]
 801c6d2:	881b      	ldrh	r3, [r3, #0]
 801c6d4:	b21a      	sxth	r2, r3
 801c6d6:	89fb      	ldrh	r3, [r7, #14]
 801c6d8:	b21b      	sxth	r3, r3
 801c6da:	f003 030f 	and.w	r3, r3, #15
 801c6de:	b21b      	sxth	r3, r3
 801c6e0:	4313      	orrs	r3, r2
 801c6e2:	b21b      	sxth	r3, r3
 801c6e4:	b29a      	uxth	r2, r3
 801c6e6:	683b      	ldr	r3, [r7, #0]
 801c6e8:	801a      	strh	r2, [r3, #0]
  }

  return status;
 801c6ea:	7dfb      	ldrb	r3, [r7, #23]
}
 801c6ec:	4618      	mov	r0, r3
 801c6ee:	371c      	adds	r7, #28
 801c6f0:	46bd      	mov	sp, r7
 801c6f2:	bd90      	pop	{r4, r7, pc}

0801c6f4 <HCI_Init>:
  hci_timeout = 1;
  return;
}

void HCI_Init(void)
{
 801c6f4:	b580      	push	{r7, lr}
 801c6f6:	b082      	sub	sp, #8
 801c6f8:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 801c6fa:	480f      	ldr	r0, [pc, #60]	; (801c738 <HCI_Init+0x44>)
 801c6fc:	f000 fb84 	bl	801ce08 <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 801c700:	480e      	ldr	r0, [pc, #56]	; (801c73c <HCI_Init+0x48>)
 801c702:	f000 fb81 	bl	801ce08 <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 801c706:	2300      	movs	r3, #0
 801c708:	71fb      	strb	r3, [r7, #7]
 801c70a:	e00c      	b.n	801c726 <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 801c70c:	79fb      	ldrb	r3, [r7, #7]
 801c70e:	228c      	movs	r2, #140	; 0x8c
 801c710:	fb02 f303 	mul.w	r3, r2, r3
 801c714:	4a0a      	ldr	r2, [pc, #40]	; (801c740 <HCI_Init+0x4c>)
 801c716:	4413      	add	r3, r2
 801c718:	4619      	mov	r1, r3
 801c71a:	4807      	ldr	r0, [pc, #28]	; (801c738 <HCI_Init+0x44>)
 801c71c:	f000 fbcc 	bl	801ceb8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 801c720:	79fb      	ldrb	r3, [r7, #7]
 801c722:	3301      	adds	r3, #1
 801c724:	71fb      	strb	r3, [r7, #7]
 801c726:	79fb      	ldrb	r3, [r7, #7]
 801c728:	2b04      	cmp	r3, #4
 801c72a:	d9ef      	bls.n	801c70c <HCI_Init+0x18>
  }
}
 801c72c:	bf00      	nop
 801c72e:	bf00      	nop
 801c730:	3708      	adds	r7, #8
 801c732:	46bd      	mov	sp, r7
 801c734:	bd80      	pop	{r7, pc}
 801c736:	bf00      	nop
 801c738:	200019c0 	.word	0x200019c0
 801c73c:	200019c8 	.word	0x200019c8
 801c740:	200009b0 	.word	0x200009b0

0801c744 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 801c744:	b480      	push	{r7}
 801c746:	b085      	sub	sp, #20
 801c748:	af00      	add	r7, sp, #0
 801c74a:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 801c74c:	687b      	ldr	r3, [r7, #4]
 801c74e:	3308      	adds	r3, #8
 801c750:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 801c752:	68fb      	ldr	r3, [r7, #12]
 801c754:	781b      	ldrb	r3, [r3, #0]
 801c756:	2b04      	cmp	r3, #4
 801c758:	d001      	beq.n	801c75e <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 801c75a:	2301      	movs	r3, #1
 801c75c:	e00c      	b.n	801c778 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 801c75e:	68fb      	ldr	r3, [r7, #12]
 801c760:	3302      	adds	r3, #2
 801c762:	781b      	ldrb	r3, [r3, #0]
 801c764:	461a      	mov	r2, r3
 801c766:	687b      	ldr	r3, [r7, #4]
 801c768:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 801c76c:	3b03      	subs	r3, #3
 801c76e:	429a      	cmp	r2, r3
 801c770:	d001      	beq.n	801c776 <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 801c772:	2302      	movs	r3, #2
 801c774:	e000      	b.n	801c778 <HCI_verify+0x34>
  
  return 0;      
 801c776:	2300      	movs	r3, #0
}
 801c778:	4618      	mov	r0, r3
 801c77a:	3714      	adds	r7, #20
 801c77c:	46bd      	mov	sp, r7
 801c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c782:	4770      	bx	lr

0801c784 <HCI_Process>:
////  }
////}


void HCI_Process(void)
{
 801c784:	b580      	push	{r7, lr}
 801c786:	b082      	sub	sp, #8
 801c788:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 801c78a:	2300      	movs	r3, #0
 801c78c:	603b      	str	r3, [r7, #0]
  
  Disable_SPI_IRQ();
 801c78e:	f7f2 fdc2 	bl	800f316 <Disable_SPI_IRQ>
  uint8_t list_empty = list_is_empty(&hciReadPktRxQueue);        
 801c792:	4814      	ldr	r0, [pc, #80]	; (801c7e4 <HCI_Process+0x60>)
 801c794:	f000 fb48 	bl	801ce28 <list_is_empty>
 801c798:	4603      	mov	r3, r0
 801c79a:	71fb      	strb	r3, [r7, #7]
  /* process any pending events read */
  while(list_empty == FALSE)
 801c79c:	e017      	b.n	801c7ce <HCI_Process+0x4a>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 801c79e:	463b      	mov	r3, r7
 801c7a0:	4619      	mov	r1, r3
 801c7a2:	4810      	ldr	r0, [pc, #64]	; (801c7e4 <HCI_Process+0x60>)
 801c7a4:	f000 fbcf 	bl	801cf46 <list_remove_head>
    Enable_SPI_IRQ();
 801c7a8:	f7f2 fdae 	bl	800f308 <Enable_SPI_IRQ>
    HCI_Event_CB(hciReadPacket->dataBuff);
 801c7ac:	683b      	ldr	r3, [r7, #0]
 801c7ae:	3308      	adds	r3, #8
 801c7b0:	4618      	mov	r0, r3
 801c7b2:	f7e9 f92d 	bl	8005a10 <HCI_Event_CB>
    Disable_SPI_IRQ();
 801c7b6:	f7f2 fdae 	bl	800f316 <Disable_SPI_IRQ>
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 801c7ba:	683b      	ldr	r3, [r7, #0]
 801c7bc:	4619      	mov	r1, r3
 801c7be:	480a      	ldr	r0, [pc, #40]	; (801c7e8 <HCI_Process+0x64>)
 801c7c0:	f000 fb7a 	bl	801ceb8 <list_insert_tail>
    list_empty = list_is_empty(&hciReadPktRxQueue);
 801c7c4:	4807      	ldr	r0, [pc, #28]	; (801c7e4 <HCI_Process+0x60>)
 801c7c6:	f000 fb2f 	bl	801ce28 <list_is_empty>
 801c7ca:	4603      	mov	r3, r0
 801c7cc:	71fb      	strb	r3, [r7, #7]
  while(list_empty == FALSE)
 801c7ce:	79fb      	ldrb	r3, [r7, #7]
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	d0e4      	beq.n	801c79e <HCI_Process+0x1a>
  }
  /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
  BlueNRG. */
  HCI_Isr();
 801c7d4:	f000 f814 	bl	801c800 <HCI_Isr>
  Enable_SPI_IRQ();    
 801c7d8:	f7f2 fd96 	bl	800f308 <Enable_SPI_IRQ>
}
 801c7dc:	bf00      	nop
 801c7de:	3708      	adds	r7, #8
 801c7e0:	46bd      	mov	sp, r7
 801c7e2:	bd80      	pop	{r7, pc}
 801c7e4:	200019c8 	.word	0x200019c8
 801c7e8:	200019c0 	.word	0x200019c0

0801c7ec <HCI_Queue_Empty>:

BOOL HCI_Queue_Empty(void)
{
 801c7ec:	b580      	push	{r7, lr}
 801c7ee:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 801c7f0:	4802      	ldr	r0, [pc, #8]	; (801c7fc <HCI_Queue_Empty+0x10>)
 801c7f2:	f000 fb19 	bl	801ce28 <list_is_empty>
 801c7f6:	4603      	mov	r3, r0
}
 801c7f8:	4618      	mov	r0, r3
 801c7fa:	bd80      	pop	{r7, pc}
 801c7fc:	200019c8 	.word	0x200019c8

0801c800 <HCI_Isr>:

void HCI_Isr(void)
{
 801c800:	b580      	push	{r7, lr}
 801c802:	b082      	sub	sp, #8
 801c804:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 801c806:	2300      	movs	r3, #0
 801c808:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 801c80a:	f7f2 fd8b 	bl	800f324 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 801c80e:	e038      	b.n	801c882 <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 801c810:	4820      	ldr	r0, [pc, #128]	; (801c894 <HCI_Isr+0x94>)
 801c812:	f000 fb09 	bl	801ce28 <list_is_empty>
 801c816:	4603      	mov	r3, r0
 801c818:	2b00      	cmp	r3, #0
 801c81a:	d12d      	bne.n	801c878 <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 801c81c:	463b      	mov	r3, r7
 801c81e:	4619      	mov	r1, r3
 801c820:	481c      	ldr	r0, [pc, #112]	; (801c894 <HCI_Isr+0x94>)
 801c822:	f000 fb90 	bl	801cf46 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 801c826:	683b      	ldr	r3, [r7, #0]
 801c828:	3308      	adds	r3, #8
 801c82a:	2280      	movs	r2, #128	; 0x80
 801c82c:	4619      	mov	r1, r3
 801c82e:	481a      	ldr	r0, [pc, #104]	; (801c898 <HCI_Isr+0x98>)
 801c830:	f7f2 fbfc 	bl	800f02c <BlueNRG_SPI_Read_All>
 801c834:	4603      	mov	r3, r0
 801c836:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 801c838:	79fb      	ldrb	r3, [r7, #7]
 801c83a:	2b00      	cmp	r3, #0
 801c83c:	d016      	beq.n	801c86c <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 801c83e:	683b      	ldr	r3, [r7, #0]
 801c840:	79fa      	ldrb	r2, [r7, #7]
 801c842:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 801c846:	683b      	ldr	r3, [r7, #0]
 801c848:	4618      	mov	r0, r3
 801c84a:	f7ff ff7b 	bl	801c744 <HCI_verify>
 801c84e:	4603      	mov	r3, r0
 801c850:	2b00      	cmp	r3, #0
 801c852:	d105      	bne.n	801c860 <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 801c854:	683b      	ldr	r3, [r7, #0]
 801c856:	4619      	mov	r1, r3
 801c858:	4810      	ldr	r0, [pc, #64]	; (801c89c <HCI_Isr+0x9c>)
 801c85a:	f000 fb2d 	bl	801ceb8 <list_insert_tail>
 801c85e:	e00e      	b.n	801c87e <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 801c860:	683b      	ldr	r3, [r7, #0]
 801c862:	4619      	mov	r1, r3
 801c864:	480b      	ldr	r0, [pc, #44]	; (801c894 <HCI_Isr+0x94>)
 801c866:	f000 fb01 	bl	801ce6c <list_insert_head>
 801c86a:	e008      	b.n	801c87e <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 801c86c:	683b      	ldr	r3, [r7, #0]
 801c86e:	4619      	mov	r1, r3
 801c870:	4808      	ldr	r0, [pc, #32]	; (801c894 <HCI_Isr+0x94>)
 801c872:	f000 fafb 	bl	801ce6c <list_insert_head>
 801c876:	e002      	b.n	801c87e <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 801c878:	f7f2 fd54 	bl	800f324 <Clear_SPI_EXTI_Flag>
 801c87c:	e006      	b.n	801c88c <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 801c87e:	f7f2 fd51 	bl	800f324 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 801c882:	f7f2 fbc3 	bl	800f00c <BlueNRG_DataPresent>
 801c886:	4603      	mov	r3, r0
 801c888:	2b00      	cmp	r3, #0
 801c88a:	d1c1      	bne.n	801c810 <HCI_Isr+0x10>
  }
}
 801c88c:	3708      	adds	r7, #8
 801c88e:	46bd      	mov	sp, r7
 801c890:	bd80      	pop	{r7, pc}
 801c892:	bf00      	nop
 801c894:	200019c0 	.word	0x200019c0
 801c898:	20001924 	.word	0x20001924
 801c89c:	200019c8 	.word	0x200019c8

0801c8a0 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 801c8a0:	b580      	push	{r7, lr}
 801c8a2:	b084      	sub	sp, #16
 801c8a4:	af00      	add	r7, sp, #0
 801c8a6:	60f8      	str	r0, [r7, #12]
 801c8a8:	60b9      	str	r1, [r7, #8]
 801c8aa:	4611      	mov	r1, r2
 801c8ac:	461a      	mov	r2, r3
 801c8ae:	460b      	mov	r3, r1
 801c8b0:	71fb      	strb	r3, [r7, #7]
 801c8b2:	4613      	mov	r3, r2
 801c8b4:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\r\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 801c8b6:	79fa      	ldrb	r2, [r7, #7]
 801c8b8:	79bb      	ldrb	r3, [r7, #6]
 801c8ba:	68b9      	ldr	r1, [r7, #8]
 801c8bc:	68f8      	ldr	r0, [r7, #12]
 801c8be:	f7f2 fb2f 	bl	800ef20 <Hal_Write_Serial>
}
 801c8c2:	bf00      	nop
 801c8c4:	3710      	adds	r7, #16
 801c8c6:	46bd      	mov	sp, r7
 801c8c8:	bd80      	pop	{r7, pc}

0801c8ca <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 801c8ca:	b580      	push	{r7, lr}
 801c8cc:	b086      	sub	sp, #24
 801c8ce:	af00      	add	r7, sp, #0
 801c8d0:	607b      	str	r3, [r7, #4]
 801c8d2:	4603      	mov	r3, r0
 801c8d4:	81fb      	strh	r3, [r7, #14]
 801c8d6:	460b      	mov	r3, r1
 801c8d8:	81bb      	strh	r3, [r7, #12]
 801c8da:	4613      	mov	r3, r2
 801c8dc:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 801c8de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801c8e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c8e6:	b21a      	sxth	r2, r3
 801c8e8:	89fb      	ldrh	r3, [r7, #14]
 801c8ea:	029b      	lsls	r3, r3, #10
 801c8ec:	b21b      	sxth	r3, r3
 801c8ee:	4313      	orrs	r3, r2
 801c8f0:	b21b      	sxth	r3, r3
 801c8f2:	b29b      	uxth	r3, r3
 801c8f4:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 801c8f6:	7afb      	ldrb	r3, [r7, #11]
 801c8f8:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 801c8fa:	2301      	movs	r3, #1
 801c8fc:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 801c8fe:	f107 0310 	add.w	r3, r7, #16
 801c902:	3301      	adds	r3, #1
 801c904:	f107 0114 	add.w	r1, r7, #20
 801c908:	2203      	movs	r2, #3
 801c90a:	4618      	mov	r0, r3
 801c90c:	f000 fbba 	bl	801d084 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 801c910:	7afb      	ldrb	r3, [r7, #11]
 801c912:	f107 0010 	add.w	r0, r7, #16
 801c916:	2204      	movs	r2, #4
 801c918:	6879      	ldr	r1, [r7, #4]
 801c91a:	f7ff ffc1 	bl	801c8a0 <hci_write>
}
 801c91e:	bf00      	nop
 801c920:	3718      	adds	r7, #24
 801c922:	46bd      	mov	sp, r7
 801c924:	bd80      	pop	{r7, pc}

0801c926 <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 801c926:	b580      	push	{r7, lr}
 801c928:	b084      	sub	sp, #16
 801c92a:	af00      	add	r7, sp, #0
 801c92c:	6078      	str	r0, [r7, #4]
 801c92e:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 801c930:	e00a      	b.n	801c948 <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 801c932:	f107 030c 	add.w	r3, r7, #12
 801c936:	4619      	mov	r1, r3
 801c938:	6838      	ldr	r0, [r7, #0]
 801c93a:	f000 fb2b 	bl	801cf94 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 801c93e:	68fb      	ldr	r3, [r7, #12]
 801c940:	4619      	mov	r1, r3
 801c942:	6878      	ldr	r0, [r7, #4]
 801c944:	f000 fa92 	bl	801ce6c <list_insert_head>
  while(!list_is_empty(src_list)){
 801c948:	6838      	ldr	r0, [r7, #0]
 801c94a:	f000 fa6d 	bl	801ce28 <list_is_empty>
 801c94e:	4603      	mov	r3, r0
 801c950:	2b00      	cmp	r3, #0
 801c952:	d0ee      	beq.n	801c932 <move_list+0xc>
  }
}
 801c954:	bf00      	nop
 801c956:	bf00      	nop
 801c958:	3710      	adds	r7, #16
 801c95a:	46bd      	mov	sp, r7
 801c95c:	bd80      	pop	{r7, pc}
	...

0801c960 <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 801c960:	b580      	push	{r7, lr}
 801c962:	b082      	sub	sp, #8
 801c964:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 801c966:	f7f2 fcd6 	bl	800f316 <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 801c96a:	e00b      	b.n	801c984 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 801c96c:	1d3b      	adds	r3, r7, #4
 801c96e:	4619      	mov	r1, r3
 801c970:	480a      	ldr	r0, [pc, #40]	; (801c99c <free_event_list+0x3c>)
 801c972:	f000 fae8 	bl	801cf46 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 801c976:	687b      	ldr	r3, [r7, #4]
 801c978:	4619      	mov	r1, r3
 801c97a:	4809      	ldr	r0, [pc, #36]	; (801c9a0 <free_event_list+0x40>)
 801c97c:	f000 fa9c 	bl	801ceb8 <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 801c980:	f7ff ff3e 	bl	801c800 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 801c984:	4806      	ldr	r0, [pc, #24]	; (801c9a0 <free_event_list+0x40>)
 801c986:	f000 fb2c 	bl	801cfe2 <list_get_size>
 801c98a:	4603      	mov	r3, r0
 801c98c:	2b01      	cmp	r3, #1
 801c98e:	dded      	ble.n	801c96c <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 801c990:	f7f2 fcba 	bl	800f308 <Enable_SPI_IRQ>
}
 801c994:	bf00      	nop
 801c996:	3708      	adds	r7, #8
 801c998:	46bd      	mov	sp, r7
 801c99a:	bd80      	pop	{r7, pc}
 801c99c:	200019c8 	.word	0x200019c8
 801c9a0:	200019c0 	.word	0x200019c0

0801c9a4 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 801c9a4:	b580      	push	{r7, lr}
 801c9a6:	b090      	sub	sp, #64	; 0x40
 801c9a8:	af00      	add	r7, sp, #0
 801c9aa:	6078      	str	r0, [r7, #4]
 801c9ac:	460b      	mov	r3, r1
 801c9ae:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 801c9b0:	687b      	ldr	r3, [r7, #4]
 801c9b2:	885b      	ldrh	r3, [r3, #2]
 801c9b4:	b21b      	sxth	r3, r3
 801c9b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c9ba:	b21a      	sxth	r2, r3
 801c9bc:	687b      	ldr	r3, [r7, #4]
 801c9be:	881b      	ldrh	r3, [r3, #0]
 801c9c0:	029b      	lsls	r3, r3, #10
 801c9c2:	b21b      	sxth	r3, r3
 801c9c4:	4313      	orrs	r3, r2
 801c9c6:	b21b      	sxth	r3, r3
 801c9c8:	877b      	strh	r3, [r7, #58]	; 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 801c9ca:	2364      	movs	r3, #100	; 0x64
 801c9cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 801c9ce:	2300      	movs	r3, #0
 801c9d0:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 801c9d2:	f107 0308 	add.w	r3, r7, #8
 801c9d6:	4618      	mov	r0, r3
 801c9d8:	f000 fa16 	bl	801ce08 <list_init_head>

  free_event_list();
 801c9dc:	f7ff ffc0 	bl	801c960 <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 801c9e0:	687b      	ldr	r3, [r7, #4]
 801c9e2:	8818      	ldrh	r0, [r3, #0]
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	8859      	ldrh	r1, [r3, #2]
 801c9e8:	687b      	ldr	r3, [r7, #4]
 801c9ea:	68db      	ldr	r3, [r3, #12]
 801c9ec:	b2da      	uxtb	r2, r3
 801c9ee:	687b      	ldr	r3, [r7, #4]
 801c9f0:	689b      	ldr	r3, [r3, #8]
 801c9f2:	f7ff ff6a 	bl	801c8ca <hci_send_cmd>
  
  if(async){
 801c9f6:	78fb      	ldrb	r3, [r7, #3]
 801c9f8:	2b00      	cmp	r3, #0
 801c9fa:	d001      	beq.n	801ca00 <hci_send_req+0x5c>
    return 0;
 801c9fc:	2300      	movs	r3, #0
 801c9fe:	e0f7      	b.n	801cbf0 <hci_send_req+0x24c>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 801ca00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801ca02:	2b00      	cmp	r3, #0
 801ca04:	d101      	bne.n	801ca0a <hci_send_req+0x66>
    to = 1;
 801ca06:	2301      	movs	r3, #1
 801ca08:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  Timer_Set(&t, to);
 801ca0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801ca0c:	f107 0314 	add.w	r3, r7, #20
 801ca10:	4611      	mov	r1, r2
 801ca12:	4618      	mov	r0, r3
 801ca14:	f000 fb0d 	bl	801d032 <Timer_Set>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 801ca18:	f107 0314 	add.w	r3, r7, #20
 801ca1c:	4618      	mov	r0, r3
 801ca1e:	f000 fb19 	bl	801d054 <Timer_Expired>
 801ca22:	4603      	mov	r3, r0
 801ca24:	2b00      	cmp	r3, #0
 801ca26:	f040 80bb 	bne.w	801cba0 <hci_send_req+0x1fc>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 801ca2a:	f7ff fedf 	bl	801c7ec <HCI_Queue_Empty>
 801ca2e:	4603      	mov	r3, r0
 801ca30:	2b00      	cmp	r3, #0
 801ca32:	d000      	beq.n	801ca36 <hci_send_req+0x92>
      if(Timer_Expired(&t)){
 801ca34:	e7f0      	b.n	801ca18 <hci_send_req+0x74>
        break;
 801ca36:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 801ca38:	f7f2 fc6d 	bl	800f316 <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 801ca3c:	f107 0310 	add.w	r3, r7, #16
 801ca40:	4619      	mov	r1, r3
 801ca42:	486d      	ldr	r0, [pc, #436]	; (801cbf8 <hci_send_req+0x254>)
 801ca44:	f000 fa7f 	bl	801cf46 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 801ca48:	693b      	ldr	r3, [r7, #16]
 801ca4a:	3308      	adds	r3, #8
 801ca4c:	637b      	str	r3, [r7, #52]	; 0x34

    if(hci_hdr->type == HCI_EVENT_PKT){
 801ca4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ca50:	781b      	ldrb	r3, [r3, #0]
 801ca52:	2b04      	cmp	r3, #4
 801ca54:	d17b      	bne.n	801cb4e <hci_send_req+0x1aa>
    
    event_pckt = (void *) (hci_hdr->data);
 801ca56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ca58:	3301      	adds	r3, #1
 801ca5a:	633b      	str	r3, [r7, #48]	; 0x30
    
    ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 801ca5c:	693b      	ldr	r3, [r7, #16]
 801ca5e:	3308      	adds	r3, #8
 801ca60:	3303      	adds	r3, #3
 801ca62:	62fb      	str	r3, [r7, #44]	; 0x2c
    len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 801ca64:	693b      	ldr	r3, [r7, #16]
 801ca66:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 801ca6a:	3b03      	subs	r3, #3
 801ca6c:	62bb      	str	r3, [r7, #40]	; 0x28
    
    switch (event_pckt->evt) {
 801ca6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ca70:	781b      	ldrb	r3, [r3, #0]
 801ca72:	2b3e      	cmp	r3, #62	; 0x3e
 801ca74:	d04d      	beq.n	801cb12 <hci_send_req+0x16e>
 801ca76:	2b3e      	cmp	r3, #62	; 0x3e
 801ca78:	dc6b      	bgt.n	801cb52 <hci_send_req+0x1ae>
 801ca7a:	2b10      	cmp	r3, #16
 801ca7c:	f000 8092 	beq.w	801cba4 <hci_send_req+0x200>
 801ca80:	2b10      	cmp	r3, #16
 801ca82:	dc66      	bgt.n	801cb52 <hci_send_req+0x1ae>
 801ca84:	2b0e      	cmp	r3, #14
 801ca86:	d024      	beq.n	801cad2 <hci_send_req+0x12e>
 801ca88:	2b0f      	cmp	r3, #15
 801ca8a:	d162      	bne.n	801cb52 <hci_send_req+0x1ae>
      
    case EVT_CMD_STATUS:
      cs = (void *) ptr;
 801ca8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ca8e:	623b      	str	r3, [r7, #32]
      
      if (cs->opcode != opcode)
 801ca90:	6a3b      	ldr	r3, [r7, #32]
 801ca92:	885b      	ldrh	r3, [r3, #2]
 801ca94:	b29b      	uxth	r3, r3
 801ca96:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801ca98:	429a      	cmp	r2, r3
 801ca9a:	f040 8085 	bne.w	801cba8 <hci_send_req+0x204>
        goto failed;
      
      if (r->event != EVT_CMD_STATUS) {
 801ca9e:	687b      	ldr	r3, [r7, #4]
 801caa0:	685b      	ldr	r3, [r3, #4]
 801caa2:	2b0f      	cmp	r3, #15
 801caa4:	d004      	beq.n	801cab0 <hci_send_req+0x10c>
        if (cs->status) {
 801caa6:	6a3b      	ldr	r3, [r7, #32]
 801caa8:	781b      	ldrb	r3, [r3, #0]
 801caaa:	2b00      	cmp	r3, #0
 801caac:	d053      	beq.n	801cb56 <hci_send_req+0x1b2>
          goto failed;
 801caae:	e07e      	b.n	801cbae <hci_send_req+0x20a>
        }
        break;
      }
      
      r->rlen = MIN(len, r->rlen);
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	695a      	ldr	r2, [r3, #20]
 801cab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cab6:	429a      	cmp	r2, r3
 801cab8:	bfa8      	it	ge
 801caba:	461a      	movge	r2, r3
 801cabc:	687b      	ldr	r3, [r7, #4]
 801cabe:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 801cac0:	687b      	ldr	r3, [r7, #4]
 801cac2:	6918      	ldr	r0, [r3, #16]
 801cac4:	687b      	ldr	r3, [r7, #4]
 801cac6:	695b      	ldr	r3, [r3, #20]
 801cac8:	461a      	mov	r2, r3
 801caca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cacc:	f000 fada 	bl	801d084 <Osal_MemCpy>
      goto done;
 801cad0:	e080      	b.n	801cbd4 <hci_send_req+0x230>
      
    case EVT_CMD_COMPLETE:
      cc = (void *) ptr;
 801cad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cad4:	61fb      	str	r3, [r7, #28]
      
      if (cc->opcode != opcode)
 801cad6:	69fb      	ldr	r3, [r7, #28]
 801cad8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801cadc:	b29b      	uxth	r3, r3
 801cade:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801cae0:	429a      	cmp	r2, r3
 801cae2:	d163      	bne.n	801cbac <hci_send_req+0x208>
        goto failed;
      
      ptr += EVT_CMD_COMPLETE_SIZE;
 801cae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cae6:	3303      	adds	r3, #3
 801cae8:	62fb      	str	r3, [r7, #44]	; 0x2c
      len -= EVT_CMD_COMPLETE_SIZE;
 801caea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801caec:	3b03      	subs	r3, #3
 801caee:	62bb      	str	r3, [r7, #40]	; 0x28
      
      r->rlen = MIN(len, r->rlen);
 801caf0:	687b      	ldr	r3, [r7, #4]
 801caf2:	695a      	ldr	r2, [r3, #20]
 801caf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801caf6:	429a      	cmp	r2, r3
 801caf8:	bfa8      	it	ge
 801cafa:	461a      	movge	r2, r3
 801cafc:	687b      	ldr	r3, [r7, #4]
 801cafe:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, ptr, r->rlen);
 801cb00:	687b      	ldr	r3, [r7, #4]
 801cb02:	6918      	ldr	r0, [r3, #16]
 801cb04:	687b      	ldr	r3, [r7, #4]
 801cb06:	695b      	ldr	r3, [r3, #20]
 801cb08:	461a      	mov	r2, r3
 801cb0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801cb0c:	f000 faba 	bl	801d084 <Osal_MemCpy>
      goto done;
 801cb10:	e060      	b.n	801cbd4 <hci_send_req+0x230>
      
    case EVT_LE_META_EVENT:
      me = (void *) ptr;
 801cb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb14:	627b      	str	r3, [r7, #36]	; 0x24
      
      if (me->subevent != r->event)
 801cb16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb18:	781b      	ldrb	r3, [r3, #0]
 801cb1a:	461a      	mov	r2, r3
 801cb1c:	687b      	ldr	r3, [r7, #4]
 801cb1e:	685b      	ldr	r3, [r3, #4]
 801cb20:	429a      	cmp	r2, r3
 801cb22:	d11a      	bne.n	801cb5a <hci_send_req+0x1b6>
        break;
      
      len -= 1;
 801cb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cb26:	3b01      	subs	r3, #1
 801cb28:	62bb      	str	r3, [r7, #40]	; 0x28
      r->rlen = MIN(len, r->rlen);
 801cb2a:	687b      	ldr	r3, [r7, #4]
 801cb2c:	695a      	ldr	r2, [r3, #20]
 801cb2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801cb30:	429a      	cmp	r2, r3
 801cb32:	bfa8      	it	ge
 801cb34:	461a      	movge	r2, r3
 801cb36:	687b      	ldr	r3, [r7, #4]
 801cb38:	615a      	str	r2, [r3, #20]
      Osal_MemCpy(r->rparam, me->data, r->rlen);
 801cb3a:	687b      	ldr	r3, [r7, #4]
 801cb3c:	6918      	ldr	r0, [r3, #16]
 801cb3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cb40:	1c59      	adds	r1, r3, #1
 801cb42:	687b      	ldr	r3, [r7, #4]
 801cb44:	695b      	ldr	r3, [r3, #20]
 801cb46:	461a      	mov	r2, r3
 801cb48:	f000 fa9c 	bl	801d084 <Osal_MemCpy>
      goto done;
 801cb4c:	e042      	b.n	801cbd4 <hci_send_req+0x230>
      goto failed;
      
    default:      
      break;
      }
    }
 801cb4e:	bf00      	nop
 801cb50:	e004      	b.n	801cb5c <hci_send_req+0x1b8>
      break;
 801cb52:	bf00      	nop
 801cb54:	e002      	b.n	801cb5c <hci_send_req+0x1b8>
        break;
 801cb56:	bf00      	nop
 801cb58:	e000      	b.n	801cb5c <hci_send_req+0x1b8>
        break;
 801cb5a:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 801cb5c:	4827      	ldr	r0, [pc, #156]	; (801cbfc <hci_send_req+0x258>)
 801cb5e:	f000 f963 	bl	801ce28 <list_is_empty>
 801cb62:	4603      	mov	r3, r0
 801cb64:	2b00      	cmp	r3, #0
 801cb66:	d00d      	beq.n	801cb84 <hci_send_req+0x1e0>
 801cb68:	4823      	ldr	r0, [pc, #140]	; (801cbf8 <hci_send_req+0x254>)
 801cb6a:	f000 f95d 	bl	801ce28 <list_is_empty>
 801cb6e:	4603      	mov	r3, r0
 801cb70:	2b00      	cmp	r3, #0
 801cb72:	d007      	beq.n	801cb84 <hci_send_req+0x1e0>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 801cb74:	693b      	ldr	r3, [r7, #16]
 801cb76:	4619      	mov	r1, r3
 801cb78:	4820      	ldr	r0, [pc, #128]	; (801cbfc <hci_send_req+0x258>)
 801cb7a:	f000 f99d 	bl	801ceb8 <list_insert_tail>
      hciReadPacket=NULL;
 801cb7e:	2300      	movs	r3, #0
 801cb80:	613b      	str	r3, [r7, #16]
 801cb82:	e008      	b.n	801cb96 <hci_send_req+0x1f2>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 801cb84:	693a      	ldr	r2, [r7, #16]
 801cb86:	f107 0308 	add.w	r3, r7, #8
 801cb8a:	4611      	mov	r1, r2
 801cb8c:	4618      	mov	r0, r3
 801cb8e:	f000 f993 	bl	801ceb8 <list_insert_tail>
      hciReadPacket=NULL;
 801cb92:	2300      	movs	r3, #0
 801cb94:	613b      	str	r3, [r7, #16]
    }

    HCI_Isr();
 801cb96:	f7ff fe33 	bl	801c800 <HCI_Isr>
    
    Enable_SPI_IRQ();
 801cb9a:	f7f2 fbb5 	bl	800f308 <Enable_SPI_IRQ>
  while(1) {
 801cb9e:	e73b      	b.n	801ca18 <hci_send_req+0x74>
        goto failed;
 801cba0:	bf00      	nop
 801cba2:	e004      	b.n	801cbae <hci_send_req+0x20a>
      goto failed;
 801cba4:	bf00      	nop
 801cba6:	e002      	b.n	801cbae <hci_send_req+0x20a>
        goto failed;
 801cba8:	bf00      	nop
 801cbaa:	e000      	b.n	801cbae <hci_send_req+0x20a>
        goto failed;
 801cbac:	bf00      	nop
    
  }
  
failed: 
  if(hciReadPacket!=NULL){
 801cbae:	693b      	ldr	r3, [r7, #16]
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d004      	beq.n	801cbbe <hci_send_req+0x21a>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 801cbb4:	693b      	ldr	r3, [r7, #16]
 801cbb6:	4619      	mov	r1, r3
 801cbb8:	4810      	ldr	r0, [pc, #64]	; (801cbfc <hci_send_req+0x258>)
 801cbba:	f000 f957 	bl	801ce6c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);  
 801cbbe:	f107 0308 	add.w	r3, r7, #8
 801cbc2:	4619      	mov	r1, r3
 801cbc4:	480c      	ldr	r0, [pc, #48]	; (801cbf8 <hci_send_req+0x254>)
 801cbc6:	f7ff feae 	bl	801c926 <move_list>
  Enable_SPI_IRQ();
 801cbca:	f7f2 fb9d 	bl	800f308 <Enable_SPI_IRQ>
  return -1;
 801cbce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801cbd2:	e00d      	b.n	801cbf0 <hci_send_req+0x24c>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 801cbd4:	693b      	ldr	r3, [r7, #16]
 801cbd6:	4619      	mov	r1, r3
 801cbd8:	4808      	ldr	r0, [pc, #32]	; (801cbfc <hci_send_req+0x258>)
 801cbda:	f000 f947 	bl	801ce6c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 801cbde:	f107 0308 	add.w	r3, r7, #8
 801cbe2:	4619      	mov	r1, r3
 801cbe4:	4804      	ldr	r0, [pc, #16]	; (801cbf8 <hci_send_req+0x254>)
 801cbe6:	f7ff fe9e 	bl	801c926 <move_list>
  
  Enable_SPI_IRQ();
 801cbea:	f7f2 fb8d 	bl	800f308 <Enable_SPI_IRQ>
  return 0;
 801cbee:	2300      	movs	r3, #0
}
 801cbf0:	4618      	mov	r0, r3
 801cbf2:	3740      	adds	r7, #64	; 0x40
 801cbf4:	46bd      	mov	sp, r7
 801cbf6:	bd80      	pop	{r7, pc}
 801cbf8:	200019c8 	.word	0x200019c8
 801cbfc:	200019c0 	.word	0x200019c0

0801cc00 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 801cc00:	b580      	push	{r7, lr}
 801cc02:	b08e      	sub	sp, #56	; 0x38
 801cc04:	af00      	add	r7, sp, #0
 801cc06:	60f8      	str	r0, [r7, #12]
 801cc08:	60b9      	str	r1, [r7, #8]
 801cc0a:	607a      	str	r2, [r7, #4]
 801cc0c:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 801cc0e:	f107 0314 	add.w	r3, r7, #20
 801cc12:	2209      	movs	r2, #9
 801cc14:	2100      	movs	r1, #0
 801cc16:	4618      	mov	r0, r3
 801cc18:	f000 fa44 	bl	801d0a4 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801cc1c:	f107 0320 	add.w	r3, r7, #32
 801cc20:	2218      	movs	r2, #24
 801cc22:	2100      	movs	r1, #0
 801cc24:	4618      	mov	r0, r3
 801cc26:	f000 fa3d 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 801cc2a:	2304      	movs	r3, #4
 801cc2c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 801cc2e:	2301      	movs	r3, #1
 801cc30:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 801cc32:	2300      	movs	r3, #0
 801cc34:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 801cc36:	2300      	movs	r3, #0
 801cc38:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 801cc3a:	f107 0314 	add.w	r3, r7, #20
 801cc3e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 801cc40:	2309      	movs	r3, #9
 801cc42:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 801cc44:	f107 0320 	add.w	r3, r7, #32
 801cc48:	2100      	movs	r1, #0
 801cc4a:	4618      	mov	r0, r3
 801cc4c:	f7ff feaa 	bl	801c9a4 <hci_send_req>
 801cc50:	4603      	mov	r3, r0
 801cc52:	2b00      	cmp	r3, #0
 801cc54:	da01      	bge.n	801cc5a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 801cc56:	23ff      	movs	r3, #255	; 0xff
 801cc58:	e018      	b.n	801cc8c <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 801cc5a:	7d3b      	ldrb	r3, [r7, #20]
 801cc5c:	2b00      	cmp	r3, #0
 801cc5e:	d001      	beq.n	801cc64 <hci_le_read_local_version+0x64>
    return resp.status;
 801cc60:	7d3b      	ldrb	r3, [r7, #20]
 801cc62:	e013      	b.n	801cc8c <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 801cc64:	7d7a      	ldrb	r2, [r7, #21]
 801cc66:	68fb      	ldr	r3, [r7, #12]
 801cc68:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 801cc6a:	8afa      	ldrh	r2, [r7, #22]
 801cc6c:	68bb      	ldr	r3, [r7, #8]
 801cc6e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 801cc70:	7e3a      	ldrb	r2, [r7, #24]
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 801cc76:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 801cc7a:	b29a      	uxth	r2, r3
 801cc7c:	683b      	ldr	r3, [r7, #0]
 801cc7e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 801cc80:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 801cc84:	b29a      	uxth	r2, r3
 801cc86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801cc88:	801a      	strh	r2, [r3, #0]
  
  return 0;
 801cc8a:	2300      	movs	r3, #0
}
 801cc8c:	4618      	mov	r0, r3
 801cc8e:	3738      	adds	r7, #56	; 0x38
 801cc90:	46bd      	mov	sp, r7
 801cc92:	bd80      	pop	{r7, pc}

0801cc94 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 801cc94:	b580      	push	{r7, lr}
 801cc96:	b092      	sub	sp, #72	; 0x48
 801cc98:	af00      	add	r7, sp, #0
 801cc9a:	4603      	mov	r3, r0
 801cc9c:	6039      	str	r1, [r7, #0]
 801cc9e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  Osal_MemSet(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 801cca0:	f107 0310 	add.w	r3, r7, #16
 801cca4:	2220      	movs	r2, #32
 801cca6:	2100      	movs	r1, #0
 801cca8:	4618      	mov	r0, r3
 801ccaa:	f000 f9fb 	bl	801d0a4 <Osal_MemSet>
  scan_resp_cp.length = length;
 801ccae:	79fb      	ldrb	r3, [r7, #7]
 801ccb0:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(scan_resp_cp.data, data, MIN(31,length));
 801ccb2:	79fb      	ldrb	r3, [r7, #7]
 801ccb4:	2b1f      	cmp	r3, #31
 801ccb6:	bf28      	it	cs
 801ccb8:	231f      	movcs	r3, #31
 801ccba:	b2db      	uxtb	r3, r3
 801ccbc:	461a      	mov	r2, r3
 801ccbe:	f107 0310 	add.w	r3, r7, #16
 801ccc2:	3301      	adds	r3, #1
 801ccc4:	6839      	ldr	r1, [r7, #0]
 801ccc6:	4618      	mov	r0, r3
 801ccc8:	f000 f9dc 	bl	801d084 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801cccc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801ccd0:	2218      	movs	r2, #24
 801ccd2:	2100      	movs	r1, #0
 801ccd4:	4618      	mov	r0, r3
 801ccd6:	f000 f9e5 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 801ccda:	2308      	movs	r3, #8
 801ccdc:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 801ccde:	2309      	movs	r3, #9
 801cce0:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 801cce2:	f107 0310 	add.w	r3, r7, #16
 801cce6:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 801cce8:	2320      	movs	r3, #32
 801ccea:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 801ccec:	f107 030f 	add.w	r3, r7, #15
 801ccf0:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 801ccf2:	2301      	movs	r3, #1
 801ccf4:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 801ccf6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801ccfa:	2100      	movs	r1, #0
 801ccfc:	4618      	mov	r0, r3
 801ccfe:	f7ff fe51 	bl	801c9a4 <hci_send_req>
 801cd02:	4603      	mov	r3, r0
 801cd04:	2b00      	cmp	r3, #0
 801cd06:	da01      	bge.n	801cd0c <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 801cd08:	23ff      	movs	r3, #255	; 0xff
 801cd0a:	e000      	b.n	801cd0e <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 801cd0c:	7bfb      	ldrb	r3, [r7, #15]
}
 801cd0e:	4618      	mov	r0, r3
 801cd10:	3748      	adds	r7, #72	; 0x48
 801cd12:	46bd      	mov	sp, r7
 801cd14:	bd80      	pop	{r7, pc}

0801cd16 <hci_le_set_random_address>:
  
  return 0;
}

int hci_le_set_random_address(tBDAddr bdaddr)
{
 801cd16:	b580      	push	{r7, lr}
 801cd18:	b08c      	sub	sp, #48	; 0x30
 801cd1a:	af00      	add	r7, sp, #0
 801cd1c:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  le_set_random_address_cp set_rand_addr_cp;
  uint8_t status;
  
  Osal_MemSet(&set_rand_addr_cp, 0, sizeof(set_rand_addr_cp));
 801cd1e:	f107 0310 	add.w	r3, r7, #16
 801cd22:	2206      	movs	r2, #6
 801cd24:	2100      	movs	r1, #0
 801cd26:	4618      	mov	r0, r3
 801cd28:	f000 f9bc 	bl	801d0a4 <Osal_MemSet>
  Osal_MemCpy(set_rand_addr_cp.bdaddr, bdaddr, sizeof(tBDAddr));
 801cd2c:	f107 0310 	add.w	r3, r7, #16
 801cd30:	2206      	movs	r2, #6
 801cd32:	6879      	ldr	r1, [r7, #4]
 801cd34:	4618      	mov	r0, r3
 801cd36:	f000 f9a5 	bl	801d084 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801cd3a:	f107 0318 	add.w	r3, r7, #24
 801cd3e:	2218      	movs	r2, #24
 801cd40:	2100      	movs	r1, #0
 801cd42:	4618      	mov	r0, r3
 801cd44:	f000 f9ae 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 801cd48:	2308      	movs	r3, #8
 801cd4a:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_LE_SET_RANDOM_ADDRESS;
 801cd4c:	2305      	movs	r3, #5
 801cd4e:	837b      	strh	r3, [r7, #26]
  rq.cparam = &set_rand_addr_cp;
 801cd50:	f107 0310 	add.w	r3, r7, #16
 801cd54:	623b      	str	r3, [r7, #32]
  rq.clen = LE_SET_RANDOM_ADDRESS_CP_SIZE;
 801cd56:	2306      	movs	r3, #6
 801cd58:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &status;
 801cd5a:	f107 030f 	add.w	r3, r7, #15
 801cd5e:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = 1;
 801cd60:	2301      	movs	r3, #1
 801cd62:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 801cd64:	f107 0318 	add.w	r3, r7, #24
 801cd68:	2100      	movs	r1, #0
 801cd6a:	4618      	mov	r0, r3
 801cd6c:	f7ff fe1a 	bl	801c9a4 <hci_send_req>
 801cd70:	4603      	mov	r3, r0
 801cd72:	2b00      	cmp	r3, #0
 801cd74:	da01      	bge.n	801cd7a <hci_le_set_random_address+0x64>
    return BLE_STATUS_TIMEOUT;
 801cd76:	23ff      	movs	r3, #255	; 0xff
 801cd78:	e000      	b.n	801cd7c <hci_le_set_random_address+0x66>
  
  return status;
 801cd7a:	7bfb      	ldrb	r3, [r7, #15]
}
 801cd7c:	4618      	mov	r0, r3
 801cd7e:	3730      	adds	r7, #48	; 0x30
 801cd80:	46bd      	mov	sp, r7
 801cd82:	bd80      	pop	{r7, pc}

0801cd84 <hci_read_rssi>:
  
  return 0;
}

int hci_read_rssi(uint16_t *conn_handle, int8_t * rssi)
{
 801cd84:	b580      	push	{r7, lr}
 801cd86:	b08a      	sub	sp, #40	; 0x28
 801cd88:	af00      	add	r7, sp, #0
 801cd8a:	6078      	str	r0, [r7, #4]
 801cd8c:	6039      	str	r1, [r7, #0]
  struct hci_request rq;
  read_rssi_cp params;
  read_rssi_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 801cd8e:	f107 0308 	add.w	r3, r7, #8
 801cd92:	2204      	movs	r2, #4
 801cd94:	2100      	movs	r1, #0
 801cd96:	4618      	mov	r0, r3
 801cd98:	f000 f984 	bl	801d0a4 <Osal_MemSet>
  
  params.handle = *conn_handle;
 801cd9c:	687b      	ldr	r3, [r7, #4]
 801cd9e:	881b      	ldrh	r3, [r3, #0]
 801cda0:	81bb      	strh	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 801cda2:	f107 0310 	add.w	r3, r7, #16
 801cda6:	2218      	movs	r2, #24
 801cda8:	2100      	movs	r1, #0
 801cdaa:	4618      	mov	r0, r3
 801cdac:	f000 f97a 	bl	801d0a4 <Osal_MemSet>
  rq.ogf = OGF_STATUS_PARAM;
 801cdb0:	2305      	movs	r3, #5
 801cdb2:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_READ_RSSI;
 801cdb4:	2305      	movs	r3, #5
 801cdb6:	827b      	strh	r3, [r7, #18]
  rq.cparam = &params;
 801cdb8:	f107 030c 	add.w	r3, r7, #12
 801cdbc:	61bb      	str	r3, [r7, #24]
  rq.clen = READ_RSSI_CP_SIZE;
 801cdbe:	2302      	movs	r3, #2
 801cdc0:	61fb      	str	r3, [r7, #28]
  rq.rparam = &resp;
 801cdc2:	f107 0308 	add.w	r3, r7, #8
 801cdc6:	623b      	str	r3, [r7, #32]
  rq.rlen = READ_RSSI_RP_SIZE;
 801cdc8:	2304      	movs	r3, #4
 801cdca:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0){
 801cdcc:	f107 0310 	add.w	r3, r7, #16
 801cdd0:	2100      	movs	r1, #0
 801cdd2:	4618      	mov	r0, r3
 801cdd4:	f7ff fde6 	bl	801c9a4 <hci_send_req>
 801cdd8:	4603      	mov	r3, r0
 801cdda:	2b00      	cmp	r3, #0
 801cddc:	da01      	bge.n	801cde2 <hci_read_rssi+0x5e>
    return BLE_STATUS_TIMEOUT;
 801cdde:	23ff      	movs	r3, #255	; 0xff
 801cde0:	e00e      	b.n	801ce00 <hci_read_rssi+0x7c>
  }
  
  if (resp.status) {
 801cde2:	7a3b      	ldrb	r3, [r7, #8]
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d001      	beq.n	801cdec <hci_read_rssi+0x68>
    return resp.status;
 801cde8:	7a3b      	ldrb	r3, [r7, #8]
 801cdea:	e009      	b.n	801ce00 <hci_read_rssi+0x7c>
  }
  
  *conn_handle = resp.handle;
 801cdec:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 801cdf0:	b29a      	uxth	r2, r3
 801cdf2:	687b      	ldr	r3, [r7, #4]
 801cdf4:	801a      	strh	r2, [r3, #0]
  *rssi = resp.rssi;
 801cdf6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 801cdfa:	683b      	ldr	r3, [r7, #0]
 801cdfc:	701a      	strb	r2, [r3, #0]
  
  return 0;
 801cdfe:	2300      	movs	r3, #0
}
 801ce00:	4618      	mov	r0, r3
 801ce02:	3728      	adds	r7, #40	; 0x28
 801ce04:	46bd      	mov	sp, r7
 801ce06:	bd80      	pop	{r7, pc}

0801ce08 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 801ce08:	b480      	push	{r7}
 801ce0a:	b083      	sub	sp, #12
 801ce0c:	af00      	add	r7, sp, #0
 801ce0e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 801ce10:	687b      	ldr	r3, [r7, #4]
 801ce12:	687a      	ldr	r2, [r7, #4]
 801ce14:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 801ce16:	687b      	ldr	r3, [r7, #4]
 801ce18:	687a      	ldr	r2, [r7, #4]
 801ce1a:	605a      	str	r2, [r3, #4]
}
 801ce1c:	bf00      	nop
 801ce1e:	370c      	adds	r7, #12
 801ce20:	46bd      	mov	sp, r7
 801ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ce26:	4770      	bx	lr

0801ce28 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 801ce28:	b480      	push	{r7}
 801ce2a:	b087      	sub	sp, #28
 801ce2c:	af00      	add	r7, sp, #0
 801ce2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801ce30:	f3ef 8310 	mrs	r3, PRIMASK
 801ce34:	60fb      	str	r3, [r7, #12]
  return(result);
 801ce36:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801ce38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ce3a:	b672      	cpsid	i
}
 801ce3c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801ce3e:	687b      	ldr	r3, [r7, #4]
 801ce40:	681b      	ldr	r3, [r3, #0]
 801ce42:	687a      	ldr	r2, [r7, #4]
 801ce44:	429a      	cmp	r2, r3
 801ce46:	d102      	bne.n	801ce4e <list_is_empty+0x26>
  {
    return_value = TRUE;
 801ce48:	2301      	movs	r3, #1
 801ce4a:	75fb      	strb	r3, [r7, #23]
 801ce4c:	e001      	b.n	801ce52 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801ce4e:	2300      	movs	r3, #0
 801ce50:	75fb      	strb	r3, [r7, #23]
 801ce52:	693b      	ldr	r3, [r7, #16]
 801ce54:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce56:	68bb      	ldr	r3, [r7, #8]
 801ce58:	f383 8810 	msr	PRIMASK, r3
}
 801ce5c:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801ce5e:	7dfb      	ldrb	r3, [r7, #23]
}
 801ce60:	4618      	mov	r0, r3
 801ce62:	371c      	adds	r7, #28
 801ce64:	46bd      	mov	sp, r7
 801ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ce6a:	4770      	bx	lr

0801ce6c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 801ce6c:	b480      	push	{r7}
 801ce6e:	b087      	sub	sp, #28
 801ce70:	af00      	add	r7, sp, #0
 801ce72:	6078      	str	r0, [r7, #4]
 801ce74:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801ce76:	f3ef 8310 	mrs	r3, PRIMASK
 801ce7a:	60fb      	str	r3, [r7, #12]
  return(result);
 801ce7c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801ce7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ce80:	b672      	cpsid	i
}
 801ce82:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	681a      	ldr	r2, [r3, #0]
 801ce88:	683b      	ldr	r3, [r7, #0]
 801ce8a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801ce8c:	683b      	ldr	r3, [r7, #0]
 801ce8e:	687a      	ldr	r2, [r7, #4]
 801ce90:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 801ce92:	687b      	ldr	r3, [r7, #4]
 801ce94:	683a      	ldr	r2, [r7, #0]
 801ce96:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 801ce98:	683b      	ldr	r3, [r7, #0]
 801ce9a:	681b      	ldr	r3, [r3, #0]
 801ce9c:	683a      	ldr	r2, [r7, #0]
 801ce9e:	605a      	str	r2, [r3, #4]
 801cea0:	697b      	ldr	r3, [r7, #20]
 801cea2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cea4:	693b      	ldr	r3, [r7, #16]
 801cea6:	f383 8810 	msr	PRIMASK, r3
}
 801ceaa:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801ceac:	bf00      	nop
 801ceae:	371c      	adds	r7, #28
 801ceb0:	46bd      	mov	sp, r7
 801ceb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ceb6:	4770      	bx	lr

0801ceb8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 801ceb8:	b480      	push	{r7}
 801ceba:	b087      	sub	sp, #28
 801cebc:	af00      	add	r7, sp, #0
 801cebe:	6078      	str	r0, [r7, #4]
 801cec0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801cec2:	f3ef 8310 	mrs	r3, PRIMASK
 801cec6:	60fb      	str	r3, [r7, #12]
  return(result);
 801cec8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801ceca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cecc:	b672      	cpsid	i
}
 801cece:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 801ced0:	683b      	ldr	r3, [r7, #0]
 801ced2:	687a      	ldr	r2, [r7, #4]
 801ced4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 801ced6:	687b      	ldr	r3, [r7, #4]
 801ced8:	685a      	ldr	r2, [r3, #4]
 801ceda:	683b      	ldr	r3, [r7, #0]
 801cedc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801cede:	687b      	ldr	r3, [r7, #4]
 801cee0:	683a      	ldr	r2, [r7, #0]
 801cee2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 801cee4:	683b      	ldr	r3, [r7, #0]
 801cee6:	685b      	ldr	r3, [r3, #4]
 801cee8:	683a      	ldr	r2, [r7, #0]
 801ceea:	601a      	str	r2, [r3, #0]
 801ceec:	697b      	ldr	r3, [r7, #20]
 801ceee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cef0:	693b      	ldr	r3, [r7, #16]
 801cef2:	f383 8810 	msr	PRIMASK, r3
}
 801cef6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801cef8:	bf00      	nop
 801cefa:	371c      	adds	r7, #28
 801cefc:	46bd      	mov	sp, r7
 801cefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf02:	4770      	bx	lr

0801cf04 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 801cf04:	b480      	push	{r7}
 801cf06:	b087      	sub	sp, #28
 801cf08:	af00      	add	r7, sp, #0
 801cf0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801cf0c:	f3ef 8310 	mrs	r3, PRIMASK
 801cf10:	60fb      	str	r3, [r7, #12]
  return(result);
 801cf12:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801cf14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cf16:	b672      	cpsid	i
}
 801cf18:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 801cf1a:	687b      	ldr	r3, [r7, #4]
 801cf1c:	685b      	ldr	r3, [r3, #4]
 801cf1e:	687a      	ldr	r2, [r7, #4]
 801cf20:	6812      	ldr	r2, [r2, #0]
 801cf22:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 801cf24:	687b      	ldr	r3, [r7, #4]
 801cf26:	681b      	ldr	r3, [r3, #0]
 801cf28:	687a      	ldr	r2, [r7, #4]
 801cf2a:	6852      	ldr	r2, [r2, #4]
 801cf2c:	605a      	str	r2, [r3, #4]
 801cf2e:	697b      	ldr	r3, [r7, #20]
 801cf30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cf32:	693b      	ldr	r3, [r7, #16]
 801cf34:	f383 8810 	msr	PRIMASK, r3
}
 801cf38:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801cf3a:	bf00      	nop
 801cf3c:	371c      	adds	r7, #28
 801cf3e:	46bd      	mov	sp, r7
 801cf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf44:	4770      	bx	lr

0801cf46 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 801cf46:	b580      	push	{r7, lr}
 801cf48:	b086      	sub	sp, #24
 801cf4a:	af00      	add	r7, sp, #0
 801cf4c:	6078      	str	r0, [r7, #4]
 801cf4e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801cf50:	f3ef 8310 	mrs	r3, PRIMASK
 801cf54:	60fb      	str	r3, [r7, #12]
  return(result);
 801cf56:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801cf58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cf5a:	b672      	cpsid	i
}
 801cf5c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 801cf5e:	687b      	ldr	r3, [r7, #4]
 801cf60:	681a      	ldr	r2, [r3, #0]
 801cf62:	683b      	ldr	r3, [r7, #0]
 801cf64:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 801cf66:	687b      	ldr	r3, [r7, #4]
 801cf68:	681b      	ldr	r3, [r3, #0]
 801cf6a:	4618      	mov	r0, r3
 801cf6c:	f7ff ffca 	bl	801cf04 <list_remove_node>
  (*node)->next = NULL;
 801cf70:	683b      	ldr	r3, [r7, #0]
 801cf72:	681b      	ldr	r3, [r3, #0]
 801cf74:	2200      	movs	r2, #0
 801cf76:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 801cf78:	683b      	ldr	r3, [r7, #0]
 801cf7a:	681b      	ldr	r3, [r3, #0]
 801cf7c:	2200      	movs	r2, #0
 801cf7e:	605a      	str	r2, [r3, #4]
 801cf80:	697b      	ldr	r3, [r7, #20]
 801cf82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cf84:	693b      	ldr	r3, [r7, #16]
 801cf86:	f383 8810 	msr	PRIMASK, r3
}
 801cf8a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801cf8c:	bf00      	nop
 801cf8e:	3718      	adds	r7, #24
 801cf90:	46bd      	mov	sp, r7
 801cf92:	bd80      	pop	{r7, pc}

0801cf94 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 801cf94:	b580      	push	{r7, lr}
 801cf96:	b086      	sub	sp, #24
 801cf98:	af00      	add	r7, sp, #0
 801cf9a:	6078      	str	r0, [r7, #4]
 801cf9c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801cf9e:	f3ef 8310 	mrs	r3, PRIMASK
 801cfa2:	60fb      	str	r3, [r7, #12]
  return(result);
 801cfa4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801cfa6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cfa8:	b672      	cpsid	i
}
 801cfaa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 801cfac:	687b      	ldr	r3, [r7, #4]
 801cfae:	685a      	ldr	r2, [r3, #4]
 801cfb0:	683b      	ldr	r3, [r7, #0]
 801cfb2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 801cfb4:	687b      	ldr	r3, [r7, #4]
 801cfb6:	685b      	ldr	r3, [r3, #4]
 801cfb8:	4618      	mov	r0, r3
 801cfba:	f7ff ffa3 	bl	801cf04 <list_remove_node>
  (*node)->next = NULL;
 801cfbe:	683b      	ldr	r3, [r7, #0]
 801cfc0:	681b      	ldr	r3, [r3, #0]
 801cfc2:	2200      	movs	r2, #0
 801cfc4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 801cfc6:	683b      	ldr	r3, [r7, #0]
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	2200      	movs	r2, #0
 801cfcc:	605a      	str	r2, [r3, #4]
 801cfce:	697b      	ldr	r3, [r7, #20]
 801cfd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cfd2:	693b      	ldr	r3, [r7, #16]
 801cfd4:	f383 8810 	msr	PRIMASK, r3
}
 801cfd8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801cfda:	bf00      	nop
 801cfdc:	3718      	adds	r7, #24
 801cfde:	46bd      	mov	sp, r7
 801cfe0:	bd80      	pop	{r7, pc}

0801cfe2 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 801cfe2:	b480      	push	{r7}
 801cfe4:	b089      	sub	sp, #36	; 0x24
 801cfe6:	af00      	add	r7, sp, #0
 801cfe8:	6078      	str	r0, [r7, #4]
  int size = 0;
 801cfea:	2300      	movs	r3, #0
 801cfec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801cfee:	f3ef 8310 	mrs	r3, PRIMASK
 801cff2:	613b      	str	r3, [r7, #16]
  return(result);
 801cff4:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801cff6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cff8:	b672      	cpsid	i
}
 801cffa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 801cffc:	687b      	ldr	r3, [r7, #4]
 801cffe:	681b      	ldr	r3, [r3, #0]
 801d000:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 801d002:	e005      	b.n	801d010 <list_get_size+0x2e>
  {
    size++;
 801d004:	69fb      	ldr	r3, [r7, #28]
 801d006:	3301      	adds	r3, #1
 801d008:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 801d00a:	69bb      	ldr	r3, [r7, #24]
 801d00c:	681b      	ldr	r3, [r3, #0]
 801d00e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 801d010:	69ba      	ldr	r2, [r7, #24]
 801d012:	687b      	ldr	r3, [r7, #4]
 801d014:	429a      	cmp	r2, r3
 801d016:	d1f5      	bne.n	801d004 <list_get_size+0x22>
 801d018:	697b      	ldr	r3, [r7, #20]
 801d01a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d01c:	68fb      	ldr	r3, [r7, #12]
 801d01e:	f383 8810 	msr	PRIMASK, r3
}
 801d022:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  return (size);
 801d024:	69fb      	ldr	r3, [r7, #28]
}
 801d026:	4618      	mov	r0, r3
 801d028:	3724      	adds	r7, #36	; 0x24
 801d02a:	46bd      	mov	sp, r7
 801d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d030:	4770      	bx	lr

0801d032 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 801d032:	b580      	push	{r7, lr}
 801d034:	b082      	sub	sp, #8
 801d036:	af00      	add	r7, sp, #0
 801d038:	6078      	str	r0, [r7, #4]
 801d03a:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 801d03c:	687b      	ldr	r3, [r7, #4]
 801d03e:	683a      	ldr	r2, [r7, #0]
 801d040:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 801d042:	f7f7 f9b7 	bl	80143b4 <HAL_GetTick>
 801d046:	4602      	mov	r2, r0
 801d048:	687b      	ldr	r3, [r7, #4]
 801d04a:	601a      	str	r2, [r3, #0]
}
 801d04c:	bf00      	nop
 801d04e:	3708      	adds	r7, #8
 801d050:	46bd      	mov	sp, r7
 801d052:	bd80      	pop	{r7, pc}

0801d054 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 801d054:	b580      	push	{r7, lr}
 801d056:	b084      	sub	sp, #16
 801d058:	af00      	add	r7, sp, #0
 801d05a:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 801d05c:	f7f7 f9aa 	bl	80143b4 <HAL_GetTick>
 801d060:	4602      	mov	r2, r0
 801d062:	687b      	ldr	r3, [r7, #4]
 801d064:	681b      	ldr	r3, [r3, #0]
 801d066:	1ad3      	subs	r3, r2, r3
 801d068:	3301      	adds	r3, #1
 801d06a:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 801d06c:	687b      	ldr	r3, [r7, #4]
 801d06e:	685b      	ldr	r3, [r3, #4]
 801d070:	68fa      	ldr	r2, [r7, #12]
 801d072:	429a      	cmp	r2, r3
 801d074:	bf8c      	ite	hi
 801d076:	2301      	movhi	r3, #1
 801d078:	2300      	movls	r3, #0
 801d07a:	b2db      	uxtb	r3, r3

}
 801d07c:	4618      	mov	r0, r3
 801d07e:	3710      	adds	r7, #16
 801d080:	46bd      	mov	sp, r7
 801d082:	bd80      	pop	{r7, pc}

0801d084 <Osal_MemCpy>:
 * @param  size: Number of bytes to copy from the source to the destination
 *               buffer
 * @retval Pointer to the destination buffer
 */
void* Osal_MemCpy(void *dest, const void *src, unsigned int size)
{
 801d084:	b580      	push	{r7, lr}
 801d086:	b084      	sub	sp, #16
 801d088:	af00      	add	r7, sp, #0
 801d08a:	60f8      	str	r0, [r7, #12]
 801d08c:	60b9      	str	r1, [r7, #8]
 801d08e:	607a      	str	r2, [r7, #4]
    return(memcpy(dest,src,size)); 
 801d090:	687a      	ldr	r2, [r7, #4]
 801d092:	68b9      	ldr	r1, [r7, #8]
 801d094:	68f8      	ldr	r0, [r7, #12]
 801d096:	f000 fed9 	bl	801de4c <memcpy>
 801d09a:	4603      	mov	r3, r0
}
 801d09c:	4618      	mov	r0, r3
 801d09e:	3710      	adds	r7, #16
 801d0a0:	46bd      	mov	sp, r7
 801d0a2:	bd80      	pop	{r7, pc}

0801d0a4 <Osal_MemSet>:
 * @param  value: Value to assign to each byte of the memory block
 * @param  size : Number of bytes to be set to "value"
 * @retval Pointer to the filled block of memory
 */
void* Osal_MemSet(void *ptr, int value, unsigned int size)
{
 801d0a4:	b580      	push	{r7, lr}
 801d0a6:	b084      	sub	sp, #16
 801d0a8:	af00      	add	r7, sp, #0
 801d0aa:	60f8      	str	r0, [r7, #12]
 801d0ac:	60b9      	str	r1, [r7, #8]
 801d0ae:	607a      	str	r2, [r7, #4]
    return(memset(ptr,value,size));
 801d0b0:	687a      	ldr	r2, [r7, #4]
 801d0b2:	68b9      	ldr	r1, [r7, #8]
 801d0b4:	68f8      	ldr	r0, [r7, #12]
 801d0b6:	f000 fed7 	bl	801de68 <memset>
 801d0ba:	4603      	mov	r3, r0
}
 801d0bc:	4618      	mov	r0, r3
 801d0be:	3710      	adds	r7, #16
 801d0c0:	46bd      	mov	sp, r7
 801d0c2:	bd80      	pop	{r7, pc}

0801d0c4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 801d0c4:	b480      	push	{r7}
 801d0c6:	b083      	sub	sp, #12
 801d0c8:	af00      	add	r7, sp, #0
 801d0ca:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 801d0cc:	2300      	movs	r3, #0
}
 801d0ce:	4618      	mov	r0, r3
 801d0d0:	370c      	adds	r7, #12
 801d0d2:	46bd      	mov	sp, r7
 801d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d0d8:	4770      	bx	lr

0801d0da <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801d0da:	b580      	push	{r7, lr}
 801d0dc:	b084      	sub	sp, #16
 801d0de:	af00      	add	r7, sp, #0
 801d0e0:	6078      	str	r0, [r7, #4]
 801d0e2:	460b      	mov	r3, r1
 801d0e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 801d0e6:	2302      	movs	r3, #2
 801d0e8:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 801d0ea:	687b      	ldr	r3, [r7, #4]
 801d0ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d0f0:	2b00      	cmp	r3, #0
 801d0f2:	d00c      	beq.n	801d10e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d0fa:	681b      	ldr	r3, [r3, #0]
 801d0fc:	78fa      	ldrb	r2, [r7, #3]
 801d0fe:	4611      	mov	r1, r2
 801d100:	6878      	ldr	r0, [r7, #4]
 801d102:	4798      	blx	r3
 801d104:	4603      	mov	r3, r0
 801d106:	2b00      	cmp	r3, #0
 801d108:	d101      	bne.n	801d10e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 801d10a:	2300      	movs	r3, #0
 801d10c:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 801d10e:	7bfb      	ldrb	r3, [r7, #15]
}
 801d110:	4618      	mov	r0, r3
 801d112:	3710      	adds	r7, #16
 801d114:	46bd      	mov	sp, r7
 801d116:	bd80      	pop	{r7, pc}

0801d118 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801d118:	b580      	push	{r7, lr}
 801d11a:	b082      	sub	sp, #8
 801d11c:	af00      	add	r7, sp, #0
 801d11e:	6078      	str	r0, [r7, #4]
 801d120:	460b      	mov	r3, r1
 801d122:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 801d124:	687b      	ldr	r3, [r7, #4]
 801d126:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d12a:	685b      	ldr	r3, [r3, #4]
 801d12c:	78fa      	ldrb	r2, [r7, #3]
 801d12e:	4611      	mov	r1, r2
 801d130:	6878      	ldr	r0, [r7, #4]
 801d132:	4798      	blx	r3
  return USBD_OK;
 801d134:	2300      	movs	r3, #0
}
 801d136:	4618      	mov	r0, r3
 801d138:	3708      	adds	r7, #8
 801d13a:	46bd      	mov	sp, r7
 801d13c:	bd80      	pop	{r7, pc}

0801d13e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801d13e:	b580      	push	{r7, lr}
 801d140:	b082      	sub	sp, #8
 801d142:	af00      	add	r7, sp, #0
 801d144:	6078      	str	r0, [r7, #4]
 801d146:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801d148:	687b      	ldr	r3, [r7, #4]
 801d14a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801d14e:	6839      	ldr	r1, [r7, #0]
 801d150:	4618      	mov	r0, r3
 801d152:	f000 fda2 	bl	801dc9a <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	2201      	movs	r2, #1
 801d15a:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 801d15e:	687b      	ldr	r3, [r7, #4]
 801d160:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 801d164:	461a      	mov	r2, r3
 801d166:	687b      	ldr	r3, [r7, #4]
 801d168:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 801d16c:	687b      	ldr	r3, [r7, #4]
 801d16e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 801d172:	f003 031f 	and.w	r3, r3, #31
 801d176:	2b02      	cmp	r3, #2
 801d178:	d016      	beq.n	801d1a8 <USBD_LL_SetupStage+0x6a>
 801d17a:	2b02      	cmp	r3, #2
 801d17c:	dc1c      	bgt.n	801d1b8 <USBD_LL_SetupStage+0x7a>
 801d17e:	2b00      	cmp	r3, #0
 801d180:	d002      	beq.n	801d188 <USBD_LL_SetupStage+0x4a>
 801d182:	2b01      	cmp	r3, #1
 801d184:	d008      	beq.n	801d198 <USBD_LL_SetupStage+0x5a>
 801d186:	e017      	b.n	801d1b8 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 801d188:	687b      	ldr	r3, [r7, #4]
 801d18a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801d18e:	4619      	mov	r1, r3
 801d190:	6878      	ldr	r0, [r7, #4]
 801d192:	f000 f9c7 	bl	801d524 <USBD_StdDevReq>
    break;
 801d196:	e01a      	b.n	801d1ce <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 801d198:	687b      	ldr	r3, [r7, #4]
 801d19a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801d19e:	4619      	mov	r1, r3
 801d1a0:	6878      	ldr	r0, [r7, #4]
 801d1a2:	f000 fa0f 	bl	801d5c4 <USBD_StdItfReq>
    break;
 801d1a6:	e012      	b.n	801d1ce <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 801d1a8:	687b      	ldr	r3, [r7, #4]
 801d1aa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801d1ae:	4619      	mov	r1, r3
 801d1b0:	6878      	ldr	r0, [r7, #4]
 801d1b2:	f000 fa3a 	bl	801d62a <USBD_StdEPReq>
    break;
 801d1b6:	e00a      	b.n	801d1ce <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 801d1b8:	687b      	ldr	r3, [r7, #4]
 801d1ba:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 801d1be:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801d1c2:	b2db      	uxtb	r3, r3
 801d1c4:	4619      	mov	r1, r3
 801d1c6:	6878      	ldr	r0, [r7, #4]
 801d1c8:	f7e9 f888 	bl	80062dc <USBD_LL_StallEP>
    break;
 801d1cc:	bf00      	nop
  }  
  return USBD_OK;  
 801d1ce:	2300      	movs	r3, #0
}
 801d1d0:	4618      	mov	r0, r3
 801d1d2:	3708      	adds	r7, #8
 801d1d4:	46bd      	mov	sp, r7
 801d1d6:	bd80      	pop	{r7, pc}

0801d1d8 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 801d1d8:	b580      	push	{r7, lr}
 801d1da:	b086      	sub	sp, #24
 801d1dc:	af00      	add	r7, sp, #0
 801d1de:	60f8      	str	r0, [r7, #12]
 801d1e0:	460b      	mov	r3, r1
 801d1e2:	607a      	str	r2, [r7, #4]
 801d1e4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 801d1e6:	7afb      	ldrb	r3, [r7, #11]
 801d1e8:	2b00      	cmp	r3, #0
 801d1ea:	d138      	bne.n	801d25e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801d1ec:	68fb      	ldr	r3, [r7, #12]
 801d1ee:	f503 7382 	add.w	r3, r3, #260	; 0x104
 801d1f2:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 801d1f4:	68fb      	ldr	r3, [r7, #12]
 801d1f6:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 801d1fa:	2b03      	cmp	r3, #3
 801d1fc:	d142      	bne.n	801d284 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 801d1fe:	697b      	ldr	r3, [r7, #20]
 801d200:	689a      	ldr	r2, [r3, #8]
 801d202:	697b      	ldr	r3, [r7, #20]
 801d204:	68db      	ldr	r3, [r3, #12]
 801d206:	429a      	cmp	r2, r3
 801d208:	d914      	bls.n	801d234 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 801d20a:	697b      	ldr	r3, [r7, #20]
 801d20c:	689a      	ldr	r2, [r3, #8]
 801d20e:	697b      	ldr	r3, [r7, #20]
 801d210:	68db      	ldr	r3, [r3, #12]
 801d212:	1ad2      	subs	r2, r2, r3
 801d214:	697b      	ldr	r3, [r7, #20]
 801d216:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 801d218:	697b      	ldr	r3, [r7, #20]
 801d21a:	68da      	ldr	r2, [r3, #12]
 801d21c:	697b      	ldr	r3, [r7, #20]
 801d21e:	689b      	ldr	r3, [r3, #8]
 801d220:	4293      	cmp	r3, r2
 801d222:	bf28      	it	cs
 801d224:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 801d226:	b29b      	uxth	r3, r3
 801d228:	461a      	mov	r2, r3
 801d22a:	6879      	ldr	r1, [r7, #4]
 801d22c:	68f8      	ldr	r0, [r7, #12]
 801d22e:	f000 fdb0 	bl	801dd92 <USBD_CtlContinueRx>
 801d232:	e027      	b.n	801d284 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 801d234:	68fb      	ldr	r3, [r7, #12]
 801d236:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d23a:	691b      	ldr	r3, [r3, #16]
 801d23c:	2b00      	cmp	r3, #0
 801d23e:	d00a      	beq.n	801d256 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801d240:	68fb      	ldr	r3, [r7, #12]
 801d242:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 801d246:	2b03      	cmp	r3, #3
 801d248:	d105      	bne.n	801d256 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d250:	691b      	ldr	r3, [r3, #16]
 801d252:	68f8      	ldr	r0, [r7, #12]
 801d254:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 801d256:	68f8      	ldr	r0, [r7, #12]
 801d258:	f000 fdad 	bl	801ddb6 <USBD_CtlSendStatus>
 801d25c:	e012      	b.n	801d284 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 801d25e:	68fb      	ldr	r3, [r7, #12]
 801d260:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d264:	699b      	ldr	r3, [r3, #24]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d00c      	beq.n	801d284 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 801d26a:	68fb      	ldr	r3, [r7, #12]
 801d26c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 801d270:	2b03      	cmp	r3, #3
 801d272:	d107      	bne.n	801d284 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 801d274:	68fb      	ldr	r3, [r7, #12]
 801d276:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d27a:	699b      	ldr	r3, [r3, #24]
 801d27c:	7afa      	ldrb	r2, [r7, #11]
 801d27e:	4611      	mov	r1, r2
 801d280:	68f8      	ldr	r0, [r7, #12]
 801d282:	4798      	blx	r3
  }  
  return USBD_OK;
 801d284:	2300      	movs	r3, #0
}
 801d286:	4618      	mov	r0, r3
 801d288:	3718      	adds	r7, #24
 801d28a:	46bd      	mov	sp, r7
 801d28c:	bd80      	pop	{r7, pc}

0801d28e <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 801d28e:	b580      	push	{r7, lr}
 801d290:	b086      	sub	sp, #24
 801d292:	af00      	add	r7, sp, #0
 801d294:	60f8      	str	r0, [r7, #12]
 801d296:	460b      	mov	r3, r1
 801d298:	607a      	str	r2, [r7, #4]
 801d29a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 801d29c:	7afb      	ldrb	r3, [r7, #11]
 801d29e:	2b00      	cmp	r3, #0
 801d2a0:	d16c      	bne.n	801d37c <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 801d2a2:	68fb      	ldr	r3, [r7, #12]
 801d2a4:	3314      	adds	r3, #20
 801d2a6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 801d2ae:	2b02      	cmp	r3, #2
 801d2b0:	d157      	bne.n	801d362 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 801d2b2:	697b      	ldr	r3, [r7, #20]
 801d2b4:	689a      	ldr	r2, [r3, #8]
 801d2b6:	697b      	ldr	r3, [r7, #20]
 801d2b8:	68db      	ldr	r3, [r3, #12]
 801d2ba:	429a      	cmp	r2, r3
 801d2bc:	d915      	bls.n	801d2ea <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 801d2be:	697b      	ldr	r3, [r7, #20]
 801d2c0:	689a      	ldr	r2, [r3, #8]
 801d2c2:	697b      	ldr	r3, [r7, #20]
 801d2c4:	68db      	ldr	r3, [r3, #12]
 801d2c6:	1ad2      	subs	r2, r2, r3
 801d2c8:	697b      	ldr	r3, [r7, #20]
 801d2ca:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 801d2cc:	697b      	ldr	r3, [r7, #20]
 801d2ce:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 801d2d0:	b29b      	uxth	r3, r3
 801d2d2:	461a      	mov	r2, r3
 801d2d4:	6879      	ldr	r1, [r7, #4]
 801d2d6:	68f8      	ldr	r0, [r7, #12]
 801d2d8:	f000 fd49 	bl	801dd6e <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 801d2dc:	2300      	movs	r3, #0
 801d2de:	2200      	movs	r2, #0
 801d2e0:	2100      	movs	r1, #0
 801d2e2:	68f8      	ldr	r0, [r7, #12]
 801d2e4:	f7e9 f876 	bl	80063d4 <USBD_LL_PrepareReceive>
 801d2e8:	e03b      	b.n	801d362 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 801d2ea:	697b      	ldr	r3, [r7, #20]
 801d2ec:	685b      	ldr	r3, [r3, #4]
 801d2ee:	697a      	ldr	r2, [r7, #20]
 801d2f0:	68d2      	ldr	r2, [r2, #12]
 801d2f2:	fbb3 f1f2 	udiv	r1, r3, r2
 801d2f6:	fb02 f201 	mul.w	r2, r2, r1
 801d2fa:	1a9b      	subs	r3, r3, r2
 801d2fc:	2b00      	cmp	r3, #0
 801d2fe:	d11c      	bne.n	801d33a <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 801d300:	697b      	ldr	r3, [r7, #20]
 801d302:	685a      	ldr	r2, [r3, #4]
 801d304:	697b      	ldr	r3, [r7, #20]
 801d306:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 801d308:	429a      	cmp	r2, r3
 801d30a:	d316      	bcc.n	801d33a <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 801d30c:	697b      	ldr	r3, [r7, #20]
 801d30e:	685a      	ldr	r2, [r3, #4]
 801d310:	68fb      	ldr	r3, [r7, #12]
 801d312:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 801d316:	429a      	cmp	r2, r3
 801d318:	d20f      	bcs.n	801d33a <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 801d31a:	2200      	movs	r2, #0
 801d31c:	2100      	movs	r1, #0
 801d31e:	68f8      	ldr	r0, [r7, #12]
 801d320:	f000 fd25 	bl	801dd6e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 801d324:	68fb      	ldr	r3, [r7, #12]
 801d326:	2200      	movs	r2, #0
 801d328:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 801d32c:	2300      	movs	r3, #0
 801d32e:	2200      	movs	r2, #0
 801d330:	2100      	movs	r1, #0
 801d332:	68f8      	ldr	r0, [r7, #12]
 801d334:	f7e9 f84e 	bl	80063d4 <USBD_LL_PrepareReceive>
 801d338:	e013      	b.n	801d362 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801d33a:	68fb      	ldr	r3, [r7, #12]
 801d33c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d340:	68db      	ldr	r3, [r3, #12]
 801d342:	2b00      	cmp	r3, #0
 801d344:	d00a      	beq.n	801d35c <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 801d346:	68fb      	ldr	r3, [r7, #12]
 801d348:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801d34c:	2b03      	cmp	r3, #3
 801d34e:	d105      	bne.n	801d35c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 801d350:	68fb      	ldr	r3, [r7, #12]
 801d352:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d356:	68db      	ldr	r3, [r3, #12]
 801d358:	68f8      	ldr	r0, [r7, #12]
 801d35a:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 801d35c:	68f8      	ldr	r0, [r7, #12]
 801d35e:	f000 fd3d 	bl	801dddc <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 801d362:	68fb      	ldr	r3, [r7, #12]
 801d364:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801d368:	2b01      	cmp	r3, #1
 801d36a:	d11a      	bne.n	801d3a2 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 801d36c:	68f8      	ldr	r0, [r7, #12]
 801d36e:	f7ff fea9 	bl	801d0c4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 801d372:	68fb      	ldr	r3, [r7, #12]
 801d374:	2200      	movs	r2, #0
 801d376:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 801d37a:	e012      	b.n	801d3a2 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 801d37c:	68fb      	ldr	r3, [r7, #12]
 801d37e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d382:	695b      	ldr	r3, [r3, #20]
 801d384:	2b00      	cmp	r3, #0
 801d386:	d00c      	beq.n	801d3a2 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 801d388:	68fb      	ldr	r3, [r7, #12]
 801d38a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 801d38e:	2b03      	cmp	r3, #3
 801d390:	d107      	bne.n	801d3a2 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 801d392:	68fb      	ldr	r3, [r7, #12]
 801d394:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d398:	695b      	ldr	r3, [r3, #20]
 801d39a:	7afa      	ldrb	r2, [r7, #11]
 801d39c:	4611      	mov	r1, r2
 801d39e:	68f8      	ldr	r0, [r7, #12]
 801d3a0:	4798      	blx	r3
  }  
  return USBD_OK;
 801d3a2:	2300      	movs	r3, #0
}
 801d3a4:	4618      	mov	r0, r3
 801d3a6:	3718      	adds	r7, #24
 801d3a8:	46bd      	mov	sp, r7
 801d3aa:	bd80      	pop	{r7, pc}

0801d3ac <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 801d3ac:	b580      	push	{r7, lr}
 801d3ae:	b082      	sub	sp, #8
 801d3b0:	af00      	add	r7, sp, #0
 801d3b2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 801d3b4:	2340      	movs	r3, #64	; 0x40
 801d3b6:	2200      	movs	r2, #0
 801d3b8:	2100      	movs	r1, #0
 801d3ba:	6878      	ldr	r0, [r7, #4]
 801d3bc:	f7e8 ff74 	bl	80062a8 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801d3c0:	687b      	ldr	r3, [r7, #4]
 801d3c2:	2240      	movs	r2, #64	; 0x40
 801d3c4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 801d3c8:	2340      	movs	r3, #64	; 0x40
 801d3ca:	2200      	movs	r2, #0
 801d3cc:	2180      	movs	r1, #128	; 0x80
 801d3ce:	6878      	ldr	r0, [r7, #4]
 801d3d0:	f7e8 ff6a 	bl	80062a8 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801d3d4:	687b      	ldr	r3, [r7, #4]
 801d3d6:	2240      	movs	r2, #64	; 0x40
 801d3d8:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	2201      	movs	r2, #1
 801d3de:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 801d3e2:	687b      	ldr	r3, [r7, #4]
 801d3e4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801d3e8:	2b00      	cmp	r3, #0
 801d3ea:	d009      	beq.n	801d400 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 801d3ec:	687b      	ldr	r3, [r7, #4]
 801d3ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d3f2:	685b      	ldr	r3, [r3, #4]
 801d3f4:	687a      	ldr	r2, [r7, #4]
 801d3f6:	6852      	ldr	r2, [r2, #4]
 801d3f8:	b2d2      	uxtb	r2, r2
 801d3fa:	4611      	mov	r1, r2
 801d3fc:	6878      	ldr	r0, [r7, #4]
 801d3fe:	4798      	blx	r3
 
  
  return USBD_OK;
 801d400:	2300      	movs	r3, #0
}
 801d402:	4618      	mov	r0, r3
 801d404:	3708      	adds	r7, #8
 801d406:	46bd      	mov	sp, r7
 801d408:	bd80      	pop	{r7, pc}

0801d40a <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 801d40a:	b480      	push	{r7}
 801d40c:	b083      	sub	sp, #12
 801d40e:	af00      	add	r7, sp, #0
 801d410:	6078      	str	r0, [r7, #4]
 801d412:	460b      	mov	r3, r1
 801d414:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801d416:	687b      	ldr	r3, [r7, #4]
 801d418:	78fa      	ldrb	r2, [r7, #3]
 801d41a:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 801d41c:	2300      	movs	r3, #0
}
 801d41e:	4618      	mov	r0, r3
 801d420:	370c      	adds	r7, #12
 801d422:	46bd      	mov	sp, r7
 801d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d428:	4770      	bx	lr

0801d42a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 801d42a:	b480      	push	{r7}
 801d42c:	b083      	sub	sp, #12
 801d42e:	af00      	add	r7, sp, #0
 801d430:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 801d432:	687b      	ldr	r3, [r7, #4]
 801d434:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 801d438:	687b      	ldr	r3, [r7, #4]
 801d43a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 801d43e:	687b      	ldr	r3, [r7, #4]
 801d440:	2204      	movs	r2, #4
 801d442:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 801d446:	2300      	movs	r3, #0
}
 801d448:	4618      	mov	r0, r3
 801d44a:	370c      	adds	r7, #12
 801d44c:	46bd      	mov	sp, r7
 801d44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d452:	4770      	bx	lr

0801d454 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 801d454:	b480      	push	{r7}
 801d456:	b083      	sub	sp, #12
 801d458:	af00      	add	r7, sp, #0
 801d45a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 801d462:	687b      	ldr	r3, [r7, #4]
 801d464:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 801d468:	2300      	movs	r3, #0
}
 801d46a:	4618      	mov	r0, r3
 801d46c:	370c      	adds	r7, #12
 801d46e:	46bd      	mov	sp, r7
 801d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d474:	4770      	bx	lr

0801d476 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 801d476:	b580      	push	{r7, lr}
 801d478:	b082      	sub	sp, #8
 801d47a:	af00      	add	r7, sp, #0
 801d47c:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 801d47e:	687b      	ldr	r3, [r7, #4]
 801d480:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d484:	2b03      	cmp	r3, #3
 801d486:	d10b      	bne.n	801d4a0 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 801d488:	687b      	ldr	r3, [r7, #4]
 801d48a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d48e:	69db      	ldr	r3, [r3, #28]
 801d490:	2b00      	cmp	r3, #0
 801d492:	d005      	beq.n	801d4a0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 801d494:	687b      	ldr	r3, [r7, #4]
 801d496:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d49a:	69db      	ldr	r3, [r3, #28]
 801d49c:	6878      	ldr	r0, [r7, #4]
 801d49e:	4798      	blx	r3
    }
  }
  return USBD_OK;
 801d4a0:	2300      	movs	r3, #0
}
 801d4a2:	4618      	mov	r0, r3
 801d4a4:	3708      	adds	r7, #8
 801d4a6:	46bd      	mov	sp, r7
 801d4a8:	bd80      	pop	{r7, pc}

0801d4aa <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 801d4aa:	b480      	push	{r7}
 801d4ac:	b083      	sub	sp, #12
 801d4ae:	af00      	add	r7, sp, #0
 801d4b0:	6078      	str	r0, [r7, #4]
 801d4b2:	460b      	mov	r3, r1
 801d4b4:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 801d4b6:	2300      	movs	r3, #0
}
 801d4b8:	4618      	mov	r0, r3
 801d4ba:	370c      	adds	r7, #12
 801d4bc:	46bd      	mov	sp, r7
 801d4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4c2:	4770      	bx	lr

0801d4c4 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 801d4c4:	b480      	push	{r7}
 801d4c6:	b083      	sub	sp, #12
 801d4c8:	af00      	add	r7, sp, #0
 801d4ca:	6078      	str	r0, [r7, #4]
 801d4cc:	460b      	mov	r3, r1
 801d4ce:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 801d4d0:	2300      	movs	r3, #0
}
 801d4d2:	4618      	mov	r0, r3
 801d4d4:	370c      	adds	r7, #12
 801d4d6:	46bd      	mov	sp, r7
 801d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4dc:	4770      	bx	lr

0801d4de <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 801d4de:	b480      	push	{r7}
 801d4e0:	b083      	sub	sp, #12
 801d4e2:	af00      	add	r7, sp, #0
 801d4e4:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 801d4e6:	2300      	movs	r3, #0
}
 801d4e8:	4618      	mov	r0, r3
 801d4ea:	370c      	adds	r7, #12
 801d4ec:	46bd      	mov	sp, r7
 801d4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4f2:	4770      	bx	lr

0801d4f4 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 801d4f4:	b580      	push	{r7, lr}
 801d4f6:	b082      	sub	sp, #8
 801d4f8:	af00      	add	r7, sp, #0
 801d4fa:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801d4fc:	687b      	ldr	r3, [r7, #4]
 801d4fe:	2201      	movs	r2, #1
 801d500:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 801d504:	687b      	ldr	r3, [r7, #4]
 801d506:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d50a:	685b      	ldr	r3, [r3, #4]
 801d50c:	687a      	ldr	r2, [r7, #4]
 801d50e:	6852      	ldr	r2, [r2, #4]
 801d510:	b2d2      	uxtb	r2, r2
 801d512:	4611      	mov	r1, r2
 801d514:	6878      	ldr	r0, [r7, #4]
 801d516:	4798      	blx	r3
   
  return USBD_OK;
 801d518:	2300      	movs	r3, #0
}
 801d51a:	4618      	mov	r0, r3
 801d51c:	3708      	adds	r7, #8
 801d51e:	46bd      	mov	sp, r7
 801d520:	bd80      	pop	{r7, pc}
	...

0801d524 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 801d524:	b580      	push	{r7, lr}
 801d526:	b084      	sub	sp, #16
 801d528:	af00      	add	r7, sp, #0
 801d52a:	6078      	str	r0, [r7, #4]
 801d52c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 801d52e:	2300      	movs	r3, #0
 801d530:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 801d532:	683b      	ldr	r3, [r7, #0]
 801d534:	785b      	ldrb	r3, [r3, #1]
 801d536:	2b09      	cmp	r3, #9
 801d538:	d839      	bhi.n	801d5ae <USBD_StdDevReq+0x8a>
 801d53a:	a201      	add	r2, pc, #4	; (adr r2, 801d540 <USBD_StdDevReq+0x1c>)
 801d53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d540:	0801d591 	.word	0x0801d591
 801d544:	0801d5a5 	.word	0x0801d5a5
 801d548:	0801d5af 	.word	0x0801d5af
 801d54c:	0801d59b 	.word	0x0801d59b
 801d550:	0801d5af 	.word	0x0801d5af
 801d554:	0801d573 	.word	0x0801d573
 801d558:	0801d569 	.word	0x0801d569
 801d55c:	0801d5af 	.word	0x0801d5af
 801d560:	0801d587 	.word	0x0801d587
 801d564:	0801d57d 	.word	0x0801d57d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 801d568:	6839      	ldr	r1, [r7, #0]
 801d56a:	6878      	ldr	r0, [r7, #4]
 801d56c:	f000 f93a 	bl	801d7e4 <USBD_GetDescriptor>
    break;
 801d570:	e022      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 801d572:	6839      	ldr	r1, [r7, #0]
 801d574:	6878      	ldr	r0, [r7, #4]
 801d576:	f000 fa29 	bl	801d9cc <USBD_SetAddress>
    break;
 801d57a:	e01d      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 801d57c:	6839      	ldr	r1, [r7, #0]
 801d57e:	6878      	ldr	r0, [r7, #4]
 801d580:	f000 fa64 	bl	801da4c <USBD_SetConfig>
    break;
 801d584:	e018      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 801d586:	6839      	ldr	r1, [r7, #0]
 801d588:	6878      	ldr	r0, [r7, #4]
 801d58a:	f000 fae7 	bl	801db5c <USBD_GetConfig>
    break;
 801d58e:	e013      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 801d590:	6839      	ldr	r1, [r7, #0]
 801d592:	6878      	ldr	r0, [r7, #4]
 801d594:	f000 fb14 	bl	801dbc0 <USBD_GetStatus>
    break;
 801d598:	e00e      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 801d59a:	6839      	ldr	r1, [r7, #0]
 801d59c:	6878      	ldr	r0, [r7, #4]
 801d59e:	f000 fb39 	bl	801dc14 <USBD_SetFeature>
    break;
 801d5a2:	e009      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 801d5a4:	6839      	ldr	r1, [r7, #0]
 801d5a6:	6878      	ldr	r0, [r7, #4]
 801d5a8:	f000 fb4f 	bl	801dc4a <USBD_ClrFeature>
    break;
 801d5ac:	e004      	b.n	801d5b8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 801d5ae:	6839      	ldr	r1, [r7, #0]
 801d5b0:	6878      	ldr	r0, [r7, #4]
 801d5b2:	f000 fbaf 	bl	801dd14 <USBD_CtlError>
    break;
 801d5b6:	bf00      	nop
  }
  
  return ret;
 801d5b8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d5ba:	4618      	mov	r0, r3
 801d5bc:	3710      	adds	r7, #16
 801d5be:	46bd      	mov	sp, r7
 801d5c0:	bd80      	pop	{r7, pc}
 801d5c2:	bf00      	nop

0801d5c4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 801d5c4:	b580      	push	{r7, lr}
 801d5c6:	b084      	sub	sp, #16
 801d5c8:	af00      	add	r7, sp, #0
 801d5ca:	6078      	str	r0, [r7, #4]
 801d5cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 801d5ce:	2300      	movs	r3, #0
 801d5d0:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 801d5d2:	687b      	ldr	r3, [r7, #4]
 801d5d4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d5d8:	2b03      	cmp	r3, #3
 801d5da:	d11b      	bne.n	801d614 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 801d5dc:	683b      	ldr	r3, [r7, #0]
 801d5de:	889b      	ldrh	r3, [r3, #4]
 801d5e0:	b2db      	uxtb	r3, r3
 801d5e2:	2b01      	cmp	r3, #1
 801d5e4:	d811      	bhi.n	801d60a <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 801d5e6:	687b      	ldr	r3, [r7, #4]
 801d5e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d5ec:	689b      	ldr	r3, [r3, #8]
 801d5ee:	6839      	ldr	r1, [r7, #0]
 801d5f0:	6878      	ldr	r0, [r7, #4]
 801d5f2:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 801d5f4:	683b      	ldr	r3, [r7, #0]
 801d5f6:	88db      	ldrh	r3, [r3, #6]
 801d5f8:	2b00      	cmp	r3, #0
 801d5fa:	d110      	bne.n	801d61e <USBD_StdItfReq+0x5a>
 801d5fc:	7bfb      	ldrb	r3, [r7, #15]
 801d5fe:	2b00      	cmp	r3, #0
 801d600:	d10d      	bne.n	801d61e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 801d602:	6878      	ldr	r0, [r7, #4]
 801d604:	f000 fbd7 	bl	801ddb6 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 801d608:	e009      	b.n	801d61e <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 801d60a:	6839      	ldr	r1, [r7, #0]
 801d60c:	6878      	ldr	r0, [r7, #4]
 801d60e:	f000 fb81 	bl	801dd14 <USBD_CtlError>
    break;
 801d612:	e004      	b.n	801d61e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 801d614:	6839      	ldr	r1, [r7, #0]
 801d616:	6878      	ldr	r0, [r7, #4]
 801d618:	f000 fb7c 	bl	801dd14 <USBD_CtlError>
    break;
 801d61c:	e000      	b.n	801d620 <USBD_StdItfReq+0x5c>
    break;
 801d61e:	bf00      	nop
  }
  return USBD_OK;
 801d620:	2300      	movs	r3, #0
}
 801d622:	4618      	mov	r0, r3
 801d624:	3710      	adds	r7, #16
 801d626:	46bd      	mov	sp, r7
 801d628:	bd80      	pop	{r7, pc}

0801d62a <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 801d62a:	b580      	push	{r7, lr}
 801d62c:	b084      	sub	sp, #16
 801d62e:	af00      	add	r7, sp, #0
 801d630:	6078      	str	r0, [r7, #4]
 801d632:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 801d634:	2300      	movs	r3, #0
 801d636:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 801d638:	683b      	ldr	r3, [r7, #0]
 801d63a:	889b      	ldrh	r3, [r3, #4]
 801d63c:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 801d63e:	683b      	ldr	r3, [r7, #0]
 801d640:	781b      	ldrb	r3, [r3, #0]
 801d642:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801d646:	2b20      	cmp	r3, #32
 801d648:	d108      	bne.n	801d65c <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 801d64a:	687b      	ldr	r3, [r7, #4]
 801d64c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d650:	689b      	ldr	r3, [r3, #8]
 801d652:	6839      	ldr	r1, [r7, #0]
 801d654:	6878      	ldr	r0, [r7, #4]
 801d656:	4798      	blx	r3
    
    return USBD_OK;
 801d658:	2300      	movs	r3, #0
 801d65a:	e0be      	b.n	801d7da <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 801d65c:	683b      	ldr	r3, [r7, #0]
 801d65e:	785b      	ldrb	r3, [r3, #1]
 801d660:	2b03      	cmp	r3, #3
 801d662:	d007      	beq.n	801d674 <USBD_StdEPReq+0x4a>
 801d664:	2b03      	cmp	r3, #3
 801d666:	f300 80b6 	bgt.w	801d7d6 <USBD_StdEPReq+0x1ac>
 801d66a:	2b00      	cmp	r3, #0
 801d66c:	d06d      	beq.n	801d74a <USBD_StdEPReq+0x120>
 801d66e:	2b01      	cmp	r3, #1
 801d670:	d035      	beq.n	801d6de <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 801d672:	e0b0      	b.n	801d7d6 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d67a:	2b02      	cmp	r3, #2
 801d67c:	d002      	beq.n	801d684 <USBD_StdEPReq+0x5a>
 801d67e:	2b03      	cmp	r3, #3
 801d680:	d00c      	beq.n	801d69c <USBD_StdEPReq+0x72>
 801d682:	e025      	b.n	801d6d0 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 801d684:	7bbb      	ldrb	r3, [r7, #14]
 801d686:	2b00      	cmp	r3, #0
 801d688:	d027      	beq.n	801d6da <USBD_StdEPReq+0xb0>
 801d68a:	7bbb      	ldrb	r3, [r7, #14]
 801d68c:	2b80      	cmp	r3, #128	; 0x80
 801d68e:	d024      	beq.n	801d6da <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 801d690:	7bbb      	ldrb	r3, [r7, #14]
 801d692:	4619      	mov	r1, r3
 801d694:	6878      	ldr	r0, [r7, #4]
 801d696:	f7e8 fe21 	bl	80062dc <USBD_LL_StallEP>
      break;	
 801d69a:	e01e      	b.n	801d6da <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 801d69c:	683b      	ldr	r3, [r7, #0]
 801d69e:	885b      	ldrh	r3, [r3, #2]
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	d10a      	bne.n	801d6ba <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 801d6a4:	7bbb      	ldrb	r3, [r7, #14]
 801d6a6:	2b00      	cmp	r3, #0
 801d6a8:	d007      	beq.n	801d6ba <USBD_StdEPReq+0x90>
 801d6aa:	7bbb      	ldrb	r3, [r7, #14]
 801d6ac:	2b80      	cmp	r3, #128	; 0x80
 801d6ae:	d004      	beq.n	801d6ba <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 801d6b0:	7bbb      	ldrb	r3, [r7, #14]
 801d6b2:	4619      	mov	r1, r3
 801d6b4:	6878      	ldr	r0, [r7, #4]
 801d6b6:	f7e8 fe11 	bl	80062dc <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 801d6ba:	687b      	ldr	r3, [r7, #4]
 801d6bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d6c0:	689b      	ldr	r3, [r3, #8]
 801d6c2:	6839      	ldr	r1, [r7, #0]
 801d6c4:	6878      	ldr	r0, [r7, #4]
 801d6c6:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 801d6c8:	6878      	ldr	r0, [r7, #4]
 801d6ca:	f000 fb74 	bl	801ddb6 <USBD_CtlSendStatus>
      break;
 801d6ce:	e005      	b.n	801d6dc <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 801d6d0:	6839      	ldr	r1, [r7, #0]
 801d6d2:	6878      	ldr	r0, [r7, #4]
 801d6d4:	f000 fb1e 	bl	801dd14 <USBD_CtlError>
      break;    
 801d6d8:	e000      	b.n	801d6dc <USBD_StdEPReq+0xb2>
      break;	
 801d6da:	bf00      	nop
    break;
 801d6dc:	e07c      	b.n	801d7d8 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801d6de:	687b      	ldr	r3, [r7, #4]
 801d6e0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d6e4:	2b02      	cmp	r3, #2
 801d6e6:	d002      	beq.n	801d6ee <USBD_StdEPReq+0xc4>
 801d6e8:	2b03      	cmp	r3, #3
 801d6ea:	d00c      	beq.n	801d706 <USBD_StdEPReq+0xdc>
 801d6ec:	e024      	b.n	801d738 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 801d6ee:	7bbb      	ldrb	r3, [r7, #14]
 801d6f0:	2b00      	cmp	r3, #0
 801d6f2:	d026      	beq.n	801d742 <USBD_StdEPReq+0x118>
 801d6f4:	7bbb      	ldrb	r3, [r7, #14]
 801d6f6:	2b80      	cmp	r3, #128	; 0x80
 801d6f8:	d023      	beq.n	801d742 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 801d6fa:	7bbb      	ldrb	r3, [r7, #14]
 801d6fc:	4619      	mov	r1, r3
 801d6fe:	6878      	ldr	r0, [r7, #4]
 801d700:	f7e8 fdec 	bl	80062dc <USBD_LL_StallEP>
      break;	
 801d704:	e01d      	b.n	801d742 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 801d706:	683b      	ldr	r3, [r7, #0]
 801d708:	885b      	ldrh	r3, [r3, #2]
 801d70a:	2b00      	cmp	r3, #0
 801d70c:	d11b      	bne.n	801d746 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 801d70e:	7bbb      	ldrb	r3, [r7, #14]
 801d710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d714:	2b00      	cmp	r3, #0
 801d716:	d00b      	beq.n	801d730 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 801d718:	7bbb      	ldrb	r3, [r7, #14]
 801d71a:	4619      	mov	r1, r3
 801d71c:	6878      	ldr	r0, [r7, #4]
 801d71e:	f7e8 fdf0 	bl	8006302 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 801d722:	687b      	ldr	r3, [r7, #4]
 801d724:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d728:	689b      	ldr	r3, [r3, #8]
 801d72a:	6839      	ldr	r1, [r7, #0]
 801d72c:	6878      	ldr	r0, [r7, #4]
 801d72e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 801d730:	6878      	ldr	r0, [r7, #4]
 801d732:	f000 fb40 	bl	801ddb6 <USBD_CtlSendStatus>
      break;
 801d736:	e006      	b.n	801d746 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 801d738:	6839      	ldr	r1, [r7, #0]
 801d73a:	6878      	ldr	r0, [r7, #4]
 801d73c:	f000 faea 	bl	801dd14 <USBD_CtlError>
      break;    
 801d740:	e002      	b.n	801d748 <USBD_StdEPReq+0x11e>
      break;	
 801d742:	bf00      	nop
 801d744:	e048      	b.n	801d7d8 <USBD_StdEPReq+0x1ae>
      break;
 801d746:	bf00      	nop
    break;
 801d748:	e046      	b.n	801d7d8 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801d74a:	687b      	ldr	r3, [r7, #4]
 801d74c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d750:	2b02      	cmp	r3, #2
 801d752:	d002      	beq.n	801d75a <USBD_StdEPReq+0x130>
 801d754:	2b03      	cmp	r3, #3
 801d756:	d00b      	beq.n	801d770 <USBD_StdEPReq+0x146>
 801d758:	e036      	b.n	801d7c8 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 801d75a:	7bbb      	ldrb	r3, [r7, #14]
 801d75c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d760:	2b00      	cmp	r3, #0
 801d762:	d036      	beq.n	801d7d2 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 801d764:	7bbb      	ldrb	r3, [r7, #14]
 801d766:	4619      	mov	r1, r3
 801d768:	6878      	ldr	r0, [r7, #4]
 801d76a:	f7e8 fdb7 	bl	80062dc <USBD_LL_StallEP>
      break;	
 801d76e:	e030      	b.n	801d7d2 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 801d770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d774:	2b00      	cmp	r3, #0
 801d776:	da08      	bge.n	801d78a <USBD_StdEPReq+0x160>
 801d778:	7bbb      	ldrb	r3, [r7, #14]
 801d77a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d77e:	3301      	adds	r3, #1
 801d780:	011b      	lsls	r3, r3, #4
 801d782:	687a      	ldr	r2, [r7, #4]
 801d784:	4413      	add	r3, r2
 801d786:	3304      	adds	r3, #4
 801d788:	e007      	b.n	801d79a <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 801d78a:	7bbb      	ldrb	r3, [r7, #14]
 801d78c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 801d790:	3310      	adds	r3, #16
 801d792:	011b      	lsls	r3, r3, #4
 801d794:	687a      	ldr	r2, [r7, #4]
 801d796:	4413      	add	r3, r2
 801d798:	3304      	adds	r3, #4
 801d79a:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 801d79c:	7bbb      	ldrb	r3, [r7, #14]
 801d79e:	4619      	mov	r1, r3
 801d7a0:	6878      	ldr	r0, [r7, #4]
 801d7a2:	f7e8 fdc1 	bl	8006328 <USBD_LL_IsStallEP>
 801d7a6:	4603      	mov	r3, r0
 801d7a8:	2b00      	cmp	r3, #0
 801d7aa:	d003      	beq.n	801d7b4 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 801d7ac:	68bb      	ldr	r3, [r7, #8]
 801d7ae:	2201      	movs	r2, #1
 801d7b0:	601a      	str	r2, [r3, #0]
 801d7b2:	e002      	b.n	801d7ba <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 801d7b4:	68bb      	ldr	r3, [r7, #8]
 801d7b6:	2200      	movs	r2, #0
 801d7b8:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 801d7ba:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 801d7bc:	2202      	movs	r2, #2
 801d7be:	4619      	mov	r1, r3
 801d7c0:	6878      	ldr	r0, [r7, #4]
 801d7c2:	f000 fab8 	bl	801dd36 <USBD_CtlSendData>
      break;
 801d7c6:	e005      	b.n	801d7d4 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 801d7c8:	6839      	ldr	r1, [r7, #0]
 801d7ca:	6878      	ldr	r0, [r7, #4]
 801d7cc:	f000 faa2 	bl	801dd14 <USBD_CtlError>
      break;
 801d7d0:	e000      	b.n	801d7d4 <USBD_StdEPReq+0x1aa>
      break;	
 801d7d2:	bf00      	nop
    break;
 801d7d4:	e000      	b.n	801d7d8 <USBD_StdEPReq+0x1ae>
    break;
 801d7d6:	bf00      	nop
  }
  return ret;
 801d7d8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d7da:	4618      	mov	r0, r3
 801d7dc:	3710      	adds	r7, #16
 801d7de:	46bd      	mov	sp, r7
 801d7e0:	bd80      	pop	{r7, pc}
	...

0801d7e4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 801d7e4:	b580      	push	{r7, lr}
 801d7e6:	b084      	sub	sp, #16
 801d7e8:	af00      	add	r7, sp, #0
 801d7ea:	6078      	str	r0, [r7, #4]
 801d7ec:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 801d7ee:	683b      	ldr	r3, [r7, #0]
 801d7f0:	885b      	ldrh	r3, [r3, #2]
 801d7f2:	0a1b      	lsrs	r3, r3, #8
 801d7f4:	b29b      	uxth	r3, r3
 801d7f6:	3b01      	subs	r3, #1
 801d7f8:	2b06      	cmp	r3, #6
 801d7fa:	f200 80c9 	bhi.w	801d990 <USBD_GetDescriptor+0x1ac>
 801d7fe:	a201      	add	r2, pc, #4	; (adr r2, 801d804 <USBD_GetDescriptor+0x20>)
 801d800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d804:	0801d821 	.word	0x0801d821
 801d808:	0801d839 	.word	0x0801d839
 801d80c:	0801d879 	.word	0x0801d879
 801d810:	0801d991 	.word	0x0801d991
 801d814:	0801d991 	.word	0x0801d991
 801d818:	0801d93d 	.word	0x0801d93d
 801d81c:	0801d963 	.word	0x0801d963
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801d820:	687b      	ldr	r3, [r7, #4]
 801d822:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d826:	681b      	ldr	r3, [r3, #0]
 801d828:	687a      	ldr	r2, [r7, #4]
 801d82a:	7c12      	ldrb	r2, [r2, #16]
 801d82c:	f107 010a 	add.w	r1, r7, #10
 801d830:	4610      	mov	r0, r2
 801d832:	4798      	blx	r3
 801d834:	60f8      	str	r0, [r7, #12]
    break;
 801d836:	e0b0      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 801d838:	687b      	ldr	r3, [r7, #4]
 801d83a:	7c1b      	ldrb	r3, [r3, #16]
 801d83c:	2b00      	cmp	r3, #0
 801d83e:	d10d      	bne.n	801d85c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 801d840:	687b      	ldr	r3, [r7, #4]
 801d842:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d848:	f107 020a 	add.w	r2, r7, #10
 801d84c:	4610      	mov	r0, r2
 801d84e:	4798      	blx	r3
 801d850:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d852:	68fb      	ldr	r3, [r7, #12]
 801d854:	3301      	adds	r3, #1
 801d856:	2202      	movs	r2, #2
 801d858:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801d85a:	e09e      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 801d85c:	687b      	ldr	r3, [r7, #4]
 801d85e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d864:	f107 020a 	add.w	r2, r7, #10
 801d868:	4610      	mov	r0, r2
 801d86a:	4798      	blx	r3
 801d86c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d86e:	68fb      	ldr	r3, [r7, #12]
 801d870:	3301      	adds	r3, #1
 801d872:	2202      	movs	r2, #2
 801d874:	701a      	strb	r2, [r3, #0]
    break;
 801d876:	e090      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 801d878:	683b      	ldr	r3, [r7, #0]
 801d87a:	885b      	ldrh	r3, [r3, #2]
 801d87c:	b2db      	uxtb	r3, r3
 801d87e:	2b05      	cmp	r3, #5
 801d880:	d856      	bhi.n	801d930 <USBD_GetDescriptor+0x14c>
 801d882:	a201      	add	r2, pc, #4	; (adr r2, 801d888 <USBD_GetDescriptor+0xa4>)
 801d884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d888:	0801d8a1 	.word	0x0801d8a1
 801d88c:	0801d8b9 	.word	0x0801d8b9
 801d890:	0801d8d1 	.word	0x0801d8d1
 801d894:	0801d8e9 	.word	0x0801d8e9
 801d898:	0801d901 	.word	0x0801d901
 801d89c:	0801d919 	.word	0x0801d919
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d8a6:	685b      	ldr	r3, [r3, #4]
 801d8a8:	687a      	ldr	r2, [r7, #4]
 801d8aa:	7c12      	ldrb	r2, [r2, #16]
 801d8ac:	f107 010a 	add.w	r1, r7, #10
 801d8b0:	4610      	mov	r0, r2
 801d8b2:	4798      	blx	r3
 801d8b4:	60f8      	str	r0, [r7, #12]
      break;
 801d8b6:	e040      	b.n	801d93a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801d8b8:	687b      	ldr	r3, [r7, #4]
 801d8ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d8be:	689b      	ldr	r3, [r3, #8]
 801d8c0:	687a      	ldr	r2, [r7, #4]
 801d8c2:	7c12      	ldrb	r2, [r2, #16]
 801d8c4:	f107 010a 	add.w	r1, r7, #10
 801d8c8:	4610      	mov	r0, r2
 801d8ca:	4798      	blx	r3
 801d8cc:	60f8      	str	r0, [r7, #12]
      break;
 801d8ce:	e034      	b.n	801d93a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801d8d0:	687b      	ldr	r3, [r7, #4]
 801d8d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d8d6:	68db      	ldr	r3, [r3, #12]
 801d8d8:	687a      	ldr	r2, [r7, #4]
 801d8da:	7c12      	ldrb	r2, [r2, #16]
 801d8dc:	f107 010a 	add.w	r1, r7, #10
 801d8e0:	4610      	mov	r0, r2
 801d8e2:	4798      	blx	r3
 801d8e4:	60f8      	str	r0, [r7, #12]
      break;
 801d8e6:	e028      	b.n	801d93a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801d8e8:	687b      	ldr	r3, [r7, #4]
 801d8ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d8ee:	691b      	ldr	r3, [r3, #16]
 801d8f0:	687a      	ldr	r2, [r7, #4]
 801d8f2:	7c12      	ldrb	r2, [r2, #16]
 801d8f4:	f107 010a 	add.w	r1, r7, #10
 801d8f8:	4610      	mov	r0, r2
 801d8fa:	4798      	blx	r3
 801d8fc:	60f8      	str	r0, [r7, #12]
      break;
 801d8fe:	e01c      	b.n	801d93a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801d900:	687b      	ldr	r3, [r7, #4]
 801d902:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d906:	695b      	ldr	r3, [r3, #20]
 801d908:	687a      	ldr	r2, [r7, #4]
 801d90a:	7c12      	ldrb	r2, [r2, #16]
 801d90c:	f107 010a 	add.w	r1, r7, #10
 801d910:	4610      	mov	r0, r2
 801d912:	4798      	blx	r3
 801d914:	60f8      	str	r0, [r7, #12]
      break;
 801d916:	e010      	b.n	801d93a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801d91e:	699b      	ldr	r3, [r3, #24]
 801d920:	687a      	ldr	r2, [r7, #4]
 801d922:	7c12      	ldrb	r2, [r2, #16]
 801d924:	f107 010a 	add.w	r1, r7, #10
 801d928:	4610      	mov	r0, r2
 801d92a:	4798      	blx	r3
 801d92c:	60f8      	str	r0, [r7, #12]
      break;
 801d92e:	e004      	b.n	801d93a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 801d930:	6839      	ldr	r1, [r7, #0]
 801d932:	6878      	ldr	r0, [r7, #4]
 801d934:	f000 f9ee 	bl	801dd14 <USBD_CtlError>
      return;
 801d938:	e044      	b.n	801d9c4 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 801d93a:	e02e      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 801d93c:	687b      	ldr	r3, [r7, #4]
 801d93e:	7c1b      	ldrb	r3, [r3, #16]
 801d940:	2b00      	cmp	r3, #0
 801d942:	d109      	bne.n	801d958 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801d944:	687b      	ldr	r3, [r7, #4]
 801d946:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d94a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d94c:	f107 020a 	add.w	r2, r7, #10
 801d950:	4610      	mov	r0, r2
 801d952:	4798      	blx	r3
 801d954:	60f8      	str	r0, [r7, #12]
      break;
 801d956:	e020      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801d958:	6839      	ldr	r1, [r7, #0]
 801d95a:	6878      	ldr	r0, [r7, #4]
 801d95c:	f000 f9da 	bl	801dd14 <USBD_CtlError>
      return;
 801d960:	e030      	b.n	801d9c4 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 801d962:	687b      	ldr	r3, [r7, #4]
 801d964:	7c1b      	ldrb	r3, [r3, #16]
 801d966:	2b00      	cmp	r3, #0
 801d968:	d10d      	bne.n	801d986 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801d96a:	687b      	ldr	r3, [r7, #4]
 801d96c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801d970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801d972:	f107 020a 	add.w	r2, r7, #10
 801d976:	4610      	mov	r0, r2
 801d978:	4798      	blx	r3
 801d97a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801d97c:	68fb      	ldr	r3, [r7, #12]
 801d97e:	3301      	adds	r3, #1
 801d980:	2207      	movs	r2, #7
 801d982:	701a      	strb	r2, [r3, #0]
      break; 
 801d984:	e009      	b.n	801d99a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 801d986:	6839      	ldr	r1, [r7, #0]
 801d988:	6878      	ldr	r0, [r7, #4]
 801d98a:	f000 f9c3 	bl	801dd14 <USBD_CtlError>
      return;
 801d98e:	e019      	b.n	801d9c4 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 801d990:	6839      	ldr	r1, [r7, #0]
 801d992:	6878      	ldr	r0, [r7, #4]
 801d994:	f000 f9be 	bl	801dd14 <USBD_CtlError>
    return;
 801d998:	e014      	b.n	801d9c4 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 801d99a:	897b      	ldrh	r3, [r7, #10]
 801d99c:	2b00      	cmp	r3, #0
 801d99e:	d011      	beq.n	801d9c4 <USBD_GetDescriptor+0x1e0>
 801d9a0:	683b      	ldr	r3, [r7, #0]
 801d9a2:	88db      	ldrh	r3, [r3, #6]
 801d9a4:	2b00      	cmp	r3, #0
 801d9a6:	d00d      	beq.n	801d9c4 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 801d9a8:	683b      	ldr	r3, [r7, #0]
 801d9aa:	88da      	ldrh	r2, [r3, #6]
 801d9ac:	897b      	ldrh	r3, [r7, #10]
 801d9ae:	4293      	cmp	r3, r2
 801d9b0:	bf28      	it	cs
 801d9b2:	4613      	movcs	r3, r2
 801d9b4:	b29b      	uxth	r3, r3
 801d9b6:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 801d9b8:	897b      	ldrh	r3, [r7, #10]
 801d9ba:	461a      	mov	r2, r3
 801d9bc:	68f9      	ldr	r1, [r7, #12]
 801d9be:	6878      	ldr	r0, [r7, #4]
 801d9c0:	f000 f9b9 	bl	801dd36 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 801d9c4:	3710      	adds	r7, #16
 801d9c6:	46bd      	mov	sp, r7
 801d9c8:	bd80      	pop	{r7, pc}
 801d9ca:	bf00      	nop

0801d9cc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801d9cc:	b580      	push	{r7, lr}
 801d9ce:	b084      	sub	sp, #16
 801d9d0:	af00      	add	r7, sp, #0
 801d9d2:	6078      	str	r0, [r7, #4]
 801d9d4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 801d9d6:	683b      	ldr	r3, [r7, #0]
 801d9d8:	889b      	ldrh	r3, [r3, #4]
 801d9da:	2b00      	cmp	r3, #0
 801d9dc:	d12c      	bne.n	801da38 <USBD_SetAddress+0x6c>
 801d9de:	683b      	ldr	r3, [r7, #0]
 801d9e0:	88db      	ldrh	r3, [r3, #6]
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	d128      	bne.n	801da38 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 801d9e6:	683b      	ldr	r3, [r7, #0]
 801d9e8:	885b      	ldrh	r3, [r3, #2]
 801d9ea:	b2db      	uxtb	r3, r3
 801d9ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d9f0:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801d9f2:	687b      	ldr	r3, [r7, #4]
 801d9f4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801d9f8:	2b03      	cmp	r3, #3
 801d9fa:	d104      	bne.n	801da06 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 801d9fc:	6839      	ldr	r1, [r7, #0]
 801d9fe:	6878      	ldr	r0, [r7, #4]
 801da00:	f000 f988 	bl	801dd14 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801da04:	e01d      	b.n	801da42 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 801da06:	687b      	ldr	r3, [r7, #4]
 801da08:	7bfa      	ldrb	r2, [r7, #15]
 801da0a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 801da0e:	7bfb      	ldrb	r3, [r7, #15]
 801da10:	4619      	mov	r1, r3
 801da12:	6878      	ldr	r0, [r7, #4]
 801da14:	f7e8 fcb4 	bl	8006380 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 801da18:	6878      	ldr	r0, [r7, #4]
 801da1a:	f000 f9cc 	bl	801ddb6 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 801da1e:	7bfb      	ldrb	r3, [r7, #15]
 801da20:	2b00      	cmp	r3, #0
 801da22:	d004      	beq.n	801da2e <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 801da24:	687b      	ldr	r3, [r7, #4]
 801da26:	2202      	movs	r2, #2
 801da28:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801da2c:	e009      	b.n	801da42 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 801da2e:	687b      	ldr	r3, [r7, #4]
 801da30:	2201      	movs	r2, #1
 801da32:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801da36:	e004      	b.n	801da42 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 801da38:	6839      	ldr	r1, [r7, #0]
 801da3a:	6878      	ldr	r0, [r7, #4]
 801da3c:	f000 f96a 	bl	801dd14 <USBD_CtlError>
  } 
}
 801da40:	bf00      	nop
 801da42:	bf00      	nop
 801da44:	3710      	adds	r7, #16
 801da46:	46bd      	mov	sp, r7
 801da48:	bd80      	pop	{r7, pc}
	...

0801da4c <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801da4c:	b580      	push	{r7, lr}
 801da4e:	b082      	sub	sp, #8
 801da50:	af00      	add	r7, sp, #0
 801da52:	6078      	str	r0, [r7, #4]
 801da54:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 801da56:	683b      	ldr	r3, [r7, #0]
 801da58:	885b      	ldrh	r3, [r3, #2]
 801da5a:	b2da      	uxtb	r2, r3
 801da5c:	4b3e      	ldr	r3, [pc, #248]	; (801db58 <USBD_SetConfig+0x10c>)
 801da5e:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 801da60:	4b3d      	ldr	r3, [pc, #244]	; (801db58 <USBD_SetConfig+0x10c>)
 801da62:	781b      	ldrb	r3, [r3, #0]
 801da64:	2b01      	cmp	r3, #1
 801da66:	d904      	bls.n	801da72 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 801da68:	6839      	ldr	r1, [r7, #0]
 801da6a:	6878      	ldr	r0, [r7, #4]
 801da6c:	f000 f952 	bl	801dd14 <USBD_CtlError>
 801da70:	e06f      	b.n	801db52 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 801da72:	687b      	ldr	r3, [r7, #4]
 801da74:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801da78:	2b02      	cmp	r3, #2
 801da7a:	d002      	beq.n	801da82 <USBD_SetConfig+0x36>
 801da7c:	2b03      	cmp	r3, #3
 801da7e:	d023      	beq.n	801dac8 <USBD_SetConfig+0x7c>
 801da80:	e062      	b.n	801db48 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 801da82:	4b35      	ldr	r3, [pc, #212]	; (801db58 <USBD_SetConfig+0x10c>)
 801da84:	781b      	ldrb	r3, [r3, #0]
 801da86:	2b00      	cmp	r3, #0
 801da88:	d01a      	beq.n	801dac0 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 801da8a:	4b33      	ldr	r3, [pc, #204]	; (801db58 <USBD_SetConfig+0x10c>)
 801da8c:	781b      	ldrb	r3, [r3, #0]
 801da8e:	461a      	mov	r2, r3
 801da90:	687b      	ldr	r3, [r7, #4]
 801da92:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 801da94:	687b      	ldr	r3, [r7, #4]
 801da96:	2203      	movs	r2, #3
 801da98:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 801da9c:	4b2e      	ldr	r3, [pc, #184]	; (801db58 <USBD_SetConfig+0x10c>)
 801da9e:	781b      	ldrb	r3, [r3, #0]
 801daa0:	4619      	mov	r1, r3
 801daa2:	6878      	ldr	r0, [r7, #4]
 801daa4:	f7ff fb19 	bl	801d0da <USBD_SetClassConfig>
 801daa8:	4603      	mov	r3, r0
 801daaa:	2b02      	cmp	r3, #2
 801daac:	d104      	bne.n	801dab8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 801daae:	6839      	ldr	r1, [r7, #0]
 801dab0:	6878      	ldr	r0, [r7, #4]
 801dab2:	f000 f92f 	bl	801dd14 <USBD_CtlError>
          return;
 801dab6:	e04c      	b.n	801db52 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 801dab8:	6878      	ldr	r0, [r7, #4]
 801daba:	f000 f97c 	bl	801ddb6 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 801dabe:	e048      	b.n	801db52 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 801dac0:	6878      	ldr	r0, [r7, #4]
 801dac2:	f000 f978 	bl	801ddb6 <USBD_CtlSendStatus>
      break;
 801dac6:	e044      	b.n	801db52 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 801dac8:	4b23      	ldr	r3, [pc, #140]	; (801db58 <USBD_SetConfig+0x10c>)
 801daca:	781b      	ldrb	r3, [r3, #0]
 801dacc:	2b00      	cmp	r3, #0
 801dace:	d112      	bne.n	801daf6 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801dad0:	687b      	ldr	r3, [r7, #4]
 801dad2:	2202      	movs	r2, #2
 801dad4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 801dad8:	4b1f      	ldr	r3, [pc, #124]	; (801db58 <USBD_SetConfig+0x10c>)
 801dada:	781b      	ldrb	r3, [r3, #0]
 801dadc:	461a      	mov	r2, r3
 801dade:	687b      	ldr	r3, [r7, #4]
 801dae0:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 801dae2:	4b1d      	ldr	r3, [pc, #116]	; (801db58 <USBD_SetConfig+0x10c>)
 801dae4:	781b      	ldrb	r3, [r3, #0]
 801dae6:	4619      	mov	r1, r3
 801dae8:	6878      	ldr	r0, [r7, #4]
 801daea:	f7ff fb15 	bl	801d118 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 801daee:	6878      	ldr	r0, [r7, #4]
 801daf0:	f000 f961 	bl	801ddb6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 801daf4:	e02d      	b.n	801db52 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 801daf6:	4b18      	ldr	r3, [pc, #96]	; (801db58 <USBD_SetConfig+0x10c>)
 801daf8:	781b      	ldrb	r3, [r3, #0]
 801dafa:	461a      	mov	r2, r3
 801dafc:	687b      	ldr	r3, [r7, #4]
 801dafe:	685b      	ldr	r3, [r3, #4]
 801db00:	429a      	cmp	r2, r3
 801db02:	d01d      	beq.n	801db40 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 801db04:	687b      	ldr	r3, [r7, #4]
 801db06:	685b      	ldr	r3, [r3, #4]
 801db08:	b2db      	uxtb	r3, r3
 801db0a:	4619      	mov	r1, r3
 801db0c:	6878      	ldr	r0, [r7, #4]
 801db0e:	f7ff fb03 	bl	801d118 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801db12:	4b11      	ldr	r3, [pc, #68]	; (801db58 <USBD_SetConfig+0x10c>)
 801db14:	781b      	ldrb	r3, [r3, #0]
 801db16:	461a      	mov	r2, r3
 801db18:	687b      	ldr	r3, [r7, #4]
 801db1a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 801db1c:	4b0e      	ldr	r3, [pc, #56]	; (801db58 <USBD_SetConfig+0x10c>)
 801db1e:	781b      	ldrb	r3, [r3, #0]
 801db20:	4619      	mov	r1, r3
 801db22:	6878      	ldr	r0, [r7, #4]
 801db24:	f7ff fad9 	bl	801d0da <USBD_SetClassConfig>
 801db28:	4603      	mov	r3, r0
 801db2a:	2b02      	cmp	r3, #2
 801db2c:	d104      	bne.n	801db38 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 801db2e:	6839      	ldr	r1, [r7, #0]
 801db30:	6878      	ldr	r0, [r7, #4]
 801db32:	f000 f8ef 	bl	801dd14 <USBD_CtlError>
          return;
 801db36:	e00c      	b.n	801db52 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 801db38:	6878      	ldr	r0, [r7, #4]
 801db3a:	f000 f93c 	bl	801ddb6 <USBD_CtlSendStatus>
      break;
 801db3e:	e008      	b.n	801db52 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 801db40:	6878      	ldr	r0, [r7, #4]
 801db42:	f000 f938 	bl	801ddb6 <USBD_CtlSendStatus>
      break;
 801db46:	e004      	b.n	801db52 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 801db48:	6839      	ldr	r1, [r7, #0]
 801db4a:	6878      	ldr	r0, [r7, #4]
 801db4c:	f000 f8e2 	bl	801dd14 <USBD_CtlError>
      break;
 801db50:	bf00      	nop
    }
  }
}
 801db52:	3708      	adds	r7, #8
 801db54:	46bd      	mov	sp, r7
 801db56:	bd80      	pop	{r7, pc}
 801db58:	20000c6c 	.word	0x20000c6c

0801db5c <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801db5c:	b580      	push	{r7, lr}
 801db5e:	b082      	sub	sp, #8
 801db60:	af00      	add	r7, sp, #0
 801db62:	6078      	str	r0, [r7, #4]
 801db64:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 801db66:	683b      	ldr	r3, [r7, #0]
 801db68:	88db      	ldrh	r3, [r3, #6]
 801db6a:	2b01      	cmp	r3, #1
 801db6c:	d004      	beq.n	801db78 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 801db6e:	6839      	ldr	r1, [r7, #0]
 801db70:	6878      	ldr	r0, [r7, #4]
 801db72:	f000 f8cf 	bl	801dd14 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 801db76:	e01f      	b.n	801dbb8 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 801db78:	687b      	ldr	r3, [r7, #4]
 801db7a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801db7e:	2b02      	cmp	r3, #2
 801db80:	d002      	beq.n	801db88 <USBD_GetConfig+0x2c>
 801db82:	2b03      	cmp	r3, #3
 801db84:	d00b      	beq.n	801db9e <USBD_GetConfig+0x42>
 801db86:	e012      	b.n	801dbae <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 801db88:	687b      	ldr	r3, [r7, #4]
 801db8a:	2200      	movs	r2, #0
 801db8c:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 801db92:	2201      	movs	r2, #1
 801db94:	4619      	mov	r1, r3
 801db96:	6878      	ldr	r0, [r7, #4]
 801db98:	f000 f8cd 	bl	801dd36 <USBD_CtlSendData>
      break;
 801db9c:	e00c      	b.n	801dbb8 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 801db9e:	687b      	ldr	r3, [r7, #4]
 801dba0:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 801dba2:	2201      	movs	r2, #1
 801dba4:	4619      	mov	r1, r3
 801dba6:	6878      	ldr	r0, [r7, #4]
 801dba8:	f000 f8c5 	bl	801dd36 <USBD_CtlSendData>
      break;
 801dbac:	e004      	b.n	801dbb8 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 801dbae:	6839      	ldr	r1, [r7, #0]
 801dbb0:	6878      	ldr	r0, [r7, #4]
 801dbb2:	f000 f8af 	bl	801dd14 <USBD_CtlError>
      break;
 801dbb6:	bf00      	nop
}
 801dbb8:	bf00      	nop
 801dbba:	3708      	adds	r7, #8
 801dbbc:	46bd      	mov	sp, r7
 801dbbe:	bd80      	pop	{r7, pc}

0801dbc0 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801dbc0:	b580      	push	{r7, lr}
 801dbc2:	b082      	sub	sp, #8
 801dbc4:	af00      	add	r7, sp, #0
 801dbc6:	6078      	str	r0, [r7, #4]
 801dbc8:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 801dbca:	687b      	ldr	r3, [r7, #4]
 801dbcc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801dbd0:	3b02      	subs	r3, #2
 801dbd2:	2b01      	cmp	r3, #1
 801dbd4:	d815      	bhi.n	801dc02 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 801dbd6:	687b      	ldr	r3, [r7, #4]
 801dbd8:	2201      	movs	r2, #1
 801dbda:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 801dbdc:	687b      	ldr	r3, [r7, #4]
 801dbde:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 801dbe2:	2b00      	cmp	r3, #0
 801dbe4:	d005      	beq.n	801dbf2 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 801dbe6:	687b      	ldr	r3, [r7, #4]
 801dbe8:	68db      	ldr	r3, [r3, #12]
 801dbea:	f043 0202 	orr.w	r2, r3, #2
 801dbee:	687b      	ldr	r3, [r7, #4]
 801dbf0:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 801dbf2:	687b      	ldr	r3, [r7, #4]
 801dbf4:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 801dbf6:	2202      	movs	r2, #2
 801dbf8:	4619      	mov	r1, r3
 801dbfa:	6878      	ldr	r0, [r7, #4]
 801dbfc:	f000 f89b 	bl	801dd36 <USBD_CtlSendData>
                      2);
    break;
 801dc00:	e004      	b.n	801dc0c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 801dc02:	6839      	ldr	r1, [r7, #0]
 801dc04:	6878      	ldr	r0, [r7, #4]
 801dc06:	f000 f885 	bl	801dd14 <USBD_CtlError>
    break;
 801dc0a:	bf00      	nop
  }
}
 801dc0c:	bf00      	nop
 801dc0e:	3708      	adds	r7, #8
 801dc10:	46bd      	mov	sp, r7
 801dc12:	bd80      	pop	{r7, pc}

0801dc14 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801dc14:	b580      	push	{r7, lr}
 801dc16:	b082      	sub	sp, #8
 801dc18:	af00      	add	r7, sp, #0
 801dc1a:	6078      	str	r0, [r7, #4]
 801dc1c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801dc1e:	683b      	ldr	r3, [r7, #0]
 801dc20:	885b      	ldrh	r3, [r3, #2]
 801dc22:	2b01      	cmp	r3, #1
 801dc24:	d10d      	bne.n	801dc42 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 801dc26:	687b      	ldr	r3, [r7, #4]
 801dc28:	2201      	movs	r2, #1
 801dc2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 801dc2e:	687b      	ldr	r3, [r7, #4]
 801dc30:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801dc34:	689b      	ldr	r3, [r3, #8]
 801dc36:	6839      	ldr	r1, [r7, #0]
 801dc38:	6878      	ldr	r0, [r7, #4]
 801dc3a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 801dc3c:	6878      	ldr	r0, [r7, #4]
 801dc3e:	f000 f8ba 	bl	801ddb6 <USBD_CtlSendStatus>
  }

}
 801dc42:	bf00      	nop
 801dc44:	3708      	adds	r7, #8
 801dc46:	46bd      	mov	sp, r7
 801dc48:	bd80      	pop	{r7, pc}

0801dc4a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801dc4a:	b580      	push	{r7, lr}
 801dc4c:	b082      	sub	sp, #8
 801dc4e:	af00      	add	r7, sp, #0
 801dc50:	6078      	str	r0, [r7, #4]
 801dc52:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801dc54:	687b      	ldr	r3, [r7, #4]
 801dc56:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801dc5a:	3b02      	subs	r3, #2
 801dc5c:	2b01      	cmp	r3, #1
 801dc5e:	d812      	bhi.n	801dc86 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 801dc60:	683b      	ldr	r3, [r7, #0]
 801dc62:	885b      	ldrh	r3, [r3, #2]
 801dc64:	2b01      	cmp	r3, #1
 801dc66:	d113      	bne.n	801dc90 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 801dc68:	687b      	ldr	r3, [r7, #4]
 801dc6a:	2200      	movs	r2, #0
 801dc6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 801dc70:	687b      	ldr	r3, [r7, #4]
 801dc72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801dc76:	689b      	ldr	r3, [r3, #8]
 801dc78:	6839      	ldr	r1, [r7, #0]
 801dc7a:	6878      	ldr	r0, [r7, #4]
 801dc7c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 801dc7e:	6878      	ldr	r0, [r7, #4]
 801dc80:	f000 f899 	bl	801ddb6 <USBD_CtlSendStatus>
    }
    break;
 801dc84:	e004      	b.n	801dc90 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 801dc86:	6839      	ldr	r1, [r7, #0]
 801dc88:	6878      	ldr	r0, [r7, #4]
 801dc8a:	f000 f843 	bl	801dd14 <USBD_CtlError>
    break;
 801dc8e:	e000      	b.n	801dc92 <USBD_ClrFeature+0x48>
    break;
 801dc90:	bf00      	nop
  }
}
 801dc92:	bf00      	nop
 801dc94:	3708      	adds	r7, #8
 801dc96:	46bd      	mov	sp, r7
 801dc98:	bd80      	pop	{r7, pc}

0801dc9a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801dc9a:	b480      	push	{r7}
 801dc9c:	b083      	sub	sp, #12
 801dc9e:	af00      	add	r7, sp, #0
 801dca0:	6078      	str	r0, [r7, #4]
 801dca2:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 801dca4:	683b      	ldr	r3, [r7, #0]
 801dca6:	781a      	ldrb	r2, [r3, #0]
 801dca8:	687b      	ldr	r3, [r7, #4]
 801dcaa:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 801dcac:	683b      	ldr	r3, [r7, #0]
 801dcae:	785a      	ldrb	r2, [r3, #1]
 801dcb0:	687b      	ldr	r3, [r7, #4]
 801dcb2:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 801dcb4:	683b      	ldr	r3, [r7, #0]
 801dcb6:	3302      	adds	r3, #2
 801dcb8:	781b      	ldrb	r3, [r3, #0]
 801dcba:	b29a      	uxth	r2, r3
 801dcbc:	683b      	ldr	r3, [r7, #0]
 801dcbe:	3303      	adds	r3, #3
 801dcc0:	781b      	ldrb	r3, [r3, #0]
 801dcc2:	b29b      	uxth	r3, r3
 801dcc4:	021b      	lsls	r3, r3, #8
 801dcc6:	b29b      	uxth	r3, r3
 801dcc8:	4413      	add	r3, r2
 801dcca:	b29a      	uxth	r2, r3
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 801dcd0:	683b      	ldr	r3, [r7, #0]
 801dcd2:	3304      	adds	r3, #4
 801dcd4:	781b      	ldrb	r3, [r3, #0]
 801dcd6:	b29a      	uxth	r2, r3
 801dcd8:	683b      	ldr	r3, [r7, #0]
 801dcda:	3305      	adds	r3, #5
 801dcdc:	781b      	ldrb	r3, [r3, #0]
 801dcde:	b29b      	uxth	r3, r3
 801dce0:	021b      	lsls	r3, r3, #8
 801dce2:	b29b      	uxth	r3, r3
 801dce4:	4413      	add	r3, r2
 801dce6:	b29a      	uxth	r2, r3
 801dce8:	687b      	ldr	r3, [r7, #4]
 801dcea:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 801dcec:	683b      	ldr	r3, [r7, #0]
 801dcee:	3306      	adds	r3, #6
 801dcf0:	781b      	ldrb	r3, [r3, #0]
 801dcf2:	b29a      	uxth	r2, r3
 801dcf4:	683b      	ldr	r3, [r7, #0]
 801dcf6:	3307      	adds	r3, #7
 801dcf8:	781b      	ldrb	r3, [r3, #0]
 801dcfa:	b29b      	uxth	r3, r3
 801dcfc:	021b      	lsls	r3, r3, #8
 801dcfe:	b29b      	uxth	r3, r3
 801dd00:	4413      	add	r3, r2
 801dd02:	b29a      	uxth	r2, r3
 801dd04:	687b      	ldr	r3, [r7, #4]
 801dd06:	80da      	strh	r2, [r3, #6]

}
 801dd08:	bf00      	nop
 801dd0a:	370c      	adds	r7, #12
 801dd0c:	46bd      	mov	sp, r7
 801dd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd12:	4770      	bx	lr

0801dd14 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 801dd14:	b580      	push	{r7, lr}
 801dd16:	b082      	sub	sp, #8
 801dd18:	af00      	add	r7, sp, #0
 801dd1a:	6078      	str	r0, [r7, #4]
 801dd1c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 801dd1e:	2180      	movs	r1, #128	; 0x80
 801dd20:	6878      	ldr	r0, [r7, #4]
 801dd22:	f7e8 fadb 	bl	80062dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 801dd26:	2100      	movs	r1, #0
 801dd28:	6878      	ldr	r0, [r7, #4]
 801dd2a:	f7e8 fad7 	bl	80062dc <USBD_LL_StallEP>
}
 801dd2e:	bf00      	nop
 801dd30:	3708      	adds	r7, #8
 801dd32:	46bd      	mov	sp, r7
 801dd34:	bd80      	pop	{r7, pc}

0801dd36 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 801dd36:	b580      	push	{r7, lr}
 801dd38:	b084      	sub	sp, #16
 801dd3a:	af00      	add	r7, sp, #0
 801dd3c:	60f8      	str	r0, [r7, #12]
 801dd3e:	60b9      	str	r1, [r7, #8]
 801dd40:	4613      	mov	r3, r2
 801dd42:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 801dd44:	68fb      	ldr	r3, [r7, #12]
 801dd46:	2202      	movs	r2, #2
 801dd48:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 801dd4c:	88fa      	ldrh	r2, [r7, #6]
 801dd4e:	68fb      	ldr	r3, [r7, #12]
 801dd50:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 801dd52:	88fa      	ldrh	r2, [r7, #6]
 801dd54:	68fb      	ldr	r3, [r7, #12]
 801dd56:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 801dd58:	88fb      	ldrh	r3, [r7, #6]
 801dd5a:	68ba      	ldr	r2, [r7, #8]
 801dd5c:	2100      	movs	r1, #0
 801dd5e:	68f8      	ldr	r0, [r7, #12]
 801dd60:	f7e8 fb21 	bl	80063a6 <USBD_LL_Transmit>
  
  return USBD_OK;
 801dd64:	2300      	movs	r3, #0
}
 801dd66:	4618      	mov	r0, r3
 801dd68:	3710      	adds	r7, #16
 801dd6a:	46bd      	mov	sp, r7
 801dd6c:	bd80      	pop	{r7, pc}

0801dd6e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 801dd6e:	b580      	push	{r7, lr}
 801dd70:	b084      	sub	sp, #16
 801dd72:	af00      	add	r7, sp, #0
 801dd74:	60f8      	str	r0, [r7, #12]
 801dd76:	60b9      	str	r1, [r7, #8]
 801dd78:	4613      	mov	r3, r2
 801dd7a:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 801dd7c:	88fb      	ldrh	r3, [r7, #6]
 801dd7e:	68ba      	ldr	r2, [r7, #8]
 801dd80:	2100      	movs	r1, #0
 801dd82:	68f8      	ldr	r0, [r7, #12]
 801dd84:	f7e8 fb0f 	bl	80063a6 <USBD_LL_Transmit>
  
  return USBD_OK;
 801dd88:	2300      	movs	r3, #0
}
 801dd8a:	4618      	mov	r0, r3
 801dd8c:	3710      	adds	r7, #16
 801dd8e:	46bd      	mov	sp, r7
 801dd90:	bd80      	pop	{r7, pc}

0801dd92 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 801dd92:	b580      	push	{r7, lr}
 801dd94:	b084      	sub	sp, #16
 801dd96:	af00      	add	r7, sp, #0
 801dd98:	60f8      	str	r0, [r7, #12]
 801dd9a:	60b9      	str	r1, [r7, #8]
 801dd9c:	4613      	mov	r3, r2
 801dd9e:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 801dda0:	88fb      	ldrh	r3, [r7, #6]
 801dda2:	68ba      	ldr	r2, [r7, #8]
 801dda4:	2100      	movs	r1, #0
 801dda6:	68f8      	ldr	r0, [r7, #12]
 801dda8:	f7e8 fb14 	bl	80063d4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 801ddac:	2300      	movs	r3, #0
}
 801ddae:	4618      	mov	r0, r3
 801ddb0:	3710      	adds	r7, #16
 801ddb2:	46bd      	mov	sp, r7
 801ddb4:	bd80      	pop	{r7, pc}

0801ddb6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 801ddb6:	b580      	push	{r7, lr}
 801ddb8:	b082      	sub	sp, #8
 801ddba:	af00      	add	r7, sp, #0
 801ddbc:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801ddbe:	687b      	ldr	r3, [r7, #4]
 801ddc0:	2204      	movs	r2, #4
 801ddc2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 801ddc6:	2300      	movs	r3, #0
 801ddc8:	2200      	movs	r2, #0
 801ddca:	2100      	movs	r1, #0
 801ddcc:	6878      	ldr	r0, [r7, #4]
 801ddce:	f7e8 faea 	bl	80063a6 <USBD_LL_Transmit>
  
  return USBD_OK;
 801ddd2:	2300      	movs	r3, #0
}
 801ddd4:	4618      	mov	r0, r3
 801ddd6:	3708      	adds	r7, #8
 801ddd8:	46bd      	mov	sp, r7
 801ddda:	bd80      	pop	{r7, pc}

0801dddc <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 801dddc:	b580      	push	{r7, lr}
 801ddde:	b082      	sub	sp, #8
 801dde0:	af00      	add	r7, sp, #0
 801dde2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 801dde4:	687b      	ldr	r3, [r7, #4]
 801dde6:	2205      	movs	r2, #5
 801dde8:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 801ddec:	2300      	movs	r3, #0
 801ddee:	2200      	movs	r2, #0
 801ddf0:	2100      	movs	r1, #0
 801ddf2:	6878      	ldr	r0, [r7, #4]
 801ddf4:	f7e8 faee 	bl	80063d4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 801ddf8:	2300      	movs	r3, #0
}
 801ddfa:	4618      	mov	r0, r3
 801ddfc:	3708      	adds	r7, #8
 801ddfe:	46bd      	mov	sp, r7
 801de00:	bd80      	pop	{r7, pc}
	...

0801de04 <__libc_init_array>:
 801de04:	b570      	push	{r4, r5, r6, lr}
 801de06:	4d0d      	ldr	r5, [pc, #52]	; (801de3c <__libc_init_array+0x38>)
 801de08:	4c0d      	ldr	r4, [pc, #52]	; (801de40 <__libc_init_array+0x3c>)
 801de0a:	1b64      	subs	r4, r4, r5
 801de0c:	10a4      	asrs	r4, r4, #2
 801de0e:	2600      	movs	r6, #0
 801de10:	42a6      	cmp	r6, r4
 801de12:	d109      	bne.n	801de28 <__libc_init_array+0x24>
 801de14:	4d0b      	ldr	r5, [pc, #44]	; (801de44 <__libc_init_array+0x40>)
 801de16:	4c0c      	ldr	r4, [pc, #48]	; (801de48 <__libc_init_array+0x44>)
 801de18:	f001 fa3a 	bl	801f290 <_init>
 801de1c:	1b64      	subs	r4, r4, r5
 801de1e:	10a4      	asrs	r4, r4, #2
 801de20:	2600      	movs	r6, #0
 801de22:	42a6      	cmp	r6, r4
 801de24:	d105      	bne.n	801de32 <__libc_init_array+0x2e>
 801de26:	bd70      	pop	{r4, r5, r6, pc}
 801de28:	f855 3b04 	ldr.w	r3, [r5], #4
 801de2c:	4798      	blx	r3
 801de2e:	3601      	adds	r6, #1
 801de30:	e7ee      	b.n	801de10 <__libc_init_array+0xc>
 801de32:	f855 3b04 	ldr.w	r3, [r5], #4
 801de36:	4798      	blx	r3
 801de38:	3601      	adds	r6, #1
 801de3a:	e7f2      	b.n	801de22 <__libc_init_array+0x1e>
 801de3c:	0801faf0 	.word	0x0801faf0
 801de40:	0801faf0 	.word	0x0801faf0
 801de44:	0801faf0 	.word	0x0801faf0
 801de48:	0801faf4 	.word	0x0801faf4

0801de4c <memcpy>:
 801de4c:	440a      	add	r2, r1
 801de4e:	4291      	cmp	r1, r2
 801de50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801de54:	d100      	bne.n	801de58 <memcpy+0xc>
 801de56:	4770      	bx	lr
 801de58:	b510      	push	{r4, lr}
 801de5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801de5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801de62:	4291      	cmp	r1, r2
 801de64:	d1f9      	bne.n	801de5a <memcpy+0xe>
 801de66:	bd10      	pop	{r4, pc}

0801de68 <memset>:
 801de68:	4402      	add	r2, r0
 801de6a:	4603      	mov	r3, r0
 801de6c:	4293      	cmp	r3, r2
 801de6e:	d100      	bne.n	801de72 <memset+0xa>
 801de70:	4770      	bx	lr
 801de72:	f803 1b01 	strb.w	r1, [r3], #1
 801de76:	e7f9      	b.n	801de6c <memset+0x4>

0801de78 <_free_r>:
 801de78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801de7a:	2900      	cmp	r1, #0
 801de7c:	d048      	beq.n	801df10 <_free_r+0x98>
 801de7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801de82:	9001      	str	r0, [sp, #4]
 801de84:	2b00      	cmp	r3, #0
 801de86:	f1a1 0404 	sub.w	r4, r1, #4
 801de8a:	bfb8      	it	lt
 801de8c:	18e4      	addlt	r4, r4, r3
 801de8e:	f000 f921 	bl	801e0d4 <__malloc_lock>
 801de92:	4a20      	ldr	r2, [pc, #128]	; (801df14 <_free_r+0x9c>)
 801de94:	9801      	ldr	r0, [sp, #4]
 801de96:	6813      	ldr	r3, [r2, #0]
 801de98:	4615      	mov	r5, r2
 801de9a:	b933      	cbnz	r3, 801deaa <_free_r+0x32>
 801de9c:	6063      	str	r3, [r4, #4]
 801de9e:	6014      	str	r4, [r2, #0]
 801dea0:	b003      	add	sp, #12
 801dea2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801dea6:	f000 b91b 	b.w	801e0e0 <__malloc_unlock>
 801deaa:	42a3      	cmp	r3, r4
 801deac:	d90b      	bls.n	801dec6 <_free_r+0x4e>
 801deae:	6821      	ldr	r1, [r4, #0]
 801deb0:	1862      	adds	r2, r4, r1
 801deb2:	4293      	cmp	r3, r2
 801deb4:	bf04      	itt	eq
 801deb6:	681a      	ldreq	r2, [r3, #0]
 801deb8:	685b      	ldreq	r3, [r3, #4]
 801deba:	6063      	str	r3, [r4, #4]
 801debc:	bf04      	itt	eq
 801debe:	1852      	addeq	r2, r2, r1
 801dec0:	6022      	streq	r2, [r4, #0]
 801dec2:	602c      	str	r4, [r5, #0]
 801dec4:	e7ec      	b.n	801dea0 <_free_r+0x28>
 801dec6:	461a      	mov	r2, r3
 801dec8:	685b      	ldr	r3, [r3, #4]
 801deca:	b10b      	cbz	r3, 801ded0 <_free_r+0x58>
 801decc:	42a3      	cmp	r3, r4
 801dece:	d9fa      	bls.n	801dec6 <_free_r+0x4e>
 801ded0:	6811      	ldr	r1, [r2, #0]
 801ded2:	1855      	adds	r5, r2, r1
 801ded4:	42a5      	cmp	r5, r4
 801ded6:	d10b      	bne.n	801def0 <_free_r+0x78>
 801ded8:	6824      	ldr	r4, [r4, #0]
 801deda:	4421      	add	r1, r4
 801dedc:	1854      	adds	r4, r2, r1
 801dede:	42a3      	cmp	r3, r4
 801dee0:	6011      	str	r1, [r2, #0]
 801dee2:	d1dd      	bne.n	801dea0 <_free_r+0x28>
 801dee4:	681c      	ldr	r4, [r3, #0]
 801dee6:	685b      	ldr	r3, [r3, #4]
 801dee8:	6053      	str	r3, [r2, #4]
 801deea:	4421      	add	r1, r4
 801deec:	6011      	str	r1, [r2, #0]
 801deee:	e7d7      	b.n	801dea0 <_free_r+0x28>
 801def0:	d902      	bls.n	801def8 <_free_r+0x80>
 801def2:	230c      	movs	r3, #12
 801def4:	6003      	str	r3, [r0, #0]
 801def6:	e7d3      	b.n	801dea0 <_free_r+0x28>
 801def8:	6825      	ldr	r5, [r4, #0]
 801defa:	1961      	adds	r1, r4, r5
 801defc:	428b      	cmp	r3, r1
 801defe:	bf04      	itt	eq
 801df00:	6819      	ldreq	r1, [r3, #0]
 801df02:	685b      	ldreq	r3, [r3, #4]
 801df04:	6063      	str	r3, [r4, #4]
 801df06:	bf04      	itt	eq
 801df08:	1949      	addeq	r1, r1, r5
 801df0a:	6021      	streq	r1, [r4, #0]
 801df0c:	6054      	str	r4, [r2, #4]
 801df0e:	e7c7      	b.n	801dea0 <_free_r+0x28>
 801df10:	b003      	add	sp, #12
 801df12:	bd30      	pop	{r4, r5, pc}
 801df14:	20000c70 	.word	0x20000c70

0801df18 <_malloc_r>:
 801df18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df1a:	1ccd      	adds	r5, r1, #3
 801df1c:	f025 0503 	bic.w	r5, r5, #3
 801df20:	3508      	adds	r5, #8
 801df22:	2d0c      	cmp	r5, #12
 801df24:	bf38      	it	cc
 801df26:	250c      	movcc	r5, #12
 801df28:	2d00      	cmp	r5, #0
 801df2a:	4606      	mov	r6, r0
 801df2c:	db01      	blt.n	801df32 <_malloc_r+0x1a>
 801df2e:	42a9      	cmp	r1, r5
 801df30:	d903      	bls.n	801df3a <_malloc_r+0x22>
 801df32:	230c      	movs	r3, #12
 801df34:	6033      	str	r3, [r6, #0]
 801df36:	2000      	movs	r0, #0
 801df38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801df3a:	f000 f8cb 	bl	801e0d4 <__malloc_lock>
 801df3e:	4921      	ldr	r1, [pc, #132]	; (801dfc4 <_malloc_r+0xac>)
 801df40:	680a      	ldr	r2, [r1, #0]
 801df42:	4614      	mov	r4, r2
 801df44:	b99c      	cbnz	r4, 801df6e <_malloc_r+0x56>
 801df46:	4f20      	ldr	r7, [pc, #128]	; (801dfc8 <_malloc_r+0xb0>)
 801df48:	683b      	ldr	r3, [r7, #0]
 801df4a:	b923      	cbnz	r3, 801df56 <_malloc_r+0x3e>
 801df4c:	4621      	mov	r1, r4
 801df4e:	4630      	mov	r0, r6
 801df50:	f000 f83c 	bl	801dfcc <_sbrk_r>
 801df54:	6038      	str	r0, [r7, #0]
 801df56:	4629      	mov	r1, r5
 801df58:	4630      	mov	r0, r6
 801df5a:	f000 f837 	bl	801dfcc <_sbrk_r>
 801df5e:	1c43      	adds	r3, r0, #1
 801df60:	d123      	bne.n	801dfaa <_malloc_r+0x92>
 801df62:	230c      	movs	r3, #12
 801df64:	6033      	str	r3, [r6, #0]
 801df66:	4630      	mov	r0, r6
 801df68:	f000 f8ba 	bl	801e0e0 <__malloc_unlock>
 801df6c:	e7e3      	b.n	801df36 <_malloc_r+0x1e>
 801df6e:	6823      	ldr	r3, [r4, #0]
 801df70:	1b5b      	subs	r3, r3, r5
 801df72:	d417      	bmi.n	801dfa4 <_malloc_r+0x8c>
 801df74:	2b0b      	cmp	r3, #11
 801df76:	d903      	bls.n	801df80 <_malloc_r+0x68>
 801df78:	6023      	str	r3, [r4, #0]
 801df7a:	441c      	add	r4, r3
 801df7c:	6025      	str	r5, [r4, #0]
 801df7e:	e004      	b.n	801df8a <_malloc_r+0x72>
 801df80:	6863      	ldr	r3, [r4, #4]
 801df82:	42a2      	cmp	r2, r4
 801df84:	bf0c      	ite	eq
 801df86:	600b      	streq	r3, [r1, #0]
 801df88:	6053      	strne	r3, [r2, #4]
 801df8a:	4630      	mov	r0, r6
 801df8c:	f000 f8a8 	bl	801e0e0 <__malloc_unlock>
 801df90:	f104 000b 	add.w	r0, r4, #11
 801df94:	1d23      	adds	r3, r4, #4
 801df96:	f020 0007 	bic.w	r0, r0, #7
 801df9a:	1ac2      	subs	r2, r0, r3
 801df9c:	d0cc      	beq.n	801df38 <_malloc_r+0x20>
 801df9e:	1a1b      	subs	r3, r3, r0
 801dfa0:	50a3      	str	r3, [r4, r2]
 801dfa2:	e7c9      	b.n	801df38 <_malloc_r+0x20>
 801dfa4:	4622      	mov	r2, r4
 801dfa6:	6864      	ldr	r4, [r4, #4]
 801dfa8:	e7cc      	b.n	801df44 <_malloc_r+0x2c>
 801dfaa:	1cc4      	adds	r4, r0, #3
 801dfac:	f024 0403 	bic.w	r4, r4, #3
 801dfb0:	42a0      	cmp	r0, r4
 801dfb2:	d0e3      	beq.n	801df7c <_malloc_r+0x64>
 801dfb4:	1a21      	subs	r1, r4, r0
 801dfb6:	4630      	mov	r0, r6
 801dfb8:	f000 f808 	bl	801dfcc <_sbrk_r>
 801dfbc:	3001      	adds	r0, #1
 801dfbe:	d1dd      	bne.n	801df7c <_malloc_r+0x64>
 801dfc0:	e7cf      	b.n	801df62 <_malloc_r+0x4a>
 801dfc2:	bf00      	nop
 801dfc4:	20000c70 	.word	0x20000c70
 801dfc8:	20000c74 	.word	0x20000c74

0801dfcc <_sbrk_r>:
 801dfcc:	b538      	push	{r3, r4, r5, lr}
 801dfce:	4d06      	ldr	r5, [pc, #24]	; (801dfe8 <_sbrk_r+0x1c>)
 801dfd0:	2300      	movs	r3, #0
 801dfd2:	4604      	mov	r4, r0
 801dfd4:	4608      	mov	r0, r1
 801dfd6:	602b      	str	r3, [r5, #0]
 801dfd8:	f001 f94c 	bl	801f274 <_sbrk>
 801dfdc:	1c43      	adds	r3, r0, #1
 801dfde:	d102      	bne.n	801dfe6 <_sbrk_r+0x1a>
 801dfe0:	682b      	ldr	r3, [r5, #0]
 801dfe2:	b103      	cbz	r3, 801dfe6 <_sbrk_r+0x1a>
 801dfe4:	6023      	str	r3, [r4, #0]
 801dfe6:	bd38      	pop	{r3, r4, r5, pc}
 801dfe8:	200019d0 	.word	0x200019d0

0801dfec <siprintf>:
 801dfec:	b40e      	push	{r1, r2, r3}
 801dfee:	b500      	push	{lr}
 801dff0:	b09c      	sub	sp, #112	; 0x70
 801dff2:	ab1d      	add	r3, sp, #116	; 0x74
 801dff4:	9002      	str	r0, [sp, #8]
 801dff6:	9006      	str	r0, [sp, #24]
 801dff8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801dffc:	4809      	ldr	r0, [pc, #36]	; (801e024 <siprintf+0x38>)
 801dffe:	9107      	str	r1, [sp, #28]
 801e000:	9104      	str	r1, [sp, #16]
 801e002:	4909      	ldr	r1, [pc, #36]	; (801e028 <siprintf+0x3c>)
 801e004:	f853 2b04 	ldr.w	r2, [r3], #4
 801e008:	9105      	str	r1, [sp, #20]
 801e00a:	6800      	ldr	r0, [r0, #0]
 801e00c:	9301      	str	r3, [sp, #4]
 801e00e:	a902      	add	r1, sp, #8
 801e010:	f000 f8c8 	bl	801e1a4 <_svfiprintf_r>
 801e014:	9b02      	ldr	r3, [sp, #8]
 801e016:	2200      	movs	r2, #0
 801e018:	701a      	strb	r2, [r3, #0]
 801e01a:	b01c      	add	sp, #112	; 0x70
 801e01c:	f85d eb04 	ldr.w	lr, [sp], #4
 801e020:	b003      	add	sp, #12
 801e022:	4770      	bx	lr
 801e024:	200006f0 	.word	0x200006f0
 801e028:	ffff0208 	.word	0xffff0208

0801e02c <strcpy>:
 801e02c:	4603      	mov	r3, r0
 801e02e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e032:	f803 2b01 	strb.w	r2, [r3], #1
 801e036:	2a00      	cmp	r2, #0
 801e038:	d1f9      	bne.n	801e02e <strcpy+0x2>
 801e03a:	4770      	bx	lr

0801e03c <strncmp>:
 801e03c:	b510      	push	{r4, lr}
 801e03e:	b16a      	cbz	r2, 801e05c <strncmp+0x20>
 801e040:	3901      	subs	r1, #1
 801e042:	1884      	adds	r4, r0, r2
 801e044:	f810 3b01 	ldrb.w	r3, [r0], #1
 801e048:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801e04c:	4293      	cmp	r3, r2
 801e04e:	d103      	bne.n	801e058 <strncmp+0x1c>
 801e050:	42a0      	cmp	r0, r4
 801e052:	d001      	beq.n	801e058 <strncmp+0x1c>
 801e054:	2b00      	cmp	r3, #0
 801e056:	d1f5      	bne.n	801e044 <strncmp+0x8>
 801e058:	1a98      	subs	r0, r3, r2
 801e05a:	bd10      	pop	{r4, pc}
 801e05c:	4610      	mov	r0, r2
 801e05e:	e7fc      	b.n	801e05a <strncmp+0x1e>

0801e060 <_vsniprintf_r>:
 801e060:	b530      	push	{r4, r5, lr}
 801e062:	1e14      	subs	r4, r2, #0
 801e064:	4605      	mov	r5, r0
 801e066:	b09b      	sub	sp, #108	; 0x6c
 801e068:	4618      	mov	r0, r3
 801e06a:	da05      	bge.n	801e078 <_vsniprintf_r+0x18>
 801e06c:	238b      	movs	r3, #139	; 0x8b
 801e06e:	602b      	str	r3, [r5, #0]
 801e070:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e074:	b01b      	add	sp, #108	; 0x6c
 801e076:	bd30      	pop	{r4, r5, pc}
 801e078:	f44f 7302 	mov.w	r3, #520	; 0x208
 801e07c:	f8ad 300c 	strh.w	r3, [sp, #12]
 801e080:	bf14      	ite	ne
 801e082:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801e086:	4623      	moveq	r3, r4
 801e088:	9302      	str	r3, [sp, #8]
 801e08a:	9305      	str	r3, [sp, #20]
 801e08c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e090:	9100      	str	r1, [sp, #0]
 801e092:	9104      	str	r1, [sp, #16]
 801e094:	f8ad 300e 	strh.w	r3, [sp, #14]
 801e098:	4602      	mov	r2, r0
 801e09a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801e09c:	4669      	mov	r1, sp
 801e09e:	4628      	mov	r0, r5
 801e0a0:	f000 f880 	bl	801e1a4 <_svfiprintf_r>
 801e0a4:	1c43      	adds	r3, r0, #1
 801e0a6:	bfbc      	itt	lt
 801e0a8:	238b      	movlt	r3, #139	; 0x8b
 801e0aa:	602b      	strlt	r3, [r5, #0]
 801e0ac:	2c00      	cmp	r4, #0
 801e0ae:	d0e1      	beq.n	801e074 <_vsniprintf_r+0x14>
 801e0b0:	9b00      	ldr	r3, [sp, #0]
 801e0b2:	2200      	movs	r2, #0
 801e0b4:	701a      	strb	r2, [r3, #0]
 801e0b6:	e7dd      	b.n	801e074 <_vsniprintf_r+0x14>

0801e0b8 <vsniprintf>:
 801e0b8:	b507      	push	{r0, r1, r2, lr}
 801e0ba:	9300      	str	r3, [sp, #0]
 801e0bc:	4613      	mov	r3, r2
 801e0be:	460a      	mov	r2, r1
 801e0c0:	4601      	mov	r1, r0
 801e0c2:	4803      	ldr	r0, [pc, #12]	; (801e0d0 <vsniprintf+0x18>)
 801e0c4:	6800      	ldr	r0, [r0, #0]
 801e0c6:	f7ff ffcb 	bl	801e060 <_vsniprintf_r>
 801e0ca:	b003      	add	sp, #12
 801e0cc:	f85d fb04 	ldr.w	pc, [sp], #4
 801e0d0:	200006f0 	.word	0x200006f0

0801e0d4 <__malloc_lock>:
 801e0d4:	4801      	ldr	r0, [pc, #4]	; (801e0dc <__malloc_lock+0x8>)
 801e0d6:	f000 baf9 	b.w	801e6cc <__retarget_lock_acquire_recursive>
 801e0da:	bf00      	nop
 801e0dc:	200019d8 	.word	0x200019d8

0801e0e0 <__malloc_unlock>:
 801e0e0:	4801      	ldr	r0, [pc, #4]	; (801e0e8 <__malloc_unlock+0x8>)
 801e0e2:	f000 baf4 	b.w	801e6ce <__retarget_lock_release_recursive>
 801e0e6:	bf00      	nop
 801e0e8:	200019d8 	.word	0x200019d8

0801e0ec <__ssputs_r>:
 801e0ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e0f0:	688e      	ldr	r6, [r1, #8]
 801e0f2:	429e      	cmp	r6, r3
 801e0f4:	4682      	mov	sl, r0
 801e0f6:	460c      	mov	r4, r1
 801e0f8:	4690      	mov	r8, r2
 801e0fa:	461f      	mov	r7, r3
 801e0fc:	d838      	bhi.n	801e170 <__ssputs_r+0x84>
 801e0fe:	898a      	ldrh	r2, [r1, #12]
 801e100:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e104:	d032      	beq.n	801e16c <__ssputs_r+0x80>
 801e106:	6825      	ldr	r5, [r4, #0]
 801e108:	6909      	ldr	r1, [r1, #16]
 801e10a:	eba5 0901 	sub.w	r9, r5, r1
 801e10e:	6965      	ldr	r5, [r4, #20]
 801e110:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e114:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e118:	3301      	adds	r3, #1
 801e11a:	444b      	add	r3, r9
 801e11c:	106d      	asrs	r5, r5, #1
 801e11e:	429d      	cmp	r5, r3
 801e120:	bf38      	it	cc
 801e122:	461d      	movcc	r5, r3
 801e124:	0553      	lsls	r3, r2, #21
 801e126:	d531      	bpl.n	801e18c <__ssputs_r+0xa0>
 801e128:	4629      	mov	r1, r5
 801e12a:	f7ff fef5 	bl	801df18 <_malloc_r>
 801e12e:	4606      	mov	r6, r0
 801e130:	b950      	cbnz	r0, 801e148 <__ssputs_r+0x5c>
 801e132:	230c      	movs	r3, #12
 801e134:	f8ca 3000 	str.w	r3, [sl]
 801e138:	89a3      	ldrh	r3, [r4, #12]
 801e13a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e13e:	81a3      	strh	r3, [r4, #12]
 801e140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e148:	6921      	ldr	r1, [r4, #16]
 801e14a:	464a      	mov	r2, r9
 801e14c:	f7ff fe7e 	bl	801de4c <memcpy>
 801e150:	89a3      	ldrh	r3, [r4, #12]
 801e152:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e15a:	81a3      	strh	r3, [r4, #12]
 801e15c:	6126      	str	r6, [r4, #16]
 801e15e:	6165      	str	r5, [r4, #20]
 801e160:	444e      	add	r6, r9
 801e162:	eba5 0509 	sub.w	r5, r5, r9
 801e166:	6026      	str	r6, [r4, #0]
 801e168:	60a5      	str	r5, [r4, #8]
 801e16a:	463e      	mov	r6, r7
 801e16c:	42be      	cmp	r6, r7
 801e16e:	d900      	bls.n	801e172 <__ssputs_r+0x86>
 801e170:	463e      	mov	r6, r7
 801e172:	4632      	mov	r2, r6
 801e174:	6820      	ldr	r0, [r4, #0]
 801e176:	4641      	mov	r1, r8
 801e178:	f000 faaa 	bl	801e6d0 <memmove>
 801e17c:	68a3      	ldr	r3, [r4, #8]
 801e17e:	6822      	ldr	r2, [r4, #0]
 801e180:	1b9b      	subs	r3, r3, r6
 801e182:	4432      	add	r2, r6
 801e184:	60a3      	str	r3, [r4, #8]
 801e186:	6022      	str	r2, [r4, #0]
 801e188:	2000      	movs	r0, #0
 801e18a:	e7db      	b.n	801e144 <__ssputs_r+0x58>
 801e18c:	462a      	mov	r2, r5
 801e18e:	f000 fab9 	bl	801e704 <_realloc_r>
 801e192:	4606      	mov	r6, r0
 801e194:	2800      	cmp	r0, #0
 801e196:	d1e1      	bne.n	801e15c <__ssputs_r+0x70>
 801e198:	6921      	ldr	r1, [r4, #16]
 801e19a:	4650      	mov	r0, sl
 801e19c:	f7ff fe6c 	bl	801de78 <_free_r>
 801e1a0:	e7c7      	b.n	801e132 <__ssputs_r+0x46>
	...

0801e1a4 <_svfiprintf_r>:
 801e1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1a8:	4698      	mov	r8, r3
 801e1aa:	898b      	ldrh	r3, [r1, #12]
 801e1ac:	061b      	lsls	r3, r3, #24
 801e1ae:	b09d      	sub	sp, #116	; 0x74
 801e1b0:	4607      	mov	r7, r0
 801e1b2:	460d      	mov	r5, r1
 801e1b4:	4614      	mov	r4, r2
 801e1b6:	d50e      	bpl.n	801e1d6 <_svfiprintf_r+0x32>
 801e1b8:	690b      	ldr	r3, [r1, #16]
 801e1ba:	b963      	cbnz	r3, 801e1d6 <_svfiprintf_r+0x32>
 801e1bc:	2140      	movs	r1, #64	; 0x40
 801e1be:	f7ff feab 	bl	801df18 <_malloc_r>
 801e1c2:	6028      	str	r0, [r5, #0]
 801e1c4:	6128      	str	r0, [r5, #16]
 801e1c6:	b920      	cbnz	r0, 801e1d2 <_svfiprintf_r+0x2e>
 801e1c8:	230c      	movs	r3, #12
 801e1ca:	603b      	str	r3, [r7, #0]
 801e1cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e1d0:	e0d1      	b.n	801e376 <_svfiprintf_r+0x1d2>
 801e1d2:	2340      	movs	r3, #64	; 0x40
 801e1d4:	616b      	str	r3, [r5, #20]
 801e1d6:	2300      	movs	r3, #0
 801e1d8:	9309      	str	r3, [sp, #36]	; 0x24
 801e1da:	2320      	movs	r3, #32
 801e1dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e1e0:	f8cd 800c 	str.w	r8, [sp, #12]
 801e1e4:	2330      	movs	r3, #48	; 0x30
 801e1e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801e390 <_svfiprintf_r+0x1ec>
 801e1ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e1ee:	f04f 0901 	mov.w	r9, #1
 801e1f2:	4623      	mov	r3, r4
 801e1f4:	469a      	mov	sl, r3
 801e1f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e1fa:	b10a      	cbz	r2, 801e200 <_svfiprintf_r+0x5c>
 801e1fc:	2a25      	cmp	r2, #37	; 0x25
 801e1fe:	d1f9      	bne.n	801e1f4 <_svfiprintf_r+0x50>
 801e200:	ebba 0b04 	subs.w	fp, sl, r4
 801e204:	d00b      	beq.n	801e21e <_svfiprintf_r+0x7a>
 801e206:	465b      	mov	r3, fp
 801e208:	4622      	mov	r2, r4
 801e20a:	4629      	mov	r1, r5
 801e20c:	4638      	mov	r0, r7
 801e20e:	f7ff ff6d 	bl	801e0ec <__ssputs_r>
 801e212:	3001      	adds	r0, #1
 801e214:	f000 80aa 	beq.w	801e36c <_svfiprintf_r+0x1c8>
 801e218:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e21a:	445a      	add	r2, fp
 801e21c:	9209      	str	r2, [sp, #36]	; 0x24
 801e21e:	f89a 3000 	ldrb.w	r3, [sl]
 801e222:	2b00      	cmp	r3, #0
 801e224:	f000 80a2 	beq.w	801e36c <_svfiprintf_r+0x1c8>
 801e228:	2300      	movs	r3, #0
 801e22a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801e22e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e232:	f10a 0a01 	add.w	sl, sl, #1
 801e236:	9304      	str	r3, [sp, #16]
 801e238:	9307      	str	r3, [sp, #28]
 801e23a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e23e:	931a      	str	r3, [sp, #104]	; 0x68
 801e240:	4654      	mov	r4, sl
 801e242:	2205      	movs	r2, #5
 801e244:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e248:	4851      	ldr	r0, [pc, #324]	; (801e390 <_svfiprintf_r+0x1ec>)
 801e24a:	f7e1 ffc9 	bl	80001e0 <memchr>
 801e24e:	9a04      	ldr	r2, [sp, #16]
 801e250:	b9d8      	cbnz	r0, 801e28a <_svfiprintf_r+0xe6>
 801e252:	06d0      	lsls	r0, r2, #27
 801e254:	bf44      	itt	mi
 801e256:	2320      	movmi	r3, #32
 801e258:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e25c:	0711      	lsls	r1, r2, #28
 801e25e:	bf44      	itt	mi
 801e260:	232b      	movmi	r3, #43	; 0x2b
 801e262:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e266:	f89a 3000 	ldrb.w	r3, [sl]
 801e26a:	2b2a      	cmp	r3, #42	; 0x2a
 801e26c:	d015      	beq.n	801e29a <_svfiprintf_r+0xf6>
 801e26e:	9a07      	ldr	r2, [sp, #28]
 801e270:	4654      	mov	r4, sl
 801e272:	2000      	movs	r0, #0
 801e274:	f04f 0c0a 	mov.w	ip, #10
 801e278:	4621      	mov	r1, r4
 801e27a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e27e:	3b30      	subs	r3, #48	; 0x30
 801e280:	2b09      	cmp	r3, #9
 801e282:	d94e      	bls.n	801e322 <_svfiprintf_r+0x17e>
 801e284:	b1b0      	cbz	r0, 801e2b4 <_svfiprintf_r+0x110>
 801e286:	9207      	str	r2, [sp, #28]
 801e288:	e014      	b.n	801e2b4 <_svfiprintf_r+0x110>
 801e28a:	eba0 0308 	sub.w	r3, r0, r8
 801e28e:	fa09 f303 	lsl.w	r3, r9, r3
 801e292:	4313      	orrs	r3, r2
 801e294:	9304      	str	r3, [sp, #16]
 801e296:	46a2      	mov	sl, r4
 801e298:	e7d2      	b.n	801e240 <_svfiprintf_r+0x9c>
 801e29a:	9b03      	ldr	r3, [sp, #12]
 801e29c:	1d19      	adds	r1, r3, #4
 801e29e:	681b      	ldr	r3, [r3, #0]
 801e2a0:	9103      	str	r1, [sp, #12]
 801e2a2:	2b00      	cmp	r3, #0
 801e2a4:	bfbb      	ittet	lt
 801e2a6:	425b      	neglt	r3, r3
 801e2a8:	f042 0202 	orrlt.w	r2, r2, #2
 801e2ac:	9307      	strge	r3, [sp, #28]
 801e2ae:	9307      	strlt	r3, [sp, #28]
 801e2b0:	bfb8      	it	lt
 801e2b2:	9204      	strlt	r2, [sp, #16]
 801e2b4:	7823      	ldrb	r3, [r4, #0]
 801e2b6:	2b2e      	cmp	r3, #46	; 0x2e
 801e2b8:	d10c      	bne.n	801e2d4 <_svfiprintf_r+0x130>
 801e2ba:	7863      	ldrb	r3, [r4, #1]
 801e2bc:	2b2a      	cmp	r3, #42	; 0x2a
 801e2be:	d135      	bne.n	801e32c <_svfiprintf_r+0x188>
 801e2c0:	9b03      	ldr	r3, [sp, #12]
 801e2c2:	1d1a      	adds	r2, r3, #4
 801e2c4:	681b      	ldr	r3, [r3, #0]
 801e2c6:	9203      	str	r2, [sp, #12]
 801e2c8:	2b00      	cmp	r3, #0
 801e2ca:	bfb8      	it	lt
 801e2cc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801e2d0:	3402      	adds	r4, #2
 801e2d2:	9305      	str	r3, [sp, #20]
 801e2d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801e3a0 <_svfiprintf_r+0x1fc>
 801e2d8:	7821      	ldrb	r1, [r4, #0]
 801e2da:	2203      	movs	r2, #3
 801e2dc:	4650      	mov	r0, sl
 801e2de:	f7e1 ff7f 	bl	80001e0 <memchr>
 801e2e2:	b140      	cbz	r0, 801e2f6 <_svfiprintf_r+0x152>
 801e2e4:	2340      	movs	r3, #64	; 0x40
 801e2e6:	eba0 000a 	sub.w	r0, r0, sl
 801e2ea:	fa03 f000 	lsl.w	r0, r3, r0
 801e2ee:	9b04      	ldr	r3, [sp, #16]
 801e2f0:	4303      	orrs	r3, r0
 801e2f2:	3401      	adds	r4, #1
 801e2f4:	9304      	str	r3, [sp, #16]
 801e2f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e2fa:	4826      	ldr	r0, [pc, #152]	; (801e394 <_svfiprintf_r+0x1f0>)
 801e2fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e300:	2206      	movs	r2, #6
 801e302:	f7e1 ff6d 	bl	80001e0 <memchr>
 801e306:	2800      	cmp	r0, #0
 801e308:	d038      	beq.n	801e37c <_svfiprintf_r+0x1d8>
 801e30a:	4b23      	ldr	r3, [pc, #140]	; (801e398 <_svfiprintf_r+0x1f4>)
 801e30c:	bb1b      	cbnz	r3, 801e356 <_svfiprintf_r+0x1b2>
 801e30e:	9b03      	ldr	r3, [sp, #12]
 801e310:	3307      	adds	r3, #7
 801e312:	f023 0307 	bic.w	r3, r3, #7
 801e316:	3308      	adds	r3, #8
 801e318:	9303      	str	r3, [sp, #12]
 801e31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e31c:	4433      	add	r3, r6
 801e31e:	9309      	str	r3, [sp, #36]	; 0x24
 801e320:	e767      	b.n	801e1f2 <_svfiprintf_r+0x4e>
 801e322:	fb0c 3202 	mla	r2, ip, r2, r3
 801e326:	460c      	mov	r4, r1
 801e328:	2001      	movs	r0, #1
 801e32a:	e7a5      	b.n	801e278 <_svfiprintf_r+0xd4>
 801e32c:	2300      	movs	r3, #0
 801e32e:	3401      	adds	r4, #1
 801e330:	9305      	str	r3, [sp, #20]
 801e332:	4619      	mov	r1, r3
 801e334:	f04f 0c0a 	mov.w	ip, #10
 801e338:	4620      	mov	r0, r4
 801e33a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e33e:	3a30      	subs	r2, #48	; 0x30
 801e340:	2a09      	cmp	r2, #9
 801e342:	d903      	bls.n	801e34c <_svfiprintf_r+0x1a8>
 801e344:	2b00      	cmp	r3, #0
 801e346:	d0c5      	beq.n	801e2d4 <_svfiprintf_r+0x130>
 801e348:	9105      	str	r1, [sp, #20]
 801e34a:	e7c3      	b.n	801e2d4 <_svfiprintf_r+0x130>
 801e34c:	fb0c 2101 	mla	r1, ip, r1, r2
 801e350:	4604      	mov	r4, r0
 801e352:	2301      	movs	r3, #1
 801e354:	e7f0      	b.n	801e338 <_svfiprintf_r+0x194>
 801e356:	ab03      	add	r3, sp, #12
 801e358:	9300      	str	r3, [sp, #0]
 801e35a:	462a      	mov	r2, r5
 801e35c:	4b0f      	ldr	r3, [pc, #60]	; (801e39c <_svfiprintf_r+0x1f8>)
 801e35e:	a904      	add	r1, sp, #16
 801e360:	4638      	mov	r0, r7
 801e362:	f3af 8000 	nop.w
 801e366:	1c42      	adds	r2, r0, #1
 801e368:	4606      	mov	r6, r0
 801e36a:	d1d6      	bne.n	801e31a <_svfiprintf_r+0x176>
 801e36c:	89ab      	ldrh	r3, [r5, #12]
 801e36e:	065b      	lsls	r3, r3, #25
 801e370:	f53f af2c 	bmi.w	801e1cc <_svfiprintf_r+0x28>
 801e374:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e376:	b01d      	add	sp, #116	; 0x74
 801e378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e37c:	ab03      	add	r3, sp, #12
 801e37e:	9300      	str	r3, [sp, #0]
 801e380:	462a      	mov	r2, r5
 801e382:	4b06      	ldr	r3, [pc, #24]	; (801e39c <_svfiprintf_r+0x1f8>)
 801e384:	a904      	add	r1, sp, #16
 801e386:	4638      	mov	r0, r7
 801e388:	f000 f87a 	bl	801e480 <_printf_i>
 801e38c:	e7eb      	b.n	801e366 <_svfiprintf_r+0x1c2>
 801e38e:	bf00      	nop
 801e390:	0801fa40 	.word	0x0801fa40
 801e394:	0801fa4a 	.word	0x0801fa4a
 801e398:	00000000 	.word	0x00000000
 801e39c:	0801e0ed 	.word	0x0801e0ed
 801e3a0:	0801fa46 	.word	0x0801fa46

0801e3a4 <_printf_common>:
 801e3a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e3a8:	4616      	mov	r6, r2
 801e3aa:	4699      	mov	r9, r3
 801e3ac:	688a      	ldr	r2, [r1, #8]
 801e3ae:	690b      	ldr	r3, [r1, #16]
 801e3b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801e3b4:	4293      	cmp	r3, r2
 801e3b6:	bfb8      	it	lt
 801e3b8:	4613      	movlt	r3, r2
 801e3ba:	6033      	str	r3, [r6, #0]
 801e3bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801e3c0:	4607      	mov	r7, r0
 801e3c2:	460c      	mov	r4, r1
 801e3c4:	b10a      	cbz	r2, 801e3ca <_printf_common+0x26>
 801e3c6:	3301      	adds	r3, #1
 801e3c8:	6033      	str	r3, [r6, #0]
 801e3ca:	6823      	ldr	r3, [r4, #0]
 801e3cc:	0699      	lsls	r1, r3, #26
 801e3ce:	bf42      	ittt	mi
 801e3d0:	6833      	ldrmi	r3, [r6, #0]
 801e3d2:	3302      	addmi	r3, #2
 801e3d4:	6033      	strmi	r3, [r6, #0]
 801e3d6:	6825      	ldr	r5, [r4, #0]
 801e3d8:	f015 0506 	ands.w	r5, r5, #6
 801e3dc:	d106      	bne.n	801e3ec <_printf_common+0x48>
 801e3de:	f104 0a19 	add.w	sl, r4, #25
 801e3e2:	68e3      	ldr	r3, [r4, #12]
 801e3e4:	6832      	ldr	r2, [r6, #0]
 801e3e6:	1a9b      	subs	r3, r3, r2
 801e3e8:	42ab      	cmp	r3, r5
 801e3ea:	dc26      	bgt.n	801e43a <_printf_common+0x96>
 801e3ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801e3f0:	1e13      	subs	r3, r2, #0
 801e3f2:	6822      	ldr	r2, [r4, #0]
 801e3f4:	bf18      	it	ne
 801e3f6:	2301      	movne	r3, #1
 801e3f8:	0692      	lsls	r2, r2, #26
 801e3fa:	d42b      	bmi.n	801e454 <_printf_common+0xb0>
 801e3fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e400:	4649      	mov	r1, r9
 801e402:	4638      	mov	r0, r7
 801e404:	47c0      	blx	r8
 801e406:	3001      	adds	r0, #1
 801e408:	d01e      	beq.n	801e448 <_printf_common+0xa4>
 801e40a:	6823      	ldr	r3, [r4, #0]
 801e40c:	68e5      	ldr	r5, [r4, #12]
 801e40e:	6832      	ldr	r2, [r6, #0]
 801e410:	f003 0306 	and.w	r3, r3, #6
 801e414:	2b04      	cmp	r3, #4
 801e416:	bf08      	it	eq
 801e418:	1aad      	subeq	r5, r5, r2
 801e41a:	68a3      	ldr	r3, [r4, #8]
 801e41c:	6922      	ldr	r2, [r4, #16]
 801e41e:	bf0c      	ite	eq
 801e420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e424:	2500      	movne	r5, #0
 801e426:	4293      	cmp	r3, r2
 801e428:	bfc4      	itt	gt
 801e42a:	1a9b      	subgt	r3, r3, r2
 801e42c:	18ed      	addgt	r5, r5, r3
 801e42e:	2600      	movs	r6, #0
 801e430:	341a      	adds	r4, #26
 801e432:	42b5      	cmp	r5, r6
 801e434:	d11a      	bne.n	801e46c <_printf_common+0xc8>
 801e436:	2000      	movs	r0, #0
 801e438:	e008      	b.n	801e44c <_printf_common+0xa8>
 801e43a:	2301      	movs	r3, #1
 801e43c:	4652      	mov	r2, sl
 801e43e:	4649      	mov	r1, r9
 801e440:	4638      	mov	r0, r7
 801e442:	47c0      	blx	r8
 801e444:	3001      	adds	r0, #1
 801e446:	d103      	bne.n	801e450 <_printf_common+0xac>
 801e448:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e44c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e450:	3501      	adds	r5, #1
 801e452:	e7c6      	b.n	801e3e2 <_printf_common+0x3e>
 801e454:	18e1      	adds	r1, r4, r3
 801e456:	1c5a      	adds	r2, r3, #1
 801e458:	2030      	movs	r0, #48	; 0x30
 801e45a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801e45e:	4422      	add	r2, r4
 801e460:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801e464:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801e468:	3302      	adds	r3, #2
 801e46a:	e7c7      	b.n	801e3fc <_printf_common+0x58>
 801e46c:	2301      	movs	r3, #1
 801e46e:	4622      	mov	r2, r4
 801e470:	4649      	mov	r1, r9
 801e472:	4638      	mov	r0, r7
 801e474:	47c0      	blx	r8
 801e476:	3001      	adds	r0, #1
 801e478:	d0e6      	beq.n	801e448 <_printf_common+0xa4>
 801e47a:	3601      	adds	r6, #1
 801e47c:	e7d9      	b.n	801e432 <_printf_common+0x8e>
	...

0801e480 <_printf_i>:
 801e480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e484:	460c      	mov	r4, r1
 801e486:	4691      	mov	r9, r2
 801e488:	7e27      	ldrb	r7, [r4, #24]
 801e48a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801e48c:	2f78      	cmp	r7, #120	; 0x78
 801e48e:	4680      	mov	r8, r0
 801e490:	469a      	mov	sl, r3
 801e492:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e496:	d807      	bhi.n	801e4a8 <_printf_i+0x28>
 801e498:	2f62      	cmp	r7, #98	; 0x62
 801e49a:	d80a      	bhi.n	801e4b2 <_printf_i+0x32>
 801e49c:	2f00      	cmp	r7, #0
 801e49e:	f000 80d8 	beq.w	801e652 <_printf_i+0x1d2>
 801e4a2:	2f58      	cmp	r7, #88	; 0x58
 801e4a4:	f000 80a3 	beq.w	801e5ee <_printf_i+0x16e>
 801e4a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801e4ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801e4b0:	e03a      	b.n	801e528 <_printf_i+0xa8>
 801e4b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801e4b6:	2b15      	cmp	r3, #21
 801e4b8:	d8f6      	bhi.n	801e4a8 <_printf_i+0x28>
 801e4ba:	a001      	add	r0, pc, #4	; (adr r0, 801e4c0 <_printf_i+0x40>)
 801e4bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801e4c0:	0801e519 	.word	0x0801e519
 801e4c4:	0801e52d 	.word	0x0801e52d
 801e4c8:	0801e4a9 	.word	0x0801e4a9
 801e4cc:	0801e4a9 	.word	0x0801e4a9
 801e4d0:	0801e4a9 	.word	0x0801e4a9
 801e4d4:	0801e4a9 	.word	0x0801e4a9
 801e4d8:	0801e52d 	.word	0x0801e52d
 801e4dc:	0801e4a9 	.word	0x0801e4a9
 801e4e0:	0801e4a9 	.word	0x0801e4a9
 801e4e4:	0801e4a9 	.word	0x0801e4a9
 801e4e8:	0801e4a9 	.word	0x0801e4a9
 801e4ec:	0801e639 	.word	0x0801e639
 801e4f0:	0801e55d 	.word	0x0801e55d
 801e4f4:	0801e61b 	.word	0x0801e61b
 801e4f8:	0801e4a9 	.word	0x0801e4a9
 801e4fc:	0801e4a9 	.word	0x0801e4a9
 801e500:	0801e65b 	.word	0x0801e65b
 801e504:	0801e4a9 	.word	0x0801e4a9
 801e508:	0801e55d 	.word	0x0801e55d
 801e50c:	0801e4a9 	.word	0x0801e4a9
 801e510:	0801e4a9 	.word	0x0801e4a9
 801e514:	0801e623 	.word	0x0801e623
 801e518:	680b      	ldr	r3, [r1, #0]
 801e51a:	1d1a      	adds	r2, r3, #4
 801e51c:	681b      	ldr	r3, [r3, #0]
 801e51e:	600a      	str	r2, [r1, #0]
 801e520:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801e524:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801e528:	2301      	movs	r3, #1
 801e52a:	e0a3      	b.n	801e674 <_printf_i+0x1f4>
 801e52c:	6825      	ldr	r5, [r4, #0]
 801e52e:	6808      	ldr	r0, [r1, #0]
 801e530:	062e      	lsls	r6, r5, #24
 801e532:	f100 0304 	add.w	r3, r0, #4
 801e536:	d50a      	bpl.n	801e54e <_printf_i+0xce>
 801e538:	6805      	ldr	r5, [r0, #0]
 801e53a:	600b      	str	r3, [r1, #0]
 801e53c:	2d00      	cmp	r5, #0
 801e53e:	da03      	bge.n	801e548 <_printf_i+0xc8>
 801e540:	232d      	movs	r3, #45	; 0x2d
 801e542:	426d      	negs	r5, r5
 801e544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e548:	485e      	ldr	r0, [pc, #376]	; (801e6c4 <_printf_i+0x244>)
 801e54a:	230a      	movs	r3, #10
 801e54c:	e019      	b.n	801e582 <_printf_i+0x102>
 801e54e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801e552:	6805      	ldr	r5, [r0, #0]
 801e554:	600b      	str	r3, [r1, #0]
 801e556:	bf18      	it	ne
 801e558:	b22d      	sxthne	r5, r5
 801e55a:	e7ef      	b.n	801e53c <_printf_i+0xbc>
 801e55c:	680b      	ldr	r3, [r1, #0]
 801e55e:	6825      	ldr	r5, [r4, #0]
 801e560:	1d18      	adds	r0, r3, #4
 801e562:	6008      	str	r0, [r1, #0]
 801e564:	0628      	lsls	r0, r5, #24
 801e566:	d501      	bpl.n	801e56c <_printf_i+0xec>
 801e568:	681d      	ldr	r5, [r3, #0]
 801e56a:	e002      	b.n	801e572 <_printf_i+0xf2>
 801e56c:	0669      	lsls	r1, r5, #25
 801e56e:	d5fb      	bpl.n	801e568 <_printf_i+0xe8>
 801e570:	881d      	ldrh	r5, [r3, #0]
 801e572:	4854      	ldr	r0, [pc, #336]	; (801e6c4 <_printf_i+0x244>)
 801e574:	2f6f      	cmp	r7, #111	; 0x6f
 801e576:	bf0c      	ite	eq
 801e578:	2308      	moveq	r3, #8
 801e57a:	230a      	movne	r3, #10
 801e57c:	2100      	movs	r1, #0
 801e57e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801e582:	6866      	ldr	r6, [r4, #4]
 801e584:	60a6      	str	r6, [r4, #8]
 801e586:	2e00      	cmp	r6, #0
 801e588:	bfa2      	ittt	ge
 801e58a:	6821      	ldrge	r1, [r4, #0]
 801e58c:	f021 0104 	bicge.w	r1, r1, #4
 801e590:	6021      	strge	r1, [r4, #0]
 801e592:	b90d      	cbnz	r5, 801e598 <_printf_i+0x118>
 801e594:	2e00      	cmp	r6, #0
 801e596:	d04d      	beq.n	801e634 <_printf_i+0x1b4>
 801e598:	4616      	mov	r6, r2
 801e59a:	fbb5 f1f3 	udiv	r1, r5, r3
 801e59e:	fb03 5711 	mls	r7, r3, r1, r5
 801e5a2:	5dc7      	ldrb	r7, [r0, r7]
 801e5a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e5a8:	462f      	mov	r7, r5
 801e5aa:	42bb      	cmp	r3, r7
 801e5ac:	460d      	mov	r5, r1
 801e5ae:	d9f4      	bls.n	801e59a <_printf_i+0x11a>
 801e5b0:	2b08      	cmp	r3, #8
 801e5b2:	d10b      	bne.n	801e5cc <_printf_i+0x14c>
 801e5b4:	6823      	ldr	r3, [r4, #0]
 801e5b6:	07df      	lsls	r7, r3, #31
 801e5b8:	d508      	bpl.n	801e5cc <_printf_i+0x14c>
 801e5ba:	6923      	ldr	r3, [r4, #16]
 801e5bc:	6861      	ldr	r1, [r4, #4]
 801e5be:	4299      	cmp	r1, r3
 801e5c0:	bfde      	ittt	le
 801e5c2:	2330      	movle	r3, #48	; 0x30
 801e5c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e5c8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 801e5cc:	1b92      	subs	r2, r2, r6
 801e5ce:	6122      	str	r2, [r4, #16]
 801e5d0:	f8cd a000 	str.w	sl, [sp]
 801e5d4:	464b      	mov	r3, r9
 801e5d6:	aa03      	add	r2, sp, #12
 801e5d8:	4621      	mov	r1, r4
 801e5da:	4640      	mov	r0, r8
 801e5dc:	f7ff fee2 	bl	801e3a4 <_printf_common>
 801e5e0:	3001      	adds	r0, #1
 801e5e2:	d14c      	bne.n	801e67e <_printf_i+0x1fe>
 801e5e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e5e8:	b004      	add	sp, #16
 801e5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e5ee:	4835      	ldr	r0, [pc, #212]	; (801e6c4 <_printf_i+0x244>)
 801e5f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801e5f4:	6823      	ldr	r3, [r4, #0]
 801e5f6:	680e      	ldr	r6, [r1, #0]
 801e5f8:	061f      	lsls	r7, r3, #24
 801e5fa:	f856 5b04 	ldr.w	r5, [r6], #4
 801e5fe:	600e      	str	r6, [r1, #0]
 801e600:	d514      	bpl.n	801e62c <_printf_i+0x1ac>
 801e602:	07d9      	lsls	r1, r3, #31
 801e604:	bf44      	itt	mi
 801e606:	f043 0320 	orrmi.w	r3, r3, #32
 801e60a:	6023      	strmi	r3, [r4, #0]
 801e60c:	b91d      	cbnz	r5, 801e616 <_printf_i+0x196>
 801e60e:	6823      	ldr	r3, [r4, #0]
 801e610:	f023 0320 	bic.w	r3, r3, #32
 801e614:	6023      	str	r3, [r4, #0]
 801e616:	2310      	movs	r3, #16
 801e618:	e7b0      	b.n	801e57c <_printf_i+0xfc>
 801e61a:	6823      	ldr	r3, [r4, #0]
 801e61c:	f043 0320 	orr.w	r3, r3, #32
 801e620:	6023      	str	r3, [r4, #0]
 801e622:	2378      	movs	r3, #120	; 0x78
 801e624:	4828      	ldr	r0, [pc, #160]	; (801e6c8 <_printf_i+0x248>)
 801e626:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801e62a:	e7e3      	b.n	801e5f4 <_printf_i+0x174>
 801e62c:	065e      	lsls	r6, r3, #25
 801e62e:	bf48      	it	mi
 801e630:	b2ad      	uxthmi	r5, r5
 801e632:	e7e6      	b.n	801e602 <_printf_i+0x182>
 801e634:	4616      	mov	r6, r2
 801e636:	e7bb      	b.n	801e5b0 <_printf_i+0x130>
 801e638:	680b      	ldr	r3, [r1, #0]
 801e63a:	6826      	ldr	r6, [r4, #0]
 801e63c:	6960      	ldr	r0, [r4, #20]
 801e63e:	1d1d      	adds	r5, r3, #4
 801e640:	600d      	str	r5, [r1, #0]
 801e642:	0635      	lsls	r5, r6, #24
 801e644:	681b      	ldr	r3, [r3, #0]
 801e646:	d501      	bpl.n	801e64c <_printf_i+0x1cc>
 801e648:	6018      	str	r0, [r3, #0]
 801e64a:	e002      	b.n	801e652 <_printf_i+0x1d2>
 801e64c:	0671      	lsls	r1, r6, #25
 801e64e:	d5fb      	bpl.n	801e648 <_printf_i+0x1c8>
 801e650:	8018      	strh	r0, [r3, #0]
 801e652:	2300      	movs	r3, #0
 801e654:	6123      	str	r3, [r4, #16]
 801e656:	4616      	mov	r6, r2
 801e658:	e7ba      	b.n	801e5d0 <_printf_i+0x150>
 801e65a:	680b      	ldr	r3, [r1, #0]
 801e65c:	1d1a      	adds	r2, r3, #4
 801e65e:	600a      	str	r2, [r1, #0]
 801e660:	681e      	ldr	r6, [r3, #0]
 801e662:	6862      	ldr	r2, [r4, #4]
 801e664:	2100      	movs	r1, #0
 801e666:	4630      	mov	r0, r6
 801e668:	f7e1 fdba 	bl	80001e0 <memchr>
 801e66c:	b108      	cbz	r0, 801e672 <_printf_i+0x1f2>
 801e66e:	1b80      	subs	r0, r0, r6
 801e670:	6060      	str	r0, [r4, #4]
 801e672:	6863      	ldr	r3, [r4, #4]
 801e674:	6123      	str	r3, [r4, #16]
 801e676:	2300      	movs	r3, #0
 801e678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e67c:	e7a8      	b.n	801e5d0 <_printf_i+0x150>
 801e67e:	6923      	ldr	r3, [r4, #16]
 801e680:	4632      	mov	r2, r6
 801e682:	4649      	mov	r1, r9
 801e684:	4640      	mov	r0, r8
 801e686:	47d0      	blx	sl
 801e688:	3001      	adds	r0, #1
 801e68a:	d0ab      	beq.n	801e5e4 <_printf_i+0x164>
 801e68c:	6823      	ldr	r3, [r4, #0]
 801e68e:	079b      	lsls	r3, r3, #30
 801e690:	d413      	bmi.n	801e6ba <_printf_i+0x23a>
 801e692:	68e0      	ldr	r0, [r4, #12]
 801e694:	9b03      	ldr	r3, [sp, #12]
 801e696:	4298      	cmp	r0, r3
 801e698:	bfb8      	it	lt
 801e69a:	4618      	movlt	r0, r3
 801e69c:	e7a4      	b.n	801e5e8 <_printf_i+0x168>
 801e69e:	2301      	movs	r3, #1
 801e6a0:	4632      	mov	r2, r6
 801e6a2:	4649      	mov	r1, r9
 801e6a4:	4640      	mov	r0, r8
 801e6a6:	47d0      	blx	sl
 801e6a8:	3001      	adds	r0, #1
 801e6aa:	d09b      	beq.n	801e5e4 <_printf_i+0x164>
 801e6ac:	3501      	adds	r5, #1
 801e6ae:	68e3      	ldr	r3, [r4, #12]
 801e6b0:	9903      	ldr	r1, [sp, #12]
 801e6b2:	1a5b      	subs	r3, r3, r1
 801e6b4:	42ab      	cmp	r3, r5
 801e6b6:	dcf2      	bgt.n	801e69e <_printf_i+0x21e>
 801e6b8:	e7eb      	b.n	801e692 <_printf_i+0x212>
 801e6ba:	2500      	movs	r5, #0
 801e6bc:	f104 0619 	add.w	r6, r4, #25
 801e6c0:	e7f5      	b.n	801e6ae <_printf_i+0x22e>
 801e6c2:	bf00      	nop
 801e6c4:	0801fa51 	.word	0x0801fa51
 801e6c8:	0801fa62 	.word	0x0801fa62

0801e6cc <__retarget_lock_acquire_recursive>:
 801e6cc:	4770      	bx	lr

0801e6ce <__retarget_lock_release_recursive>:
 801e6ce:	4770      	bx	lr

0801e6d0 <memmove>:
 801e6d0:	4288      	cmp	r0, r1
 801e6d2:	b510      	push	{r4, lr}
 801e6d4:	eb01 0402 	add.w	r4, r1, r2
 801e6d8:	d902      	bls.n	801e6e0 <memmove+0x10>
 801e6da:	4284      	cmp	r4, r0
 801e6dc:	4623      	mov	r3, r4
 801e6de:	d807      	bhi.n	801e6f0 <memmove+0x20>
 801e6e0:	1e43      	subs	r3, r0, #1
 801e6e2:	42a1      	cmp	r1, r4
 801e6e4:	d008      	beq.n	801e6f8 <memmove+0x28>
 801e6e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e6ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e6ee:	e7f8      	b.n	801e6e2 <memmove+0x12>
 801e6f0:	4402      	add	r2, r0
 801e6f2:	4601      	mov	r1, r0
 801e6f4:	428a      	cmp	r2, r1
 801e6f6:	d100      	bne.n	801e6fa <memmove+0x2a>
 801e6f8:	bd10      	pop	{r4, pc}
 801e6fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e6fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e702:	e7f7      	b.n	801e6f4 <memmove+0x24>

0801e704 <_realloc_r>:
 801e704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e706:	4607      	mov	r7, r0
 801e708:	4614      	mov	r4, r2
 801e70a:	460e      	mov	r6, r1
 801e70c:	b921      	cbnz	r1, 801e718 <_realloc_r+0x14>
 801e70e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e712:	4611      	mov	r1, r2
 801e714:	f7ff bc00 	b.w	801df18 <_malloc_r>
 801e718:	b922      	cbnz	r2, 801e724 <_realloc_r+0x20>
 801e71a:	f7ff fbad 	bl	801de78 <_free_r>
 801e71e:	4625      	mov	r5, r4
 801e720:	4628      	mov	r0, r5
 801e722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e724:	f000 f814 	bl	801e750 <_malloc_usable_size_r>
 801e728:	42a0      	cmp	r0, r4
 801e72a:	d20f      	bcs.n	801e74c <_realloc_r+0x48>
 801e72c:	4621      	mov	r1, r4
 801e72e:	4638      	mov	r0, r7
 801e730:	f7ff fbf2 	bl	801df18 <_malloc_r>
 801e734:	4605      	mov	r5, r0
 801e736:	2800      	cmp	r0, #0
 801e738:	d0f2      	beq.n	801e720 <_realloc_r+0x1c>
 801e73a:	4631      	mov	r1, r6
 801e73c:	4622      	mov	r2, r4
 801e73e:	f7ff fb85 	bl	801de4c <memcpy>
 801e742:	4631      	mov	r1, r6
 801e744:	4638      	mov	r0, r7
 801e746:	f7ff fb97 	bl	801de78 <_free_r>
 801e74a:	e7e9      	b.n	801e720 <_realloc_r+0x1c>
 801e74c:	4635      	mov	r5, r6
 801e74e:	e7e7      	b.n	801e720 <_realloc_r+0x1c>

0801e750 <_malloc_usable_size_r>:
 801e750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e754:	1f18      	subs	r0, r3, #4
 801e756:	2b00      	cmp	r3, #0
 801e758:	bfbc      	itt	lt
 801e75a:	580b      	ldrlt	r3, [r1, r0]
 801e75c:	18c0      	addlt	r0, r0, r3
 801e75e:	4770      	bx	lr

0801e760 <asin>:
 801e760:	b538      	push	{r3, r4, r5, lr}
 801e762:	ed2d 8b02 	vpush	{d8}
 801e766:	ec55 4b10 	vmov	r4, r5, d0
 801e76a:	f000 f835 	bl	801e7d8 <__ieee754_asin>
 801e76e:	4b16      	ldr	r3, [pc, #88]	; (801e7c8 <asin+0x68>)
 801e770:	eeb0 8a40 	vmov.f32	s16, s0
 801e774:	eef0 8a60 	vmov.f32	s17, s1
 801e778:	f993 3000 	ldrsb.w	r3, [r3]
 801e77c:	3301      	adds	r3, #1
 801e77e:	d01c      	beq.n	801e7ba <asin+0x5a>
 801e780:	4622      	mov	r2, r4
 801e782:	462b      	mov	r3, r5
 801e784:	4620      	mov	r0, r4
 801e786:	4629      	mov	r1, r5
 801e788:	f7e2 f9d0 	bl	8000b2c <__aeabi_dcmpun>
 801e78c:	b9a8      	cbnz	r0, 801e7ba <asin+0x5a>
 801e78e:	ec45 4b10 	vmov	d0, r4, r5
 801e792:	f000 fd55 	bl	801f240 <fabs>
 801e796:	4b0d      	ldr	r3, [pc, #52]	; (801e7cc <asin+0x6c>)
 801e798:	ec51 0b10 	vmov	r0, r1, d0
 801e79c:	2200      	movs	r2, #0
 801e79e:	f7e2 f9bb 	bl	8000b18 <__aeabi_dcmpgt>
 801e7a2:	b150      	cbz	r0, 801e7ba <asin+0x5a>
 801e7a4:	f000 fd60 	bl	801f268 <__errno>
 801e7a8:	ecbd 8b02 	vpop	{d8}
 801e7ac:	2321      	movs	r3, #33	; 0x21
 801e7ae:	6003      	str	r3, [r0, #0]
 801e7b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e7b4:	4806      	ldr	r0, [pc, #24]	; (801e7d0 <asin+0x70>)
 801e7b6:	f000 bd4f 	b.w	801f258 <nan>
 801e7ba:	eeb0 0a48 	vmov.f32	s0, s16
 801e7be:	eef0 0a68 	vmov.f32	s1, s17
 801e7c2:	ecbd 8b02 	vpop	{d8}
 801e7c6:	bd38      	pop	{r3, r4, r5, pc}
 801e7c8:	20000754 	.word	0x20000754
 801e7cc:	3ff00000 	.word	0x3ff00000
 801e7d0:	0801fa45 	.word	0x0801fa45

0801e7d4 <atan2>:
 801e7d4:	f000 ba14 	b.w	801ec00 <__ieee754_atan2>

0801e7d8 <__ieee754_asin>:
 801e7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7dc:	ed2d 8b04 	vpush	{d8-d9}
 801e7e0:	ec55 4b10 	vmov	r4, r5, d0
 801e7e4:	4bcc      	ldr	r3, [pc, #816]	; (801eb18 <__ieee754_asin+0x340>)
 801e7e6:	b083      	sub	sp, #12
 801e7e8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801e7ec:	4598      	cmp	r8, r3
 801e7ee:	9501      	str	r5, [sp, #4]
 801e7f0:	dd35      	ble.n	801e85e <__ieee754_asin+0x86>
 801e7f2:	ee10 3a10 	vmov	r3, s0
 801e7f6:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 801e7fa:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 801e7fe:	ea58 0303 	orrs.w	r3, r8, r3
 801e802:	d117      	bne.n	801e834 <__ieee754_asin+0x5c>
 801e804:	a3aa      	add	r3, pc, #680	; (adr r3, 801eab0 <__ieee754_asin+0x2d8>)
 801e806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e80a:	ee10 0a10 	vmov	r0, s0
 801e80e:	4629      	mov	r1, r5
 801e810:	f7e1 fef2 	bl	80005f8 <__aeabi_dmul>
 801e814:	a3a8      	add	r3, pc, #672	; (adr r3, 801eab8 <__ieee754_asin+0x2e0>)
 801e816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e81a:	4606      	mov	r6, r0
 801e81c:	460f      	mov	r7, r1
 801e81e:	4620      	mov	r0, r4
 801e820:	4629      	mov	r1, r5
 801e822:	f7e1 fee9 	bl	80005f8 <__aeabi_dmul>
 801e826:	4602      	mov	r2, r0
 801e828:	460b      	mov	r3, r1
 801e82a:	4630      	mov	r0, r6
 801e82c:	4639      	mov	r1, r7
 801e82e:	f7e1 fd2d 	bl	800028c <__adddf3>
 801e832:	e00b      	b.n	801e84c <__ieee754_asin+0x74>
 801e834:	ee10 2a10 	vmov	r2, s0
 801e838:	462b      	mov	r3, r5
 801e83a:	ee10 0a10 	vmov	r0, s0
 801e83e:	4629      	mov	r1, r5
 801e840:	f7e1 fd22 	bl	8000288 <__aeabi_dsub>
 801e844:	4602      	mov	r2, r0
 801e846:	460b      	mov	r3, r1
 801e848:	f7e2 f800 	bl	800084c <__aeabi_ddiv>
 801e84c:	4604      	mov	r4, r0
 801e84e:	460d      	mov	r5, r1
 801e850:	ec45 4b10 	vmov	d0, r4, r5
 801e854:	b003      	add	sp, #12
 801e856:	ecbd 8b04 	vpop	{d8-d9}
 801e85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e85e:	4baf      	ldr	r3, [pc, #700]	; (801eb1c <__ieee754_asin+0x344>)
 801e860:	4598      	cmp	r8, r3
 801e862:	dc11      	bgt.n	801e888 <__ieee754_asin+0xb0>
 801e864:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 801e868:	f280 80ae 	bge.w	801e9c8 <__ieee754_asin+0x1f0>
 801e86c:	a394      	add	r3, pc, #592	; (adr r3, 801eac0 <__ieee754_asin+0x2e8>)
 801e86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e872:	ee10 0a10 	vmov	r0, s0
 801e876:	4629      	mov	r1, r5
 801e878:	f7e1 fd08 	bl	800028c <__adddf3>
 801e87c:	4ba8      	ldr	r3, [pc, #672]	; (801eb20 <__ieee754_asin+0x348>)
 801e87e:	2200      	movs	r2, #0
 801e880:	f7e2 f94a 	bl	8000b18 <__aeabi_dcmpgt>
 801e884:	2800      	cmp	r0, #0
 801e886:	d1e3      	bne.n	801e850 <__ieee754_asin+0x78>
 801e888:	ec45 4b10 	vmov	d0, r4, r5
 801e88c:	f000 fcd8 	bl	801f240 <fabs>
 801e890:	49a3      	ldr	r1, [pc, #652]	; (801eb20 <__ieee754_asin+0x348>)
 801e892:	ec53 2b10 	vmov	r2, r3, d0
 801e896:	2000      	movs	r0, #0
 801e898:	f7e1 fcf6 	bl	8000288 <__aeabi_dsub>
 801e89c:	4ba1      	ldr	r3, [pc, #644]	; (801eb24 <__ieee754_asin+0x34c>)
 801e89e:	2200      	movs	r2, #0
 801e8a0:	f7e1 feaa 	bl	80005f8 <__aeabi_dmul>
 801e8a4:	a388      	add	r3, pc, #544	; (adr r3, 801eac8 <__ieee754_asin+0x2f0>)
 801e8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8aa:	4604      	mov	r4, r0
 801e8ac:	460d      	mov	r5, r1
 801e8ae:	f7e1 fea3 	bl	80005f8 <__aeabi_dmul>
 801e8b2:	a387      	add	r3, pc, #540	; (adr r3, 801ead0 <__ieee754_asin+0x2f8>)
 801e8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8b8:	f7e1 fce8 	bl	800028c <__adddf3>
 801e8bc:	4622      	mov	r2, r4
 801e8be:	462b      	mov	r3, r5
 801e8c0:	f7e1 fe9a 	bl	80005f8 <__aeabi_dmul>
 801e8c4:	a384      	add	r3, pc, #528	; (adr r3, 801ead8 <__ieee754_asin+0x300>)
 801e8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8ca:	f7e1 fcdd 	bl	8000288 <__aeabi_dsub>
 801e8ce:	4622      	mov	r2, r4
 801e8d0:	462b      	mov	r3, r5
 801e8d2:	f7e1 fe91 	bl	80005f8 <__aeabi_dmul>
 801e8d6:	a382      	add	r3, pc, #520	; (adr r3, 801eae0 <__ieee754_asin+0x308>)
 801e8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8dc:	f7e1 fcd6 	bl	800028c <__adddf3>
 801e8e0:	4622      	mov	r2, r4
 801e8e2:	462b      	mov	r3, r5
 801e8e4:	f7e1 fe88 	bl	80005f8 <__aeabi_dmul>
 801e8e8:	a37f      	add	r3, pc, #508	; (adr r3, 801eae8 <__ieee754_asin+0x310>)
 801e8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8ee:	f7e1 fccb 	bl	8000288 <__aeabi_dsub>
 801e8f2:	4622      	mov	r2, r4
 801e8f4:	462b      	mov	r3, r5
 801e8f6:	f7e1 fe7f 	bl	80005f8 <__aeabi_dmul>
 801e8fa:	a37d      	add	r3, pc, #500	; (adr r3, 801eaf0 <__ieee754_asin+0x318>)
 801e8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e900:	f7e1 fcc4 	bl	800028c <__adddf3>
 801e904:	4622      	mov	r2, r4
 801e906:	462b      	mov	r3, r5
 801e908:	f7e1 fe76 	bl	80005f8 <__aeabi_dmul>
 801e90c:	a37a      	add	r3, pc, #488	; (adr r3, 801eaf8 <__ieee754_asin+0x320>)
 801e90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e912:	ec41 0b18 	vmov	d8, r0, r1
 801e916:	4620      	mov	r0, r4
 801e918:	4629      	mov	r1, r5
 801e91a:	f7e1 fe6d 	bl	80005f8 <__aeabi_dmul>
 801e91e:	a378      	add	r3, pc, #480	; (adr r3, 801eb00 <__ieee754_asin+0x328>)
 801e920:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e924:	f7e1 fcb0 	bl	8000288 <__aeabi_dsub>
 801e928:	4622      	mov	r2, r4
 801e92a:	462b      	mov	r3, r5
 801e92c:	f7e1 fe64 	bl	80005f8 <__aeabi_dmul>
 801e930:	a375      	add	r3, pc, #468	; (adr r3, 801eb08 <__ieee754_asin+0x330>)
 801e932:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e936:	f7e1 fca9 	bl	800028c <__adddf3>
 801e93a:	4622      	mov	r2, r4
 801e93c:	462b      	mov	r3, r5
 801e93e:	f7e1 fe5b 	bl	80005f8 <__aeabi_dmul>
 801e942:	a373      	add	r3, pc, #460	; (adr r3, 801eb10 <__ieee754_asin+0x338>)
 801e944:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e948:	f7e1 fc9e 	bl	8000288 <__aeabi_dsub>
 801e94c:	4622      	mov	r2, r4
 801e94e:	462b      	mov	r3, r5
 801e950:	f7e1 fe52 	bl	80005f8 <__aeabi_dmul>
 801e954:	4b72      	ldr	r3, [pc, #456]	; (801eb20 <__ieee754_asin+0x348>)
 801e956:	2200      	movs	r2, #0
 801e958:	f7e1 fc98 	bl	800028c <__adddf3>
 801e95c:	ec45 4b10 	vmov	d0, r4, r5
 801e960:	4606      	mov	r6, r0
 801e962:	460f      	mov	r7, r1
 801e964:	f000 fa16 	bl	801ed94 <__ieee754_sqrt>
 801e968:	4b6f      	ldr	r3, [pc, #444]	; (801eb28 <__ieee754_asin+0x350>)
 801e96a:	4598      	cmp	r8, r3
 801e96c:	ec5b ab10 	vmov	sl, fp, d0
 801e970:	f340 80dc 	ble.w	801eb2c <__ieee754_asin+0x354>
 801e974:	4632      	mov	r2, r6
 801e976:	463b      	mov	r3, r7
 801e978:	ec51 0b18 	vmov	r0, r1, d8
 801e97c:	f7e1 ff66 	bl	800084c <__aeabi_ddiv>
 801e980:	4652      	mov	r2, sl
 801e982:	465b      	mov	r3, fp
 801e984:	f7e1 fe38 	bl	80005f8 <__aeabi_dmul>
 801e988:	4652      	mov	r2, sl
 801e98a:	465b      	mov	r3, fp
 801e98c:	f7e1 fc7e 	bl	800028c <__adddf3>
 801e990:	4602      	mov	r2, r0
 801e992:	460b      	mov	r3, r1
 801e994:	f7e1 fc7a 	bl	800028c <__adddf3>
 801e998:	a347      	add	r3, pc, #284	; (adr r3, 801eab8 <__ieee754_asin+0x2e0>)
 801e99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e99e:	f7e1 fc73 	bl	8000288 <__aeabi_dsub>
 801e9a2:	4602      	mov	r2, r0
 801e9a4:	460b      	mov	r3, r1
 801e9a6:	a142      	add	r1, pc, #264	; (adr r1, 801eab0 <__ieee754_asin+0x2d8>)
 801e9a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e9ac:	f7e1 fc6c 	bl	8000288 <__aeabi_dsub>
 801e9b0:	9b01      	ldr	r3, [sp, #4]
 801e9b2:	2b00      	cmp	r3, #0
 801e9b4:	bfdc      	itt	le
 801e9b6:	4602      	movle	r2, r0
 801e9b8:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 801e9bc:	4604      	mov	r4, r0
 801e9be:	460d      	mov	r5, r1
 801e9c0:	bfdc      	itt	le
 801e9c2:	4614      	movle	r4, r2
 801e9c4:	461d      	movle	r5, r3
 801e9c6:	e743      	b.n	801e850 <__ieee754_asin+0x78>
 801e9c8:	ee10 2a10 	vmov	r2, s0
 801e9cc:	ee10 0a10 	vmov	r0, s0
 801e9d0:	462b      	mov	r3, r5
 801e9d2:	4629      	mov	r1, r5
 801e9d4:	f7e1 fe10 	bl	80005f8 <__aeabi_dmul>
 801e9d8:	a33b      	add	r3, pc, #236	; (adr r3, 801eac8 <__ieee754_asin+0x2f0>)
 801e9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9de:	4606      	mov	r6, r0
 801e9e0:	460f      	mov	r7, r1
 801e9e2:	f7e1 fe09 	bl	80005f8 <__aeabi_dmul>
 801e9e6:	a33a      	add	r3, pc, #232	; (adr r3, 801ead0 <__ieee754_asin+0x2f8>)
 801e9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9ec:	f7e1 fc4e 	bl	800028c <__adddf3>
 801e9f0:	4632      	mov	r2, r6
 801e9f2:	463b      	mov	r3, r7
 801e9f4:	f7e1 fe00 	bl	80005f8 <__aeabi_dmul>
 801e9f8:	a337      	add	r3, pc, #220	; (adr r3, 801ead8 <__ieee754_asin+0x300>)
 801e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e9fe:	f7e1 fc43 	bl	8000288 <__aeabi_dsub>
 801ea02:	4632      	mov	r2, r6
 801ea04:	463b      	mov	r3, r7
 801ea06:	f7e1 fdf7 	bl	80005f8 <__aeabi_dmul>
 801ea0a:	a335      	add	r3, pc, #212	; (adr r3, 801eae0 <__ieee754_asin+0x308>)
 801ea0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea10:	f7e1 fc3c 	bl	800028c <__adddf3>
 801ea14:	4632      	mov	r2, r6
 801ea16:	463b      	mov	r3, r7
 801ea18:	f7e1 fdee 	bl	80005f8 <__aeabi_dmul>
 801ea1c:	a332      	add	r3, pc, #200	; (adr r3, 801eae8 <__ieee754_asin+0x310>)
 801ea1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea22:	f7e1 fc31 	bl	8000288 <__aeabi_dsub>
 801ea26:	4632      	mov	r2, r6
 801ea28:	463b      	mov	r3, r7
 801ea2a:	f7e1 fde5 	bl	80005f8 <__aeabi_dmul>
 801ea2e:	a330      	add	r3, pc, #192	; (adr r3, 801eaf0 <__ieee754_asin+0x318>)
 801ea30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea34:	f7e1 fc2a 	bl	800028c <__adddf3>
 801ea38:	4632      	mov	r2, r6
 801ea3a:	463b      	mov	r3, r7
 801ea3c:	f7e1 fddc 	bl	80005f8 <__aeabi_dmul>
 801ea40:	a32d      	add	r3, pc, #180	; (adr r3, 801eaf8 <__ieee754_asin+0x320>)
 801ea42:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea46:	4680      	mov	r8, r0
 801ea48:	4689      	mov	r9, r1
 801ea4a:	4630      	mov	r0, r6
 801ea4c:	4639      	mov	r1, r7
 801ea4e:	f7e1 fdd3 	bl	80005f8 <__aeabi_dmul>
 801ea52:	a32b      	add	r3, pc, #172	; (adr r3, 801eb00 <__ieee754_asin+0x328>)
 801ea54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea58:	f7e1 fc16 	bl	8000288 <__aeabi_dsub>
 801ea5c:	4632      	mov	r2, r6
 801ea5e:	463b      	mov	r3, r7
 801ea60:	f7e1 fdca 	bl	80005f8 <__aeabi_dmul>
 801ea64:	a328      	add	r3, pc, #160	; (adr r3, 801eb08 <__ieee754_asin+0x330>)
 801ea66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea6a:	f7e1 fc0f 	bl	800028c <__adddf3>
 801ea6e:	4632      	mov	r2, r6
 801ea70:	463b      	mov	r3, r7
 801ea72:	f7e1 fdc1 	bl	80005f8 <__aeabi_dmul>
 801ea76:	a326      	add	r3, pc, #152	; (adr r3, 801eb10 <__ieee754_asin+0x338>)
 801ea78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea7c:	f7e1 fc04 	bl	8000288 <__aeabi_dsub>
 801ea80:	4632      	mov	r2, r6
 801ea82:	463b      	mov	r3, r7
 801ea84:	f7e1 fdb8 	bl	80005f8 <__aeabi_dmul>
 801ea88:	4b25      	ldr	r3, [pc, #148]	; (801eb20 <__ieee754_asin+0x348>)
 801ea8a:	2200      	movs	r2, #0
 801ea8c:	f7e1 fbfe 	bl	800028c <__adddf3>
 801ea90:	4602      	mov	r2, r0
 801ea92:	460b      	mov	r3, r1
 801ea94:	4640      	mov	r0, r8
 801ea96:	4649      	mov	r1, r9
 801ea98:	f7e1 fed8 	bl	800084c <__aeabi_ddiv>
 801ea9c:	4622      	mov	r2, r4
 801ea9e:	462b      	mov	r3, r5
 801eaa0:	f7e1 fdaa 	bl	80005f8 <__aeabi_dmul>
 801eaa4:	4602      	mov	r2, r0
 801eaa6:	460b      	mov	r3, r1
 801eaa8:	4620      	mov	r0, r4
 801eaaa:	4629      	mov	r1, r5
 801eaac:	e6bf      	b.n	801e82e <__ieee754_asin+0x56>
 801eaae:	bf00      	nop
 801eab0:	54442d18 	.word	0x54442d18
 801eab4:	3ff921fb 	.word	0x3ff921fb
 801eab8:	33145c07 	.word	0x33145c07
 801eabc:	3c91a626 	.word	0x3c91a626
 801eac0:	8800759c 	.word	0x8800759c
 801eac4:	7e37e43c 	.word	0x7e37e43c
 801eac8:	0dfdf709 	.word	0x0dfdf709
 801eacc:	3f023de1 	.word	0x3f023de1
 801ead0:	7501b288 	.word	0x7501b288
 801ead4:	3f49efe0 	.word	0x3f49efe0
 801ead8:	b5688f3b 	.word	0xb5688f3b
 801eadc:	3fa48228 	.word	0x3fa48228
 801eae0:	0e884455 	.word	0x0e884455
 801eae4:	3fc9c155 	.word	0x3fc9c155
 801eae8:	03eb6f7d 	.word	0x03eb6f7d
 801eaec:	3fd4d612 	.word	0x3fd4d612
 801eaf0:	55555555 	.word	0x55555555
 801eaf4:	3fc55555 	.word	0x3fc55555
 801eaf8:	b12e9282 	.word	0xb12e9282
 801eafc:	3fb3b8c5 	.word	0x3fb3b8c5
 801eb00:	1b8d0159 	.word	0x1b8d0159
 801eb04:	3fe6066c 	.word	0x3fe6066c
 801eb08:	9c598ac8 	.word	0x9c598ac8
 801eb0c:	40002ae5 	.word	0x40002ae5
 801eb10:	1c8a2d4b 	.word	0x1c8a2d4b
 801eb14:	40033a27 	.word	0x40033a27
 801eb18:	3fefffff 	.word	0x3fefffff
 801eb1c:	3fdfffff 	.word	0x3fdfffff
 801eb20:	3ff00000 	.word	0x3ff00000
 801eb24:	3fe00000 	.word	0x3fe00000
 801eb28:	3fef3332 	.word	0x3fef3332
 801eb2c:	ee10 2a10 	vmov	r2, s0
 801eb30:	ee10 0a10 	vmov	r0, s0
 801eb34:	465b      	mov	r3, fp
 801eb36:	4659      	mov	r1, fp
 801eb38:	f7e1 fba8 	bl	800028c <__adddf3>
 801eb3c:	4632      	mov	r2, r6
 801eb3e:	463b      	mov	r3, r7
 801eb40:	ec41 0b19 	vmov	d9, r0, r1
 801eb44:	ec51 0b18 	vmov	r0, r1, d8
 801eb48:	f7e1 fe80 	bl	800084c <__aeabi_ddiv>
 801eb4c:	4602      	mov	r2, r0
 801eb4e:	460b      	mov	r3, r1
 801eb50:	ec51 0b19 	vmov	r0, r1, d9
 801eb54:	f7e1 fd50 	bl	80005f8 <__aeabi_dmul>
 801eb58:	f04f 0800 	mov.w	r8, #0
 801eb5c:	4606      	mov	r6, r0
 801eb5e:	460f      	mov	r7, r1
 801eb60:	4642      	mov	r2, r8
 801eb62:	465b      	mov	r3, fp
 801eb64:	4640      	mov	r0, r8
 801eb66:	4659      	mov	r1, fp
 801eb68:	f7e1 fd46 	bl	80005f8 <__aeabi_dmul>
 801eb6c:	4602      	mov	r2, r0
 801eb6e:	460b      	mov	r3, r1
 801eb70:	4620      	mov	r0, r4
 801eb72:	4629      	mov	r1, r5
 801eb74:	f7e1 fb88 	bl	8000288 <__aeabi_dsub>
 801eb78:	4642      	mov	r2, r8
 801eb7a:	4604      	mov	r4, r0
 801eb7c:	460d      	mov	r5, r1
 801eb7e:	465b      	mov	r3, fp
 801eb80:	4650      	mov	r0, sl
 801eb82:	4659      	mov	r1, fp
 801eb84:	f7e1 fb82 	bl	800028c <__adddf3>
 801eb88:	4602      	mov	r2, r0
 801eb8a:	460b      	mov	r3, r1
 801eb8c:	4620      	mov	r0, r4
 801eb8e:	4629      	mov	r1, r5
 801eb90:	f7e1 fe5c 	bl	800084c <__aeabi_ddiv>
 801eb94:	4602      	mov	r2, r0
 801eb96:	460b      	mov	r3, r1
 801eb98:	f7e1 fb78 	bl	800028c <__adddf3>
 801eb9c:	4602      	mov	r2, r0
 801eb9e:	460b      	mov	r3, r1
 801eba0:	a113      	add	r1, pc, #76	; (adr r1, 801ebf0 <__ieee754_asin+0x418>)
 801eba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801eba6:	f7e1 fb6f 	bl	8000288 <__aeabi_dsub>
 801ebaa:	4602      	mov	r2, r0
 801ebac:	460b      	mov	r3, r1
 801ebae:	4630      	mov	r0, r6
 801ebb0:	4639      	mov	r1, r7
 801ebb2:	f7e1 fb69 	bl	8000288 <__aeabi_dsub>
 801ebb6:	4642      	mov	r2, r8
 801ebb8:	4604      	mov	r4, r0
 801ebba:	460d      	mov	r5, r1
 801ebbc:	465b      	mov	r3, fp
 801ebbe:	4640      	mov	r0, r8
 801ebc0:	4659      	mov	r1, fp
 801ebc2:	f7e1 fb63 	bl	800028c <__adddf3>
 801ebc6:	4602      	mov	r2, r0
 801ebc8:	460b      	mov	r3, r1
 801ebca:	a10b      	add	r1, pc, #44	; (adr r1, 801ebf8 <__ieee754_asin+0x420>)
 801ebcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ebd0:	f7e1 fb5a 	bl	8000288 <__aeabi_dsub>
 801ebd4:	4602      	mov	r2, r0
 801ebd6:	460b      	mov	r3, r1
 801ebd8:	4620      	mov	r0, r4
 801ebda:	4629      	mov	r1, r5
 801ebdc:	f7e1 fb54 	bl	8000288 <__aeabi_dsub>
 801ebe0:	4602      	mov	r2, r0
 801ebe2:	460b      	mov	r3, r1
 801ebe4:	a104      	add	r1, pc, #16	; (adr r1, 801ebf8 <__ieee754_asin+0x420>)
 801ebe6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ebea:	e6df      	b.n	801e9ac <__ieee754_asin+0x1d4>
 801ebec:	f3af 8000 	nop.w
 801ebf0:	33145c07 	.word	0x33145c07
 801ebf4:	3c91a626 	.word	0x3c91a626
 801ebf8:	54442d18 	.word	0x54442d18
 801ebfc:	3fe921fb 	.word	0x3fe921fb

0801ec00 <__ieee754_atan2>:
 801ec00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ec04:	ec57 6b11 	vmov	r6, r7, d1
 801ec08:	4273      	negs	r3, r6
 801ec0a:	f8df e184 	ldr.w	lr, [pc, #388]	; 801ed90 <__ieee754_atan2+0x190>
 801ec0e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801ec12:	4333      	orrs	r3, r6
 801ec14:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801ec18:	4573      	cmp	r3, lr
 801ec1a:	ec51 0b10 	vmov	r0, r1, d0
 801ec1e:	ee11 8a10 	vmov	r8, s2
 801ec22:	d80a      	bhi.n	801ec3a <__ieee754_atan2+0x3a>
 801ec24:	4244      	negs	r4, r0
 801ec26:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ec2a:	4304      	orrs	r4, r0
 801ec2c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801ec30:	4574      	cmp	r4, lr
 801ec32:	ee10 9a10 	vmov	r9, s0
 801ec36:	468c      	mov	ip, r1
 801ec38:	d907      	bls.n	801ec4a <__ieee754_atan2+0x4a>
 801ec3a:	4632      	mov	r2, r6
 801ec3c:	463b      	mov	r3, r7
 801ec3e:	f7e1 fb25 	bl	800028c <__adddf3>
 801ec42:	ec41 0b10 	vmov	d0, r0, r1
 801ec46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ec4a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801ec4e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801ec52:	4334      	orrs	r4, r6
 801ec54:	d103      	bne.n	801ec5e <__ieee754_atan2+0x5e>
 801ec56:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ec5a:	f000 b951 	b.w	801ef00 <atan>
 801ec5e:	17bc      	asrs	r4, r7, #30
 801ec60:	f004 0402 	and.w	r4, r4, #2
 801ec64:	ea53 0909 	orrs.w	r9, r3, r9
 801ec68:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801ec6c:	d107      	bne.n	801ec7e <__ieee754_atan2+0x7e>
 801ec6e:	2c02      	cmp	r4, #2
 801ec70:	d060      	beq.n	801ed34 <__ieee754_atan2+0x134>
 801ec72:	2c03      	cmp	r4, #3
 801ec74:	d1e5      	bne.n	801ec42 <__ieee754_atan2+0x42>
 801ec76:	a142      	add	r1, pc, #264	; (adr r1, 801ed80 <__ieee754_atan2+0x180>)
 801ec78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ec7c:	e7e1      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ec7e:	ea52 0808 	orrs.w	r8, r2, r8
 801ec82:	d106      	bne.n	801ec92 <__ieee754_atan2+0x92>
 801ec84:	f1bc 0f00 	cmp.w	ip, #0
 801ec88:	da5f      	bge.n	801ed4a <__ieee754_atan2+0x14a>
 801ec8a:	a13f      	add	r1, pc, #252	; (adr r1, 801ed88 <__ieee754_atan2+0x188>)
 801ec8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ec90:	e7d7      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ec92:	4572      	cmp	r2, lr
 801ec94:	d10f      	bne.n	801ecb6 <__ieee754_atan2+0xb6>
 801ec96:	4293      	cmp	r3, r2
 801ec98:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801ec9c:	d107      	bne.n	801ecae <__ieee754_atan2+0xae>
 801ec9e:	2c02      	cmp	r4, #2
 801eca0:	d84c      	bhi.n	801ed3c <__ieee754_atan2+0x13c>
 801eca2:	4b35      	ldr	r3, [pc, #212]	; (801ed78 <__ieee754_atan2+0x178>)
 801eca4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801eca8:	e9d4 0100 	ldrd	r0, r1, [r4]
 801ecac:	e7c9      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ecae:	2c02      	cmp	r4, #2
 801ecb0:	d848      	bhi.n	801ed44 <__ieee754_atan2+0x144>
 801ecb2:	4b32      	ldr	r3, [pc, #200]	; (801ed7c <__ieee754_atan2+0x17c>)
 801ecb4:	e7f6      	b.n	801eca4 <__ieee754_atan2+0xa4>
 801ecb6:	4573      	cmp	r3, lr
 801ecb8:	d0e4      	beq.n	801ec84 <__ieee754_atan2+0x84>
 801ecba:	1a9b      	subs	r3, r3, r2
 801ecbc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801ecc0:	ea4f 5223 	mov.w	r2, r3, asr #20
 801ecc4:	da1e      	bge.n	801ed04 <__ieee754_atan2+0x104>
 801ecc6:	2f00      	cmp	r7, #0
 801ecc8:	da01      	bge.n	801ecce <__ieee754_atan2+0xce>
 801ecca:	323c      	adds	r2, #60	; 0x3c
 801eccc:	db1e      	blt.n	801ed0c <__ieee754_atan2+0x10c>
 801ecce:	4632      	mov	r2, r6
 801ecd0:	463b      	mov	r3, r7
 801ecd2:	f7e1 fdbb 	bl	800084c <__aeabi_ddiv>
 801ecd6:	ec41 0b10 	vmov	d0, r0, r1
 801ecda:	f000 fab1 	bl	801f240 <fabs>
 801ecde:	f000 f90f 	bl	801ef00 <atan>
 801ece2:	ec51 0b10 	vmov	r0, r1, d0
 801ece6:	2c01      	cmp	r4, #1
 801ece8:	d013      	beq.n	801ed12 <__ieee754_atan2+0x112>
 801ecea:	2c02      	cmp	r4, #2
 801ecec:	d015      	beq.n	801ed1a <__ieee754_atan2+0x11a>
 801ecee:	2c00      	cmp	r4, #0
 801ecf0:	d0a7      	beq.n	801ec42 <__ieee754_atan2+0x42>
 801ecf2:	a319      	add	r3, pc, #100	; (adr r3, 801ed58 <__ieee754_atan2+0x158>)
 801ecf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ecf8:	f7e1 fac6 	bl	8000288 <__aeabi_dsub>
 801ecfc:	a318      	add	r3, pc, #96	; (adr r3, 801ed60 <__ieee754_atan2+0x160>)
 801ecfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ed02:	e014      	b.n	801ed2e <__ieee754_atan2+0x12e>
 801ed04:	a118      	add	r1, pc, #96	; (adr r1, 801ed68 <__ieee754_atan2+0x168>)
 801ed06:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed0a:	e7ec      	b.n	801ece6 <__ieee754_atan2+0xe6>
 801ed0c:	2000      	movs	r0, #0
 801ed0e:	2100      	movs	r1, #0
 801ed10:	e7e9      	b.n	801ece6 <__ieee754_atan2+0xe6>
 801ed12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ed16:	4619      	mov	r1, r3
 801ed18:	e793      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed1a:	a30f      	add	r3, pc, #60	; (adr r3, 801ed58 <__ieee754_atan2+0x158>)
 801ed1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ed20:	f7e1 fab2 	bl	8000288 <__aeabi_dsub>
 801ed24:	4602      	mov	r2, r0
 801ed26:	460b      	mov	r3, r1
 801ed28:	a10d      	add	r1, pc, #52	; (adr r1, 801ed60 <__ieee754_atan2+0x160>)
 801ed2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed2e:	f7e1 faab 	bl	8000288 <__aeabi_dsub>
 801ed32:	e786      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed34:	a10a      	add	r1, pc, #40	; (adr r1, 801ed60 <__ieee754_atan2+0x160>)
 801ed36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed3a:	e782      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed3c:	a10c      	add	r1, pc, #48	; (adr r1, 801ed70 <__ieee754_atan2+0x170>)
 801ed3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed42:	e77e      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed44:	2000      	movs	r0, #0
 801ed46:	2100      	movs	r1, #0
 801ed48:	e77b      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed4a:	a107      	add	r1, pc, #28	; (adr r1, 801ed68 <__ieee754_atan2+0x168>)
 801ed4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ed50:	e777      	b.n	801ec42 <__ieee754_atan2+0x42>
 801ed52:	bf00      	nop
 801ed54:	f3af 8000 	nop.w
 801ed58:	33145c07 	.word	0x33145c07
 801ed5c:	3ca1a626 	.word	0x3ca1a626
 801ed60:	54442d18 	.word	0x54442d18
 801ed64:	400921fb 	.word	0x400921fb
 801ed68:	54442d18 	.word	0x54442d18
 801ed6c:	3ff921fb 	.word	0x3ff921fb
 801ed70:	54442d18 	.word	0x54442d18
 801ed74:	3fe921fb 	.word	0x3fe921fb
 801ed78:	0801fa78 	.word	0x0801fa78
 801ed7c:	0801fa90 	.word	0x0801fa90
 801ed80:	54442d18 	.word	0x54442d18
 801ed84:	c00921fb 	.word	0xc00921fb
 801ed88:	54442d18 	.word	0x54442d18
 801ed8c:	bff921fb 	.word	0xbff921fb
 801ed90:	7ff00000 	.word	0x7ff00000

0801ed94 <__ieee754_sqrt>:
 801ed94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed98:	ec55 4b10 	vmov	r4, r5, d0
 801ed9c:	4e56      	ldr	r6, [pc, #344]	; (801eef8 <__ieee754_sqrt+0x164>)
 801ed9e:	43ae      	bics	r6, r5
 801eda0:	ee10 0a10 	vmov	r0, s0
 801eda4:	ee10 3a10 	vmov	r3, s0
 801eda8:	4629      	mov	r1, r5
 801edaa:	462a      	mov	r2, r5
 801edac:	d110      	bne.n	801edd0 <__ieee754_sqrt+0x3c>
 801edae:	ee10 2a10 	vmov	r2, s0
 801edb2:	462b      	mov	r3, r5
 801edb4:	f7e1 fc20 	bl	80005f8 <__aeabi_dmul>
 801edb8:	4602      	mov	r2, r0
 801edba:	460b      	mov	r3, r1
 801edbc:	4620      	mov	r0, r4
 801edbe:	4629      	mov	r1, r5
 801edc0:	f7e1 fa64 	bl	800028c <__adddf3>
 801edc4:	4604      	mov	r4, r0
 801edc6:	460d      	mov	r5, r1
 801edc8:	ec45 4b10 	vmov	d0, r4, r5
 801edcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801edd0:	2d00      	cmp	r5, #0
 801edd2:	dc10      	bgt.n	801edf6 <__ieee754_sqrt+0x62>
 801edd4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801edd8:	4330      	orrs	r0, r6
 801edda:	d0f5      	beq.n	801edc8 <__ieee754_sqrt+0x34>
 801eddc:	b15d      	cbz	r5, 801edf6 <__ieee754_sqrt+0x62>
 801edde:	ee10 2a10 	vmov	r2, s0
 801ede2:	462b      	mov	r3, r5
 801ede4:	ee10 0a10 	vmov	r0, s0
 801ede8:	f7e1 fa4e 	bl	8000288 <__aeabi_dsub>
 801edec:	4602      	mov	r2, r0
 801edee:	460b      	mov	r3, r1
 801edf0:	f7e1 fd2c 	bl	800084c <__aeabi_ddiv>
 801edf4:	e7e6      	b.n	801edc4 <__ieee754_sqrt+0x30>
 801edf6:	1509      	asrs	r1, r1, #20
 801edf8:	d076      	beq.n	801eee8 <__ieee754_sqrt+0x154>
 801edfa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801edfe:	07ce      	lsls	r6, r1, #31
 801ee00:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801ee04:	bf5e      	ittt	pl
 801ee06:	0fda      	lsrpl	r2, r3, #31
 801ee08:	005b      	lslpl	r3, r3, #1
 801ee0a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801ee0e:	0fda      	lsrs	r2, r3, #31
 801ee10:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801ee14:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801ee18:	2000      	movs	r0, #0
 801ee1a:	106d      	asrs	r5, r5, #1
 801ee1c:	005b      	lsls	r3, r3, #1
 801ee1e:	f04f 0e16 	mov.w	lr, #22
 801ee22:	4684      	mov	ip, r0
 801ee24:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801ee28:	eb0c 0401 	add.w	r4, ip, r1
 801ee2c:	4294      	cmp	r4, r2
 801ee2e:	bfde      	ittt	le
 801ee30:	1b12      	suble	r2, r2, r4
 801ee32:	eb04 0c01 	addle.w	ip, r4, r1
 801ee36:	1840      	addle	r0, r0, r1
 801ee38:	0052      	lsls	r2, r2, #1
 801ee3a:	f1be 0e01 	subs.w	lr, lr, #1
 801ee3e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801ee42:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801ee46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ee4a:	d1ed      	bne.n	801ee28 <__ieee754_sqrt+0x94>
 801ee4c:	4671      	mov	r1, lr
 801ee4e:	2720      	movs	r7, #32
 801ee50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801ee54:	4562      	cmp	r2, ip
 801ee56:	eb04 060e 	add.w	r6, r4, lr
 801ee5a:	dc02      	bgt.n	801ee62 <__ieee754_sqrt+0xce>
 801ee5c:	d113      	bne.n	801ee86 <__ieee754_sqrt+0xf2>
 801ee5e:	429e      	cmp	r6, r3
 801ee60:	d811      	bhi.n	801ee86 <__ieee754_sqrt+0xf2>
 801ee62:	2e00      	cmp	r6, #0
 801ee64:	eb06 0e04 	add.w	lr, r6, r4
 801ee68:	da43      	bge.n	801eef2 <__ieee754_sqrt+0x15e>
 801ee6a:	f1be 0f00 	cmp.w	lr, #0
 801ee6e:	db40      	blt.n	801eef2 <__ieee754_sqrt+0x15e>
 801ee70:	f10c 0801 	add.w	r8, ip, #1
 801ee74:	eba2 020c 	sub.w	r2, r2, ip
 801ee78:	429e      	cmp	r6, r3
 801ee7a:	bf88      	it	hi
 801ee7c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801ee80:	1b9b      	subs	r3, r3, r6
 801ee82:	4421      	add	r1, r4
 801ee84:	46c4      	mov	ip, r8
 801ee86:	0052      	lsls	r2, r2, #1
 801ee88:	3f01      	subs	r7, #1
 801ee8a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801ee8e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801ee92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ee96:	d1dd      	bne.n	801ee54 <__ieee754_sqrt+0xc0>
 801ee98:	4313      	orrs	r3, r2
 801ee9a:	d006      	beq.n	801eeaa <__ieee754_sqrt+0x116>
 801ee9c:	1c4c      	adds	r4, r1, #1
 801ee9e:	bf13      	iteet	ne
 801eea0:	3101      	addne	r1, #1
 801eea2:	3001      	addeq	r0, #1
 801eea4:	4639      	moveq	r1, r7
 801eea6:	f021 0101 	bicne.w	r1, r1, #1
 801eeaa:	1043      	asrs	r3, r0, #1
 801eeac:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801eeb0:	0849      	lsrs	r1, r1, #1
 801eeb2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801eeb6:	07c2      	lsls	r2, r0, #31
 801eeb8:	bf48      	it	mi
 801eeba:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801eebe:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801eec2:	460c      	mov	r4, r1
 801eec4:	463d      	mov	r5, r7
 801eec6:	e77f      	b.n	801edc8 <__ieee754_sqrt+0x34>
 801eec8:	0ada      	lsrs	r2, r3, #11
 801eeca:	3815      	subs	r0, #21
 801eecc:	055b      	lsls	r3, r3, #21
 801eece:	2a00      	cmp	r2, #0
 801eed0:	d0fa      	beq.n	801eec8 <__ieee754_sqrt+0x134>
 801eed2:	02d7      	lsls	r7, r2, #11
 801eed4:	d50a      	bpl.n	801eeec <__ieee754_sqrt+0x158>
 801eed6:	f1c1 0420 	rsb	r4, r1, #32
 801eeda:	fa23 f404 	lsr.w	r4, r3, r4
 801eede:	1e4d      	subs	r5, r1, #1
 801eee0:	408b      	lsls	r3, r1
 801eee2:	4322      	orrs	r2, r4
 801eee4:	1b41      	subs	r1, r0, r5
 801eee6:	e788      	b.n	801edfa <__ieee754_sqrt+0x66>
 801eee8:	4608      	mov	r0, r1
 801eeea:	e7f0      	b.n	801eece <__ieee754_sqrt+0x13a>
 801eeec:	0052      	lsls	r2, r2, #1
 801eeee:	3101      	adds	r1, #1
 801eef0:	e7ef      	b.n	801eed2 <__ieee754_sqrt+0x13e>
 801eef2:	46e0      	mov	r8, ip
 801eef4:	e7be      	b.n	801ee74 <__ieee754_sqrt+0xe0>
 801eef6:	bf00      	nop
 801eef8:	7ff00000 	.word	0x7ff00000
 801eefc:	00000000 	.word	0x00000000

0801ef00 <atan>:
 801ef00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef04:	ec55 4b10 	vmov	r4, r5, d0
 801ef08:	4bc3      	ldr	r3, [pc, #780]	; (801f218 <atan+0x318>)
 801ef0a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801ef0e:	429e      	cmp	r6, r3
 801ef10:	46ab      	mov	fp, r5
 801ef12:	dd18      	ble.n	801ef46 <atan+0x46>
 801ef14:	4bc1      	ldr	r3, [pc, #772]	; (801f21c <atan+0x31c>)
 801ef16:	429e      	cmp	r6, r3
 801ef18:	dc01      	bgt.n	801ef1e <atan+0x1e>
 801ef1a:	d109      	bne.n	801ef30 <atan+0x30>
 801ef1c:	b144      	cbz	r4, 801ef30 <atan+0x30>
 801ef1e:	4622      	mov	r2, r4
 801ef20:	462b      	mov	r3, r5
 801ef22:	4620      	mov	r0, r4
 801ef24:	4629      	mov	r1, r5
 801ef26:	f7e1 f9b1 	bl	800028c <__adddf3>
 801ef2a:	4604      	mov	r4, r0
 801ef2c:	460d      	mov	r5, r1
 801ef2e:	e006      	b.n	801ef3e <atan+0x3e>
 801ef30:	f1bb 0f00 	cmp.w	fp, #0
 801ef34:	f300 8131 	bgt.w	801f19a <atan+0x29a>
 801ef38:	a59b      	add	r5, pc, #620	; (adr r5, 801f1a8 <atan+0x2a8>)
 801ef3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801ef3e:	ec45 4b10 	vmov	d0, r4, r5
 801ef42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef46:	4bb6      	ldr	r3, [pc, #728]	; (801f220 <atan+0x320>)
 801ef48:	429e      	cmp	r6, r3
 801ef4a:	dc14      	bgt.n	801ef76 <atan+0x76>
 801ef4c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801ef50:	429e      	cmp	r6, r3
 801ef52:	dc0d      	bgt.n	801ef70 <atan+0x70>
 801ef54:	a396      	add	r3, pc, #600	; (adr r3, 801f1b0 <atan+0x2b0>)
 801ef56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ef5a:	ee10 0a10 	vmov	r0, s0
 801ef5e:	4629      	mov	r1, r5
 801ef60:	f7e1 f994 	bl	800028c <__adddf3>
 801ef64:	4baf      	ldr	r3, [pc, #700]	; (801f224 <atan+0x324>)
 801ef66:	2200      	movs	r2, #0
 801ef68:	f7e1 fdd6 	bl	8000b18 <__aeabi_dcmpgt>
 801ef6c:	2800      	cmp	r0, #0
 801ef6e:	d1e6      	bne.n	801ef3e <atan+0x3e>
 801ef70:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801ef74:	e02b      	b.n	801efce <atan+0xce>
 801ef76:	f000 f963 	bl	801f240 <fabs>
 801ef7a:	4bab      	ldr	r3, [pc, #684]	; (801f228 <atan+0x328>)
 801ef7c:	429e      	cmp	r6, r3
 801ef7e:	ec55 4b10 	vmov	r4, r5, d0
 801ef82:	f300 80bf 	bgt.w	801f104 <atan+0x204>
 801ef86:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801ef8a:	429e      	cmp	r6, r3
 801ef8c:	f300 80a0 	bgt.w	801f0d0 <atan+0x1d0>
 801ef90:	ee10 2a10 	vmov	r2, s0
 801ef94:	ee10 0a10 	vmov	r0, s0
 801ef98:	462b      	mov	r3, r5
 801ef9a:	4629      	mov	r1, r5
 801ef9c:	f7e1 f976 	bl	800028c <__adddf3>
 801efa0:	4ba0      	ldr	r3, [pc, #640]	; (801f224 <atan+0x324>)
 801efa2:	2200      	movs	r2, #0
 801efa4:	f7e1 f970 	bl	8000288 <__aeabi_dsub>
 801efa8:	2200      	movs	r2, #0
 801efaa:	4606      	mov	r6, r0
 801efac:	460f      	mov	r7, r1
 801efae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801efb2:	4620      	mov	r0, r4
 801efb4:	4629      	mov	r1, r5
 801efb6:	f7e1 f969 	bl	800028c <__adddf3>
 801efba:	4602      	mov	r2, r0
 801efbc:	460b      	mov	r3, r1
 801efbe:	4630      	mov	r0, r6
 801efc0:	4639      	mov	r1, r7
 801efc2:	f7e1 fc43 	bl	800084c <__aeabi_ddiv>
 801efc6:	f04f 0a00 	mov.w	sl, #0
 801efca:	4604      	mov	r4, r0
 801efcc:	460d      	mov	r5, r1
 801efce:	4622      	mov	r2, r4
 801efd0:	462b      	mov	r3, r5
 801efd2:	4620      	mov	r0, r4
 801efd4:	4629      	mov	r1, r5
 801efd6:	f7e1 fb0f 	bl	80005f8 <__aeabi_dmul>
 801efda:	4602      	mov	r2, r0
 801efdc:	460b      	mov	r3, r1
 801efde:	4680      	mov	r8, r0
 801efe0:	4689      	mov	r9, r1
 801efe2:	f7e1 fb09 	bl	80005f8 <__aeabi_dmul>
 801efe6:	a374      	add	r3, pc, #464	; (adr r3, 801f1b8 <atan+0x2b8>)
 801efe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801efec:	4606      	mov	r6, r0
 801efee:	460f      	mov	r7, r1
 801eff0:	f7e1 fb02 	bl	80005f8 <__aeabi_dmul>
 801eff4:	a372      	add	r3, pc, #456	; (adr r3, 801f1c0 <atan+0x2c0>)
 801eff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801effa:	f7e1 f947 	bl	800028c <__adddf3>
 801effe:	4632      	mov	r2, r6
 801f000:	463b      	mov	r3, r7
 801f002:	f7e1 faf9 	bl	80005f8 <__aeabi_dmul>
 801f006:	a370      	add	r3, pc, #448	; (adr r3, 801f1c8 <atan+0x2c8>)
 801f008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f00c:	f7e1 f93e 	bl	800028c <__adddf3>
 801f010:	4632      	mov	r2, r6
 801f012:	463b      	mov	r3, r7
 801f014:	f7e1 faf0 	bl	80005f8 <__aeabi_dmul>
 801f018:	a36d      	add	r3, pc, #436	; (adr r3, 801f1d0 <atan+0x2d0>)
 801f01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f01e:	f7e1 f935 	bl	800028c <__adddf3>
 801f022:	4632      	mov	r2, r6
 801f024:	463b      	mov	r3, r7
 801f026:	f7e1 fae7 	bl	80005f8 <__aeabi_dmul>
 801f02a:	a36b      	add	r3, pc, #428	; (adr r3, 801f1d8 <atan+0x2d8>)
 801f02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f030:	f7e1 f92c 	bl	800028c <__adddf3>
 801f034:	4632      	mov	r2, r6
 801f036:	463b      	mov	r3, r7
 801f038:	f7e1 fade 	bl	80005f8 <__aeabi_dmul>
 801f03c:	a368      	add	r3, pc, #416	; (adr r3, 801f1e0 <atan+0x2e0>)
 801f03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f042:	f7e1 f923 	bl	800028c <__adddf3>
 801f046:	4642      	mov	r2, r8
 801f048:	464b      	mov	r3, r9
 801f04a:	f7e1 fad5 	bl	80005f8 <__aeabi_dmul>
 801f04e:	a366      	add	r3, pc, #408	; (adr r3, 801f1e8 <atan+0x2e8>)
 801f050:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f054:	4680      	mov	r8, r0
 801f056:	4689      	mov	r9, r1
 801f058:	4630      	mov	r0, r6
 801f05a:	4639      	mov	r1, r7
 801f05c:	f7e1 facc 	bl	80005f8 <__aeabi_dmul>
 801f060:	a363      	add	r3, pc, #396	; (adr r3, 801f1f0 <atan+0x2f0>)
 801f062:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f066:	f7e1 f90f 	bl	8000288 <__aeabi_dsub>
 801f06a:	4632      	mov	r2, r6
 801f06c:	463b      	mov	r3, r7
 801f06e:	f7e1 fac3 	bl	80005f8 <__aeabi_dmul>
 801f072:	a361      	add	r3, pc, #388	; (adr r3, 801f1f8 <atan+0x2f8>)
 801f074:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f078:	f7e1 f906 	bl	8000288 <__aeabi_dsub>
 801f07c:	4632      	mov	r2, r6
 801f07e:	463b      	mov	r3, r7
 801f080:	f7e1 faba 	bl	80005f8 <__aeabi_dmul>
 801f084:	a35e      	add	r3, pc, #376	; (adr r3, 801f200 <atan+0x300>)
 801f086:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f08a:	f7e1 f8fd 	bl	8000288 <__aeabi_dsub>
 801f08e:	4632      	mov	r2, r6
 801f090:	463b      	mov	r3, r7
 801f092:	f7e1 fab1 	bl	80005f8 <__aeabi_dmul>
 801f096:	a35c      	add	r3, pc, #368	; (adr r3, 801f208 <atan+0x308>)
 801f098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f09c:	f7e1 f8f4 	bl	8000288 <__aeabi_dsub>
 801f0a0:	4632      	mov	r2, r6
 801f0a2:	463b      	mov	r3, r7
 801f0a4:	f7e1 faa8 	bl	80005f8 <__aeabi_dmul>
 801f0a8:	4602      	mov	r2, r0
 801f0aa:	460b      	mov	r3, r1
 801f0ac:	4640      	mov	r0, r8
 801f0ae:	4649      	mov	r1, r9
 801f0b0:	f7e1 f8ec 	bl	800028c <__adddf3>
 801f0b4:	4622      	mov	r2, r4
 801f0b6:	462b      	mov	r3, r5
 801f0b8:	f7e1 fa9e 	bl	80005f8 <__aeabi_dmul>
 801f0bc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 801f0c0:	4602      	mov	r2, r0
 801f0c2:	460b      	mov	r3, r1
 801f0c4:	d14b      	bne.n	801f15e <atan+0x25e>
 801f0c6:	4620      	mov	r0, r4
 801f0c8:	4629      	mov	r1, r5
 801f0ca:	f7e1 f8dd 	bl	8000288 <__aeabi_dsub>
 801f0ce:	e72c      	b.n	801ef2a <atan+0x2a>
 801f0d0:	ee10 0a10 	vmov	r0, s0
 801f0d4:	4b53      	ldr	r3, [pc, #332]	; (801f224 <atan+0x324>)
 801f0d6:	2200      	movs	r2, #0
 801f0d8:	4629      	mov	r1, r5
 801f0da:	f7e1 f8d5 	bl	8000288 <__aeabi_dsub>
 801f0de:	4b51      	ldr	r3, [pc, #324]	; (801f224 <atan+0x324>)
 801f0e0:	4606      	mov	r6, r0
 801f0e2:	460f      	mov	r7, r1
 801f0e4:	2200      	movs	r2, #0
 801f0e6:	4620      	mov	r0, r4
 801f0e8:	4629      	mov	r1, r5
 801f0ea:	f7e1 f8cf 	bl	800028c <__adddf3>
 801f0ee:	4602      	mov	r2, r0
 801f0f0:	460b      	mov	r3, r1
 801f0f2:	4630      	mov	r0, r6
 801f0f4:	4639      	mov	r1, r7
 801f0f6:	f7e1 fba9 	bl	800084c <__aeabi_ddiv>
 801f0fa:	f04f 0a01 	mov.w	sl, #1
 801f0fe:	4604      	mov	r4, r0
 801f100:	460d      	mov	r5, r1
 801f102:	e764      	b.n	801efce <atan+0xce>
 801f104:	4b49      	ldr	r3, [pc, #292]	; (801f22c <atan+0x32c>)
 801f106:	429e      	cmp	r6, r3
 801f108:	da1d      	bge.n	801f146 <atan+0x246>
 801f10a:	ee10 0a10 	vmov	r0, s0
 801f10e:	4b48      	ldr	r3, [pc, #288]	; (801f230 <atan+0x330>)
 801f110:	2200      	movs	r2, #0
 801f112:	4629      	mov	r1, r5
 801f114:	f7e1 f8b8 	bl	8000288 <__aeabi_dsub>
 801f118:	4b45      	ldr	r3, [pc, #276]	; (801f230 <atan+0x330>)
 801f11a:	4606      	mov	r6, r0
 801f11c:	460f      	mov	r7, r1
 801f11e:	2200      	movs	r2, #0
 801f120:	4620      	mov	r0, r4
 801f122:	4629      	mov	r1, r5
 801f124:	f7e1 fa68 	bl	80005f8 <__aeabi_dmul>
 801f128:	4b3e      	ldr	r3, [pc, #248]	; (801f224 <atan+0x324>)
 801f12a:	2200      	movs	r2, #0
 801f12c:	f7e1 f8ae 	bl	800028c <__adddf3>
 801f130:	4602      	mov	r2, r0
 801f132:	460b      	mov	r3, r1
 801f134:	4630      	mov	r0, r6
 801f136:	4639      	mov	r1, r7
 801f138:	f7e1 fb88 	bl	800084c <__aeabi_ddiv>
 801f13c:	f04f 0a02 	mov.w	sl, #2
 801f140:	4604      	mov	r4, r0
 801f142:	460d      	mov	r5, r1
 801f144:	e743      	b.n	801efce <atan+0xce>
 801f146:	462b      	mov	r3, r5
 801f148:	ee10 2a10 	vmov	r2, s0
 801f14c:	4939      	ldr	r1, [pc, #228]	; (801f234 <atan+0x334>)
 801f14e:	2000      	movs	r0, #0
 801f150:	f7e1 fb7c 	bl	800084c <__aeabi_ddiv>
 801f154:	f04f 0a03 	mov.w	sl, #3
 801f158:	4604      	mov	r4, r0
 801f15a:	460d      	mov	r5, r1
 801f15c:	e737      	b.n	801efce <atan+0xce>
 801f15e:	4b36      	ldr	r3, [pc, #216]	; (801f238 <atan+0x338>)
 801f160:	4e36      	ldr	r6, [pc, #216]	; (801f23c <atan+0x33c>)
 801f162:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801f166:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801f16a:	e9da 2300 	ldrd	r2, r3, [sl]
 801f16e:	f7e1 f88b 	bl	8000288 <__aeabi_dsub>
 801f172:	4622      	mov	r2, r4
 801f174:	462b      	mov	r3, r5
 801f176:	f7e1 f887 	bl	8000288 <__aeabi_dsub>
 801f17a:	4602      	mov	r2, r0
 801f17c:	460b      	mov	r3, r1
 801f17e:	e9d6 0100 	ldrd	r0, r1, [r6]
 801f182:	f7e1 f881 	bl	8000288 <__aeabi_dsub>
 801f186:	f1bb 0f00 	cmp.w	fp, #0
 801f18a:	4604      	mov	r4, r0
 801f18c:	460d      	mov	r5, r1
 801f18e:	f6bf aed6 	bge.w	801ef3e <atan+0x3e>
 801f192:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801f196:	461d      	mov	r5, r3
 801f198:	e6d1      	b.n	801ef3e <atan+0x3e>
 801f19a:	a51d      	add	r5, pc, #116	; (adr r5, 801f210 <atan+0x310>)
 801f19c:	e9d5 4500 	ldrd	r4, r5, [r5]
 801f1a0:	e6cd      	b.n	801ef3e <atan+0x3e>
 801f1a2:	bf00      	nop
 801f1a4:	f3af 8000 	nop.w
 801f1a8:	54442d18 	.word	0x54442d18
 801f1ac:	bff921fb 	.word	0xbff921fb
 801f1b0:	8800759c 	.word	0x8800759c
 801f1b4:	7e37e43c 	.word	0x7e37e43c
 801f1b8:	e322da11 	.word	0xe322da11
 801f1bc:	3f90ad3a 	.word	0x3f90ad3a
 801f1c0:	24760deb 	.word	0x24760deb
 801f1c4:	3fa97b4b 	.word	0x3fa97b4b
 801f1c8:	a0d03d51 	.word	0xa0d03d51
 801f1cc:	3fb10d66 	.word	0x3fb10d66
 801f1d0:	c54c206e 	.word	0xc54c206e
 801f1d4:	3fb745cd 	.word	0x3fb745cd
 801f1d8:	920083ff 	.word	0x920083ff
 801f1dc:	3fc24924 	.word	0x3fc24924
 801f1e0:	5555550d 	.word	0x5555550d
 801f1e4:	3fd55555 	.word	0x3fd55555
 801f1e8:	2c6a6c2f 	.word	0x2c6a6c2f
 801f1ec:	bfa2b444 	.word	0xbfa2b444
 801f1f0:	52defd9a 	.word	0x52defd9a
 801f1f4:	3fadde2d 	.word	0x3fadde2d
 801f1f8:	af749a6d 	.word	0xaf749a6d
 801f1fc:	3fb3b0f2 	.word	0x3fb3b0f2
 801f200:	fe231671 	.word	0xfe231671
 801f204:	3fbc71c6 	.word	0x3fbc71c6
 801f208:	9998ebc4 	.word	0x9998ebc4
 801f20c:	3fc99999 	.word	0x3fc99999
 801f210:	54442d18 	.word	0x54442d18
 801f214:	3ff921fb 	.word	0x3ff921fb
 801f218:	440fffff 	.word	0x440fffff
 801f21c:	7ff00000 	.word	0x7ff00000
 801f220:	3fdbffff 	.word	0x3fdbffff
 801f224:	3ff00000 	.word	0x3ff00000
 801f228:	3ff2ffff 	.word	0x3ff2ffff
 801f22c:	40038000 	.word	0x40038000
 801f230:	3ff80000 	.word	0x3ff80000
 801f234:	bff00000 	.word	0xbff00000
 801f238:	0801fac8 	.word	0x0801fac8
 801f23c:	0801faa8 	.word	0x0801faa8

0801f240 <fabs>:
 801f240:	ec51 0b10 	vmov	r0, r1, d0
 801f244:	ee10 2a10 	vmov	r2, s0
 801f248:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801f24c:	ec43 2b10 	vmov	d0, r2, r3
 801f250:	4770      	bx	lr
 801f252:	0000      	movs	r0, r0
 801f254:	0000      	movs	r0, r0
	...

0801f258 <nan>:
 801f258:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801f260 <nan+0x8>
 801f25c:	4770      	bx	lr
 801f25e:	bf00      	nop
 801f260:	00000000 	.word	0x00000000
 801f264:	7ff80000 	.word	0x7ff80000

0801f268 <__errno>:
 801f268:	4b01      	ldr	r3, [pc, #4]	; (801f270 <__errno+0x8>)
 801f26a:	6818      	ldr	r0, [r3, #0]
 801f26c:	4770      	bx	lr
 801f26e:	bf00      	nop
 801f270:	200006f0 	.word	0x200006f0

0801f274 <_sbrk>:
 801f274:	4b04      	ldr	r3, [pc, #16]	; (801f288 <_sbrk+0x14>)
 801f276:	6819      	ldr	r1, [r3, #0]
 801f278:	4602      	mov	r2, r0
 801f27a:	b909      	cbnz	r1, 801f280 <_sbrk+0xc>
 801f27c:	4903      	ldr	r1, [pc, #12]	; (801f28c <_sbrk+0x18>)
 801f27e:	6019      	str	r1, [r3, #0]
 801f280:	6818      	ldr	r0, [r3, #0]
 801f282:	4402      	add	r2, r0
 801f284:	601a      	str	r2, [r3, #0]
 801f286:	4770      	bx	lr
 801f288:	20000c78 	.word	0x20000c78
 801f28c:	200019e0 	.word	0x200019e0

0801f290 <_init>:
 801f290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f292:	bf00      	nop
 801f294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f296:	bc08      	pop	{r3}
 801f298:	469e      	mov	lr, r3
 801f29a:	4770      	bx	lr

0801f29c <_fini>:
 801f29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f29e:	bf00      	nop
 801f2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f2a2:	bc08      	pop	{r3}
 801f2a4:	469e      	mov	lr, r3
 801f2a6:	4770      	bx	lr
