Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Fri Apr 24 00:59:31 2015
| Host             : nfxz-pc running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_PPU_CHIP_TEST_power_routed.rpt -pb CPU_PPU_CHIP_TEST_power_summary_routed.pb
| Design           : CPU_PPU_CHIP_TEST
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.198 |
| Dynamic (W)              | 0.100 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        3 |       --- |             --- |
| Slice Logic             |     0.015 |     8042 |       --- |             --- |
|   LUT as Logic          |     0.014 |     2932 |     63400 |            4.62 |
|   CARRY4                |    <0.001 |      150 |     15850 |            0.94 |
|   Register              |    <0.001 |     3732 |    126800 |            2.94 |
|   F7/F8 Muxes           |    <0.001 |      597 |     63400 |            0.94 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.37 |
|   LUT as Shift Register |    <0.001 |        2 |     19000 |            0.01 |
|   Others                |     0.000 |      115 |       --- |             --- |
| Signals                 |     0.018 |     6515 |       --- |             --- |
| Block RAM               |     0.012 |       13 |       135 |            9.62 |
| I/O                     |     0.049 |       53 |       210 |           25.23 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.198 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.051 |      0.016 |
| Vccaux    |       1.800 |     0.020 |       0.002 |      0.018 |
| Vcco33    |       3.300 |     0.018 |       0.014 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| CPU_PPU_CHIP_TEST                         |     0.100 |
|   bi                                      |     0.001 |
|     gc                                    |    <0.001 |
|     gfc                                   |    <0.001 |
|     nolabel_line57                        |    <0.001 |
|     slr                                   |    <0.001 |
|     tc                                    |    <0.001 |
|       c10                                 |    <0.001 |
|       c15                                 |    <0.001 |
|     testfsm                               |    <0.001 |
|       c5byte                              |    <0.001 |
|       c8bit                               |    <0.001 |
|       p_1bit                              |    <0.001 |
|       p_1byte                             |    <0.001 |
|       p_recei                             |    <0.001 |
|   color_t                                 |     0.002 |
|     U0                                    |     0.002 |
|       inst_blk_mem_gen                    |     0.002 |
|         gnativebmg.native_blk_mem_gen     |     0.002 |
|           valid.cstr                      |     0.002 |
|             ramloop[0].ram.r              |     0.002 |
|               prim_init.ram               |     0.002 |
|   cpu_test                                |     0.020 |
|     a_fsm                                 |     0.011 |
|     m_fsm                                 |     0.009 |
|       nmi_pulse                           |    <0.001 |
|   div16                                   |    <0.001 |
|   mslb                                    |     0.008 |
|     save_d                                |     0.008 |
|   ppu_test                                |     0.013 |
|     dma                                   |    <0.001 |
|       x_pos                               |    <0.001 |
|     oam                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     p                                     |     0.003 |
|       U0                                  |     0.003 |
|         inst_blk_mem_gen                  |     0.003 |
|           gnativebmg.native_blk_mem_gen   |     0.003 |
|             valid.cstr                    |     0.003 |
|               ramloop[0].ram.r            |     0.003 |
|                 prim_init.ram             |     0.003 |
|     pbf                                   |    <0.001 |
|       attr_time                           |    <0.001 |
|       name_time                           |    <0.001 |
|     plb                                   |     0.005 |
|       palette_time                        |    <0.001 |
|       vrom                                |     0.004 |
|         U0                                |     0.004 |
|           inst_blk_mem_gen                |     0.004 |
|             gnativebmg.native_blk_mem_gen |     0.004 |
|               valid.cstr                  |     0.004 |
|                 has_mux_a.A               |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|       x_pos                               |    <0.001 |
|     pmf                                   |    <0.001 |
|       wait_cpu                            |    <0.001 |
|       wait_frame                          |    <0.001 |
|     psf                                   |    <0.001 |
|       sp_time                             |    <0.001 |
|     vram                                  |     0.002 |
|       U0                                  |     0.002 |
|         inst_blk_mem_gen                  |     0.002 |
|           gnativebmg.native_blk_mem_gen   |     0.002 |
|             valid.cstr                    |     0.002 |
|               ramloop[0].ram.r            |     0.002 |
|                 prim_init.ram             |     0.002 |
|   pram                                    |    <0.001 |
|     U0                                    |    <0.001 |
|       inst_blk_mem_gen                    |    <0.001 |
|         gnativebmg.native_blk_mem_gen     |    <0.001 |
|           valid.cstr                      |    <0.001 |
|             ramloop[0].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|   prom                                    |    <0.001 |
|     U0                                    |    <0.001 |
|       inst_blk_mem_gen                    |    <0.001 |
|         gnativebmg.native_blk_mem_gen     |    <0.001 |
|           valid.cstr                      |    <0.001 |
|             bindec_a.bindec_inst_a        |    <0.001 |
|             has_mux_a.A                   |    <0.001 |
|             ramloop[0].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[1].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[2].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[3].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[4].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[5].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[6].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|             ramloop[7].ram.r              |    <0.001 |
|               prim_init.ram               |    <0.001 |
|   sn                                      |    <0.001 |
|   vs                                      |     0.004 |
|     chv                                   |     0.004 |
|       ch                                  |     0.003 |
|         h_s                               |    <0.001 |
|       cv                                  |    <0.001 |
|         v_s                               |     0.000 |
+-------------------------------------------+-----------+


