D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/REGISTER.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGISTER

Top level modules:
	REGISTER

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control

Top level modules:
	control

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_decode.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_decode

Top level modules:
	instruction_decode

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/imme_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module imme_generator

Top level modules:
	imme_generator

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_decode.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_decode.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_instruction_decode

Top level modules:
	tb_instruction_decode

} {} {}}
