Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  4 23:15:45 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopArchitecture_timing_summary_routed.rpt -pb TopArchitecture_timing_summary_routed.pb -rpx TopArchitecture_timing_summary_routed.rpx -warn_on_violation
| Design       : TopArchitecture
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.009        0.000                      0                   33        0.147        0.000                      0                   33        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               1.009        0.000                      0                   33        0.147        0.000                      0                   33        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 2.526ns (28.322%)  route 6.393ns (71.678%))
  Logic Levels:           14  (LUT5=4 LUT6=10)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.318    10.215    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  RegC/output[25]_i_7/O
                         net (fo=1, routed)           0.579    10.918    RegC/output[25]_i_7_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  RegC/output[25]_i_5/O
                         net (fo=1, routed)           0.424    11.466    RegC/RCAunsignedAC/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.582 r  RegC/output[25]_i_2/O
                         net (fo=2, routed)           0.311    11.894    RegC/RCAunsignedAC/carry_25
    SLICE_X109Y66        LUT5 (Prop_lut5_I0_O)        0.328    12.222 r  RegC/output[27]_i_2/O
                         net (fo=2, routed)           0.455    12.677    RegC/RCAunsignedAC/carry_27
    SLICE_X110Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.801 r  RegC/output[29]_i_2/O
                         net (fo=2, routed)           0.433    13.234    RegC/RCAunsignedAC/carry_29
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    13.358 r  RegC/output[32]_i_5/O
                         net (fo=2, routed)           0.580    13.937    RegC/RCAunsignedAC/carry_31
    SLICE_X113Y65        LUT6 (Prop_lut6_I2_O)        0.124    14.061 r  RegC/output[31]_i_1/O
                         net (fo=1, routed)           0.000    14.061    RegZ/D[31]
    SLICE_X113Y65        FDRE                                         r  RegZ/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    14.619    RegZ/CLK
    SLICE_X113Y65        FDRE                                         r  RegZ/output_reg[31]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X113Y65        FDRE (Setup_fdre_C_D)        0.029    15.070    RegZ/output_reg[31]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.526ns (28.695%)  route 6.277ns (71.305%))
  Logic Levels:           14  (LUT5=5 LUT6=9)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.318    10.215    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  RegC/output[25]_i_7/O
                         net (fo=1, routed)           0.579    10.918    RegC/output[25]_i_7_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  RegC/output[25]_i_5/O
                         net (fo=1, routed)           0.424    11.466    RegC/RCAunsignedAC/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.582 r  RegC/output[25]_i_2/O
                         net (fo=2, routed)           0.311    11.894    RegC/RCAunsignedAC/carry_25
    SLICE_X109Y66        LUT5 (Prop_lut5_I0_O)        0.328    12.222 r  RegC/output[27]_i_2/O
                         net (fo=2, routed)           0.455    12.677    RegC/RCAunsignedAC/carry_27
    SLICE_X110Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.801 r  RegC/output[29]_i_2/O
                         net (fo=2, routed)           0.433    13.234    RegC/RCAunsignedAC/carry_29
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    13.358 r  RegC/output[32]_i_5/O
                         net (fo=2, routed)           0.464    13.821    RegC/RCAunsignedAC/carry_31
    SLICE_X112Y65        LUT5 (Prop_lut5_I3_O)        0.124    13.945 r  RegC/output[32]_i_1/O
                         net (fo=1, routed)           0.000    13.945    RegZ/D[32]
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    14.619    RegZ/CLK
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[32]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.081    15.122    RegZ/output_reg[32]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 2.330ns (28.085%)  route 5.966ns (71.915%))
  Logic Levels:           14  (LUT5=6 LUT6=8)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.321    10.218    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.342 r  RegC/output[20]_i_2/O
                         net (fo=2, routed)           0.502    10.844    RegC/RCAunsignedAC/carry_20
    SLICE_X109Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  RegC/output[23]_i_3/O
                         net (fo=3, routed)           0.322    11.290    RegC/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  RegC/output[24]_i_2/O
                         net (fo=2, routed)           0.477    11.891    RegC/RCAunsignedAC/carry_24
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.015 r  RegC/output[26]_i_2/O
                         net (fo=2, routed)           0.318    12.333    RegC/RCAunsignedAC/carry_26
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  RegC/output[28]_i_2/O
                         net (fo=2, routed)           0.279    12.737    RegC/RCAunsignedAC/carry_28
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.861 r  RegC/output[30]_i_2/O
                         net (fo=1, routed)           0.454    13.315    RegC/RCAunsignedAC/carry_30
    SLICE_X111Y65        LUT6 (Prop_lut6_I2_O)        0.124    13.439 r  RegC/output[30]_i_1/O
                         net (fo=1, routed)           0.000    13.439    RegZ/D[30]
    SLICE_X111Y65        FDRE                                         r  RegZ/output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    14.619    RegZ/CLK
    SLICE_X111Y65        FDRE                                         r  RegZ/output_reg[30]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.031    15.072    RegZ/output_reg[30]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.402ns (29.174%)  route 5.831ns (70.826%))
  Logic Levels:           13  (LUT5=3 LUT6=10)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.318    10.215    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  RegC/output[25]_i_7/O
                         net (fo=1, routed)           0.579    10.918    RegC/output[25]_i_7_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  RegC/output[25]_i_5/O
                         net (fo=1, routed)           0.424    11.466    RegC/RCAunsignedAC/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.582 r  RegC/output[25]_i_2/O
                         net (fo=2, routed)           0.311    11.894    RegC/RCAunsignedAC/carry_25
    SLICE_X109Y66        LUT5 (Prop_lut5_I0_O)        0.328    12.222 r  RegC/output[27]_i_2/O
                         net (fo=2, routed)           0.455    12.677    RegC/RCAunsignedAC/carry_27
    SLICE_X110Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.801 r  RegC/output[29]_i_2/O
                         net (fo=2, routed)           0.451    13.252    RegC/RCAunsignedAC/carry_29
    SLICE_X112Y65        LUT6 (Prop_lut6_I2_O)        0.124    13.376 r  RegC/output[29]_i_1/O
                         net (fo=1, routed)           0.000    13.376    RegZ/D[29]
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    14.619    RegZ/CLK
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[29]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.077    15.118    RegZ/output_reg[29]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 2.206ns (27.735%)  route 5.748ns (72.265%))
  Logic Levels:           13  (LUT5=5 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.321    10.218    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.342 r  RegC/output[20]_i_2/O
                         net (fo=2, routed)           0.502    10.844    RegC/RCAunsignedAC/carry_20
    SLICE_X109Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  RegC/output[23]_i_3/O
                         net (fo=3, routed)           0.322    11.290    RegC/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  RegC/output[24]_i_2/O
                         net (fo=2, routed)           0.477    11.891    RegC/RCAunsignedAC/carry_24
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.015 r  RegC/output[26]_i_2/O
                         net (fo=2, routed)           0.318    12.333    RegC/RCAunsignedAC/carry_26
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  RegC/output[28]_i_2/O
                         net (fo=2, routed)           0.515    12.973    RegC/RCAunsignedAC/carry_28
    SLICE_X111Y66        LUT6 (Prop_lut6_I2_O)        0.124    13.097 r  RegC/output[28]_i_1/O
                         net (fo=1, routed)           0.000    13.097    RegZ/D[28]
    SLICE_X111Y66        FDRE                                         r  RegZ/output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.682    14.618    RegZ/CLK
    SLICE_X111Y66        FDRE                                         r  RegZ/output_reg[28]/C
                         clock pessimism              0.457    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)        0.031    15.071    RegZ/output_reg[28]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.278ns (30.310%)  route 5.238ns (69.690%))
  Logic Levels:           12  (LUT5=2 LUT6=10)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.318    10.215    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  RegC/output[25]_i_7/O
                         net (fo=1, routed)           0.579    10.918    RegC/output[25]_i_7_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  RegC/output[25]_i_5/O
                         net (fo=1, routed)           0.424    11.466    RegC/RCAunsignedAC/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.582 r  RegC/output[25]_i_2/O
                         net (fo=2, routed)           0.311    11.894    RegC/RCAunsignedAC/carry_25
    SLICE_X109Y66        LUT5 (Prop_lut5_I0_O)        0.328    12.222 r  RegC/output[27]_i_2/O
                         net (fo=2, routed)           0.313    12.534    RegC/RCAunsignedAC/carry_27
    SLICE_X111Y66        LUT6 (Prop_lut6_I2_O)        0.124    12.658 r  RegC/output[27]_i_1/O
                         net (fo=1, routed)           0.000    12.658    RegZ/D[27]
    SLICE_X111Y66        FDRE                                         r  RegZ/output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.682    14.618    RegZ/CLK
    SLICE_X111Y66        FDRE                                         r  RegZ/output_reg[27]/C
                         clock pessimism              0.457    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)        0.029    15.069    RegZ/output_reg[27]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.082ns (27.925%)  route 5.374ns (72.075%))
  Logic Levels:           12  (LUT5=4 LUT6=8)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.321    10.218    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.342 r  RegC/output[20]_i_2/O
                         net (fo=2, routed)           0.502    10.844    RegC/RCAunsignedAC/carry_20
    SLICE_X109Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  RegC/output[23]_i_3/O
                         net (fo=3, routed)           0.322    11.290    RegC/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  RegC/output[24]_i_2/O
                         net (fo=2, routed)           0.477    11.891    RegC/RCAunsignedAC/carry_24
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.015 r  RegC/output[26]_i_2/O
                         net (fo=2, routed)           0.459    12.474    RegC/RCAunsignedAC/carry_26
    SLICE_X110Y66        LUT6 (Prop_lut6_I2_O)        0.124    12.598 r  RegC/output[26]_i_1/O
                         net (fo=1, routed)           0.000    12.598    RegZ/D[26]
    SLICE_X110Y66        FDRE                                         r  RegZ/output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.682    14.618    RegZ/CLK
    SLICE_X110Y66        FDRE                                         r  RegZ/output_reg[26]/C
                         clock pessimism              0.457    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)        0.029    15.069    RegZ/output_reg[26]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 2.154ns (29.966%)  route 5.034ns (70.033%))
  Logic Levels:           11  (LUT5=1 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 14.615 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.318    10.215    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.339 r  RegC/output[25]_i_7/O
                         net (fo=1, routed)           0.579    10.918    RegC/output[25]_i_7_n_0
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.124    11.042 r  RegC/output[25]_i_5/O
                         net (fo=1, routed)           0.424    11.466    RegC/RCAunsignedAC/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.582 r  RegC/output[25]_i_2/O
                         net (fo=2, routed)           0.420    12.003    RegC/RCAunsignedAC/carry_25
    SLICE_X109Y66        LUT6 (Prop_lut6_I2_O)        0.328    12.331 r  RegC/output[25]_i_1/O
                         net (fo=1, routed)           0.000    12.331    RegZ/D[25]
    SLICE_X109Y66        FDRE                                         r  RegZ/output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.679    14.615    RegZ/CLK
    SLICE_X109Y66        FDRE                                         r  RegZ/output_reg[25]/C
                         clock pessimism              0.498    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X109Y66        FDRE (Setup_fdre_C_D)        0.029    15.107    RegZ/output_reg[25]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 2.037ns (28.806%)  route 5.034ns (71.194%))
  Logic Levels:           10  (LUT5=4 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.667     9.561    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y62        LUT5 (Prop_lut5_I0_O)        0.124     9.685 r  RegC/output[15]_i_2/O
                         net (fo=2, routed)           0.298     9.983    RegC/RCAunsignedAC/carry_15
    SLICE_X112Y62        LUT5 (Prop_lut5_I0_O)        0.124    10.107 r  RegC/output[18]_i_3/O
                         net (fo=3, routed)           0.432    10.538    RegC/RCAunsignedAC/carry_17
    SLICE_X111Y63        LUT5 (Prop_lut5_I0_O)        0.119    10.657 r  RegC/output[19]_i_2/O
                         net (fo=2, routed)           0.598    11.255    RegC/RCAunsignedAC/carry_19
    SLICE_X110Y64        LUT5 (Prop_lut5_I0_O)        0.332    11.587 r  RegC/output[21]_i_2/O
                         net (fo=1, routed)           0.503    12.090    RegC/RCAunsignedAC/carry_21
    SLICE_X109Y64        LUT6 (Prop_lut6_I2_O)        0.124    12.214 r  RegC/output[21]_i_1/O
                         net (fo=1, routed)           0.000    12.214    RegZ/D[21]
    SLICE_X109Y64        FDRE                                         r  RegZ/output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.681    14.617    RegZ/CLK
    SLICE_X109Y64        FDRE                                         r  RegZ/output_reg[21]/C
                         clock pessimism              0.498    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X109Y64        FDRE (Setup_fdre_C_D)        0.031    15.111    RegZ/output_reg[21]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 1.958ns (29.809%)  route 4.610ns (70.191%))
  Logic Levels:           11  (LUT5=3 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.863     5.143    RegC/CLK
    SLICE_X107Y61        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.419     5.562 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.901     6.463    RegA/output[25]_i_5[0]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.299     6.762 r  RegA/output[3]_i_2/O
                         net (fo=4, routed)           0.587     7.349    RegC/carry_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  RegC/output[10]_i_7/O
                         net (fo=1, routed)           0.302     7.775    RegC/output[10]_i_7_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  RegC/output[10]_i_5/O
                         net (fo=2, routed)           0.304     8.203    RegC/RCAunsignedAC/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  RegC/output[15]_i_7/O
                         net (fo=1, routed)           0.443     8.770    RegC/output[15]_i_7_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I0_O)        0.124     8.894 r  RegC/output[15]_i_5/O
                         net (fo=2, routed)           0.473     9.367    RegC/RCAunsignedAC/carry_13
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  RegC/output[20]_i_7/O
                         net (fo=1, routed)           0.282     9.773    RegC/output[20]_i_7_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I0_O)        0.124     9.897 r  RegC/output[20]_i_5/O
                         net (fo=2, routed)           0.321    10.218    RegC/RCAunsignedAC/carry_18
    SLICE_X110Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.342 r  RegC/output[20]_i_2/O
                         net (fo=2, routed)           0.502    10.844    RegC/RCAunsignedAC/carry_20
    SLICE_X109Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  RegC/output[23]_i_3/O
                         net (fo=3, routed)           0.322    11.290    RegC/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.414 r  RegC/output[24]_i_2/O
                         net (fo=2, routed)           0.173    11.587    RegC/RCAunsignedAC/carry_24
    SLICE_X108Y65        LUT6 (Prop_lut6_I2_O)        0.124    11.711 r  RegC/output[24]_i_1/O
                         net (fo=1, routed)           0.000    11.711    RegZ/D[24]
    SLICE_X108Y65        FDRE                                         r  RegZ/output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.680    14.616    RegZ/CLK
    SLICE_X108Y65        FDRE                                         r  RegZ/output_reg[24]/C
                         clock pessimism              0.498    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X108Y65        FDRE (Setup_fdre_C_D)        0.081    15.160    RegZ/output_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  3.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RegA/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.635     1.560    RegA/CLK
    SLICE_X106Y61        FDRE                                         r  RegA/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  RegA/output_reg[2]/Q
                         net (fo=2, routed)           0.065     1.766    RegA/aReg[2]
    SLICE_X107Y61        LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  RegA/output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    RegZ/D[2]
    SLICE_X107Y61        FDRE                                         r  RegZ/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X107Y61        FDRE                                         r  RegZ/output_reg[2]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.091     1.664    RegZ/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 RegA/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.635     1.560    RegA/CLK
    SLICE_X109Y61        FDRE                                         r  RegA/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  RegA/output_reg[3]/Q
                         net (fo=4, routed)           0.111     1.812    RegA/Q[2]
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  RegA/output[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    RegZ/D[3]
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[3]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120     1.693    RegZ/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 RegA/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.635     1.560    RegA/CLK
    SLICE_X108Y61        FDRE                                         r  RegA/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.148     1.708 r  RegA/output_reg[4]/Q
                         net (fo=3, routed)           0.071     1.779    RegA/Q[3]
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.098     1.877 r  RegA/output[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    RegZ/D[4]
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X108Y61        FDRE                                         r  RegZ/output_reg[4]/C
                         clock pessimism             -0.518     1.560    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.121     1.681    RegZ/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 RegA/output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.635     1.560    RegA/CLK
    SLICE_X109Y61        FDRE                                         r  RegA/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  RegA/output_reg[5]/Q
                         net (fo=5, routed)           0.175     1.875    RegA/Q[4]
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.920 r  RegA/output[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    RegZ/D[5]
    SLICE_X108Y62        FDRE                                         r  RegZ/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    RegZ/CLK
    SLICE_X108Y62        FDRE                                         r  RegZ/output_reg[5]/C
                         clock pessimism             -0.502     1.574    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.120     1.694    RegZ/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 RegD/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegD/CLK
    SLICE_X107Y62        FDRE                                         r  RegD/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegD/output_reg[0]/Q
                         net (fo=4, routed)           0.159     1.859    RegA/output_reg[0]_1[0]
    SLICE_X107Y61        LUT5 (Prop_lut5_I3_O)        0.045     1.904 r  RegA/output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    RegZ/D[0]
    SLICE_X107Y61        FDRE                                         r  RegZ/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X107Y61        FDRE                                         r  RegZ/output_reg[0]/C
                         clock pessimism             -0.502     1.576    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.092     1.668    RegZ/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 RegC/output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.631     1.556    RegC/CLK
    SLICE_X109Y67        FDRE                                         r  RegC/output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  RegC/output_reg[22]/Q
                         net (fo=4, routed)           0.162     1.859    RegC/cReg[22]
    SLICE_X109Y65        LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  RegC/output[22]_i_1/O
                         net (fo=1, routed)           0.000     1.904    RegZ/D[22]
    SLICE_X109Y65        FDRE                                         r  RegZ/output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.901     2.074    RegZ/CLK
    SLICE_X109Y65        FDRE                                         r  RegZ/output_reg[22]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X109Y65        FDRE (Hold_fdre_C_D)         0.091     1.663    RegZ/output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 RegA/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.635     1.560    RegA/CLK
    SLICE_X106Y61        FDRE                                         r  RegA/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.128     1.688 r  RegA/output_reg[0]/Q
                         net (fo=4, routed)           0.105     1.793    RegC/Q[0]
    SLICE_X106Y61        LUT6 (Prop_lut6_I1_O)        0.099     1.892 r  RegC/output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    RegZ/D[1]
    SLICE_X106Y61        FDRE                                         r  RegZ/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X106Y61        FDRE                                         r  RegZ/output_reg[1]/C
                         clock pessimism             -0.518     1.560    
    SLICE_X106Y61        FDRE (Hold_fdre_C_D)         0.091     1.651    RegZ/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 RegA/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.636     1.561    RegA/CLK
    SLICE_X112Y61        FDRE                                         r  RegA/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     1.725 r  RegA/output_reg[15]/Q
                         net (fo=5, routed)           0.160     1.885    RegC/Q[14]
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.930 r  RegC/output[15]_i_1/O
                         net (fo=1, routed)           0.000     1.930    RegZ/D[15]
    SLICE_X113Y62        FDRE                                         r  RegZ/output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.906     2.079    RegZ/CLK
    SLICE_X113Y62        FDRE                                         r  RegZ/output_reg[15]/C
                         clock pessimism             -0.504     1.575    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.092     1.667    RegZ/output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RegC/output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.247ns (66.810%)  route 0.123ns (33.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    RegC/CLK
    SLICE_X112Y63        FDRE                                         r  RegC/output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.148     1.707 r  RegC/output_reg[17]/Q
                         net (fo=4, routed)           0.123     1.830    RegC/cReg[17]
    SLICE_X111Y63        LUT6 (Prop_lut6_I3_O)        0.099     1.929 r  RegC/output[18]_i_1/O
                         net (fo=1, routed)           0.000     1.929    RegZ/D[18]
    SLICE_X111Y63        FDRE                                         r  RegZ/output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X111Y63        FDRE                                         r  RegZ/output_reg[18]/C
                         clock pessimism             -0.504     1.574    
    SLICE_X111Y63        FDRE (Hold_fdre_C_D)         0.091     1.665    RegZ/output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 RegA/output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.541%)  route 0.222ns (51.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.636     1.561    RegA/CLK
    SLICE_X112Y60        FDRE                                         r  RegA/output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.725 r  RegA/output_reg[16]/Q
                         net (fo=3, routed)           0.222     1.946    RegC/Q[15]
    SLICE_X112Y63        LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  RegC/output[16]_i_1/O
                         net (fo=1, routed)           0.000     1.991    RegZ/D[16]
    SLICE_X112Y63        FDRE                                         r  RegZ/output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.905     2.078    RegZ/CLK
    SLICE_X112Y63        FDRE                                         r  RegZ/output_reg[16]/C
                         clock pessimism             -0.504     1.574    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.120     1.694    RegZ/output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y61  RegA/output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  RegA/output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y60  RegA/output_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y62  RegA/output_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y63  RegA/output_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61  RegA/output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y64  RegA/output_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y62  RegA/output_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y64  RegA/output_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y62  RegA/output_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y63  RegA/output_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y59  RegA/output_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y61  RegA/output_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61  RegA/output_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y60  RegA/output_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y60  RegA/output_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y62  RegB/output_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61  RegA/output_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  RegA/output_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  RegA/output_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y62  RegA/output_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  RegA/output_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  RegA/output_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61  RegA/output_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y61  RegA/output_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y61  RegA/output_reg[5]/C



