

================================================================
== Vitis HLS Report for 'assign_array_complete'
================================================================
* Date:           Thu Feb 27 14:52:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       assign_array_complete_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.346 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  19.800 ns|  19.800 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        4|        4|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       27|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       90|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_117_p2   |         +|   0|  0|  39|          32|          32|
    |i_fu_128_p2          |         +|   0|  0|  10|           3|           1|
    |ap_condition_59      |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_134_p2  |      icmp|   0|  0|  12|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          39|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|    3|          6|
    |i1_fu_60                  |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    7|         14|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i1_fu_60     |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_ce                  |   in|    1|  ap_ctrl_hs|  assign_array_complete|  return value|
|ap_core                |   in|    8|     ap_none|                ap_core|        scalar|
|ap_part                |   in|    8|     ap_none|                ap_part|        scalar|
|ap_parent              |   in|    8|     ap_none|              ap_parent|        scalar|
|arr_complete_0         |  out|   32|      ap_vld|         arr_complete_0|       pointer|
|arr_complete_0_ap_vld  |  out|    1|      ap_vld|         arr_complete_0|       pointer|
|arr_complete_1         |  out|   32|      ap_vld|         arr_complete_1|       pointer|
|arr_complete_1_ap_vld  |  out|    1|      ap_vld|         arr_complete_1|       pointer|
|arr_complete_2         |  out|   32|      ap_vld|         arr_complete_2|       pointer|
|arr_complete_2_ap_vld  |  out|    1|      ap_vld|         arr_complete_2|       pointer|
|arr_complete_3         |  out|   32|      ap_vld|         arr_complete_3|       pointer|
|arr_complete_3_ap_vld  |  out|    1|      ap_vld|         arr_complete_3|       pointer|
|arr_complete_4         |  out|   32|      ap_vld|         arr_complete_4|       pointer|
|arr_complete_4_ap_vld  |  out|    1|      ap_vld|         arr_complete_4|       pointer|
|base_r                 |   in|   32|     ap_none|                 base_r|        scalar|
+-----------------------+-----+-----+------------+-----------------------+--------------+

