Writing verilog file '/mnt/hgfs/0_GP/Synthesis/syn_ultra_1/output/ibex_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
