<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_delay_signal.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_delay_signal.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_delay_signal.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_delay_signal.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: DSBF_delay_signal</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> work.DSBF_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> DSBF_delay_signal <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb_1_128_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_2048_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        enb_1_128_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        data_in                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="30">   30   </a>        delay                             :   <span class="KW">IN</span>    std_logic_vector(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix12_En6</span>
</span><span><a class="LN" id="31">   31   </a>        data_out                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="32">   32   </a>        );
</span><span><a class="LN" id="33">   33   </a><span class="KW">END</span> DSBF_delay_signal;
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_delay_signal <span class="KW">IS</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">COMPONENT</span> DSBF_split_into_int_and_frac_parts
</span><span><a class="LN" id="42">   42   </a>    <span class="KW">PORT</span>( delay                           :   <span class="KW">IN</span>    std_logic_vector(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix12_En6</span>
</span><span><a class="LN" id="43">   43   </a>          integer_delay                   :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="44">   44   </a>          fractional_delay                :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="45">   45   </a>          );
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">COMPONENT</span> DSBF_read_address_generator
</span><span><a class="LN" id="49">   49   </a>    <span class="KW">PORT</span>( write_addr                      :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="50">   50   </a>          delay                           :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="51">   51   </a>          read_addr                       :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="52">   52   </a>          );
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">COMPONENT</span> DSBF_SimpleDualPortRAM_generic
</span><span><a class="LN" id="56">   56   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="57">   57   </a>             DataWidth                    : integer
</span><span><a class="LN" id="58">   58   </a>             );
</span><span><a class="LN" id="59">   59   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="62">   62   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="63">   63   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="65">   65   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="66">   66   </a>          );
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">COMPONENT</span> DSBF_CIC_interpolation_compensator
</span><span><a class="LN" id="70">   70   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          dataIn                          :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="74">   74   </a>          validIn                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          dataOut                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" id="76">   76   </a>          validOut                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="77">   77   </a>          );
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">COMPONENT</span> DSBF_CIC_Interpolation
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          enb_1_128_1                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          DSBF_CIC_Interpolation_in       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" id="85">   85   </a>          DSBF_CIC_Interpolation_out      :   <span class="KW">OUT</span>   std_logic_vector(35 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" id="86">   86   </a>          );
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">COMPONENT</span> DSBF_read_address_generator1
</span><span><a class="LN" id="90">   90   </a>    <span class="KW">PORT</span>( write_addr                      :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="91">   91   </a>          delay                           :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="92">   92   </a>          read_addr                       :   <span class="KW">OUT</span>   std_logic_vector(5 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="93">   93   </a>          );
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">COMPONENT</span> DSBF_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="97">   97   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="98">   98   </a>             DataWidth                    : integer
</span><span><a class="LN" id="99">   99   </a>             );
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="101">  101   </a>          enb_1_128_0                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="102">  102   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="103">  103   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="104">  104   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="105">  105   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="106">  106   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="107">  107   </a>          );
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_split_into_int_and_frac_parts
</span><span><a class="LN" id="112">  112   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_split_into_int_and_frac_parts(rtl);
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_read_address_generator
</span><span><a class="LN" id="115">  115   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_read_address_generator(rtl);
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_SimpleDualPortRAM_generic
</span><span><a class="LN" id="118">  118   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_CIC_interpolation_compensator
</span><span><a class="LN" id="121">  121   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_CIC_interpolation_compensator(rtl);
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_CIC_Interpolation
</span><span><a class="LN" id="124">  124   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_CIC_Interpolation(rtl);
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_read_address_generator1
</span><span><a class="LN" id="127">  127   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_read_address_generator1(rtl);
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="130">  130   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_SimpleDualPortRAM_generic_block(rtl);
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> write_address_generator_out1     : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned6(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix6 [2]</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> write_address_generator_out1_1   : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> delayMatch2_reg                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Constant2_out1_1                 : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> integer_delay                    : std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> fractional_delay                 : std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> read_address_generator_out1      : std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> integer_delay_DPRAM_out1         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> delayMatch3_reg                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : std_logic;
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> CIC_interpolation_compensator_out1 : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> CIC_interpolation_compensator_out2 : std_logic;
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> CIC_Interpolation_out1           : std_logic_vector(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> CIC_Interpolation_out1_signed    : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> CIC_interpolation_gain_compensation_out1 : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> write_address_generator1_out1    : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_unsigned6(0 <span class="KW">TO</span> 31);  <span class="CT">-- ufix6 [32]</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> write_address_generator1_out1_1  : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> fractional_delay_signed          : signed(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> delayMatch6_reg                  : std_logic_vector(0 <span class="KW">TO</span> 31);  <span class="CT">-- ufix1 [32]</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> Constant1_out1_1                 : std_logic;
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> Rate_Transition_out1             : signed(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> read_address_generator1_out1     : std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> fractional_delay_DPRAM_out1      : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> fractional_delay_DPRAM_out1_signed : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> Downsample_out1                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> Downsample_out1_1                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> Rate_Transition1_out1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="166">  166   </a>
</span><span><a class="LN" id="167">  167   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="CT">-- CIC interpolation</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="170">  170   </a>  <span class="CT">-- Integer delay</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="172">  172   </a>  <span class="CT">-- fractional delay (upsampled)</span>
</span><span><a class="LN" id="173">  173   </a>
</span><span><a class="LN" id="174">  174   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1659')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/split_into_int_and_frac_parts</i></font></a>'</span>
</span><span><a class="LN" id="175">  175   </a>  u_split_into_int_and_frac_parts : DSBF_split_into_int_and_frac_parts
</span><span><a class="LN" id="176">  176   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( delay =&gt; delay,  <span class="CT">-- sfix12_En6</span>
</span><span><a class="LN" id="177">  177   </a>              integer_delay =&gt; integer_delay,  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="178">  178   </a>              fractional_delay =&gt; fractional_delay  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="179">  179   </a>              );
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1051')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/read address generator</i></font></a>'</span>
</span><span><a class="LN" id="182">  182   </a>  u_read_address_generator : DSBF_read_address_generator
</span><span><a class="LN" id="183">  183   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( write_addr =&gt; std_logic_vector(write_address_generator_out1_1),  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="184">  184   </a>              delay =&gt; integer_delay,  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="185">  185   </a>              read_addr =&gt; read_address_generator_out1  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="186">  186   </a>              );
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1050')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/integer delay DPRAM</i></font></a>'</span>
</span><span><a class="LN" id="189">  189   </a>  u_integer_delay_DPRAM : DSBF_SimpleDualPortRAM_generic
</span><span><a class="LN" id="190">  190   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" id="191">  191   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="192">  192   </a>                 )
</span><span><a class="LN" id="193">  193   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="194">  194   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="195">  195   </a>              wr_din =&gt; data_in,
</span><span><a class="LN" id="196">  196   </a>              wr_addr =&gt; std_logic_vector(write_address_generator_out1_1),
</span><span><a class="LN" id="197">  197   </a>              wr_en =&gt; Constant2_out1_1,
</span><span><a class="LN" id="198">  198   </a>              rd_addr =&gt; read_address_generator_out1,
</span><span><a class="LN" id="199">  199   </a>              rd_dout =&gt; integer_delay_DPRAM_out1
</span><span><a class="LN" id="200">  200   </a>              );
</span><span><a class="LN" id="201">  201   </a>
</span><span><a class="LN" id="202">  202   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1904')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/CIC interpolation compensator</i></font></a>'</span>
</span><span><a class="LN" id="203">  203   </a>  u_CIC_interpolation_compensator : DSBF_CIC_interpolation_compensator
</span><span><a class="LN" id="204">  204   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="205">  205   </a>              reset =&gt; reset,
</span><span><a class="LN" id="206">  206   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="207">  207   </a>              dataIn =&gt; integer_delay_DPRAM_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="208">  208   </a>              validIn =&gt; Constant_out1_1,
</span><span><a class="LN" id="209">  209   </a>              dataOut =&gt; CIC_interpolation_compensator_out1,  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" id="210">  210   </a>              validOut =&gt; CIC_interpolation_compensator_out2
</span><span><a class="LN" id="211">  211   </a>              );
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213">  213   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1903')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/CIC Interpolation</i></font></a>'</span>
</span><span><a class="LN" id="214">  214   </a>  u_DSBF_CIC_Interpolation : DSBF_CIC_Interpolation
</span><span><a class="LN" id="215">  215   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="216">  216   </a>              enb_1_128_1 =&gt; enb_1_128_1,
</span><span><a class="LN" id="217">  217   </a>              reset =&gt; reset,
</span><span><a class="LN" id="218">  218   </a>              DSBF_CIC_Interpolation_in =&gt; CIC_interpolation_compensator_out1,  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" id="219">  219   </a>              DSBF_CIC_Interpolation_out =&gt; CIC_Interpolation_out1  <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" id="220">  220   </a>              );
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1096')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/read address generator1</i></font></a>'</span>
</span><span><a class="LN" id="223">  223   </a>  u_read_address_generator1 : DSBF_read_address_generator1
</span><span><a class="LN" id="224">  224   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( write_addr =&gt; std_logic_vector(write_address_generator1_out1_1),  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="225">  225   </a>              delay =&gt; std_logic_vector(Rate_Transition_out1),  <span class="CT">-- sfix6</span>
</span><span><a class="LN" id="226">  226   </a>              read_addr =&gt; read_address_generator1_out1  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="227">  227   </a>              );
</span><span><a class="LN" id="228">  228   </a>
</span><span><a class="LN" id="229">  229   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1095')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/fractional delay DPRAM</i></font></a>'</span>
</span><span><a class="LN" id="230">  230   </a>  u_fractional_delay_DPRAM : DSBF_SimpleDualPortRAM_generic_block
</span><span><a class="LN" id="231">  231   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" id="232">  232   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="233">  233   </a>                 )
</span><span><a class="LN" id="234">  234   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="235">  235   </a>              enb_1_128_0 =&gt; enb_1_128_0,
</span><span><a class="LN" id="236">  236   </a>              wr_din =&gt; std_logic_vector(Data_Type_Conversion_out1),
</span><span><a class="LN" id="237">  237   </a>              wr_addr =&gt; std_logic_vector(write_address_generator1_out1_1),
</span><span><a class="LN" id="238">  238   </a>              wr_en =&gt; Constant1_out1_1,
</span><span><a class="LN" id="239">  239   </a>              rd_addr =&gt; read_address_generator1_out1,
</span><span><a class="LN" id="240">  240   </a>              rd_dout =&gt; fractional_delay_DPRAM_out1
</span><span><a class="LN" id="241">  241   </a>              );
</span><span><a class="LN" id="242">  242   </a>
</span><span><a class="LN" id="243">  243   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="244">  244   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="CT">--  count to value  = 63</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="248">  248   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1064')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/write address generator</i></font></a>'</span>
</span><span><a class="LN" id="249">  249   </a>  write_address_generator_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="252">  252   </a>      write_address_generator_out1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="253">  253   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="254">  254   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="255">  255   </a>        write_address_generator_out1 &lt;= write_address_generator_out1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="256">  256   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="257">  257   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> write_address_generator_process;
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260">  260   </a>
</span><span><a class="LN" id="261">  261   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="263">  263   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="264">  264   </a>      reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" id="265">  265   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="266">  266   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="267">  267   </a>        reduced_reg(0) &lt;= write_address_generator_out1;
</span><span><a class="LN" id="268">  268   </a>        reduced_reg(1) &lt;= reduced_reg(0);
</span><span><a class="LN" id="269">  269   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="270">  270   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273">  273   </a>  write_address_generator_out1_1 &lt;= reduced_reg(1);
</span><span><a class="LN" id="274">  274   </a>
</span><span><a class="LN" id="275">  275   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1137')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Constant2</i></font></a>'</span>
</span><span><a class="LN" id="276">  276   </a>  Constant2_out1 &lt;= '1';
</span><span><a class="LN" id="277">  277   </a>
</span><span><a class="LN" id="278">  278   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="279">  279   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="280">  280   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="281">  281   </a>      delayMatch2_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="282">  282   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="283">  283   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="284">  284   </a>        delayMatch2_reg(0) &lt;= Constant2_out1;
</span><span><a class="LN" id="285">  285   </a>        delayMatch2_reg(1) &lt;= delayMatch2_reg(0);
</span><span><a class="LN" id="286">  286   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="287">  287   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="288">  288   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290">  290   </a>  Constant2_out1_1 &lt;= delayMatch2_reg(1);
</span><span><a class="LN" id="291">  291   </a>
</span><span><a class="LN" id="292">  292   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1907')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Constant</i></font></a>'</span>
</span><span><a class="LN" id="293">  293   </a>  Constant_out1 &lt;= '1';
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295">  295   </a>  delayMatch3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="296">  296   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="297">  297   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="298">  298   </a>      delayMatch3_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="299">  299   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="300">  300   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="301">  301   </a>        delayMatch3_reg(0) &lt;= Constant_out1;
</span><span><a class="LN" id="302">  302   </a>        delayMatch3_reg(1) &lt;= delayMatch3_reg(0);
</span><span><a class="LN" id="303">  303   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="304">  304   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch3_process;
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>  Constant_out1_1 &lt;= delayMatch3_reg(1);
</span><span><a class="LN" id="308">  308   </a>
</span><span><a class="LN" id="309">  309   </a>  CIC_Interpolation_out1_signed &lt;= signed(CIC_Interpolation_out1);
</span><span><a class="LN" id="310">  310   </a>
</span><span><a class="LN" id="311">  311   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1916')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/CIC interpolation gain compensation</i></font></a>'</span>
</span><span><a class="LN" id="312">  312   </a>  CIC_interpolation_gain_compensation_out1 &lt;= SHIFT_RIGHT(CIC_Interpolation_out1_signed, 4);
</span><span><a class="LN" id="313">  313   </a>
</span><span><a class="LN" id="314">  314   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1632')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Data Type Conversion</i></font></a>'</span>
</span><span><a class="LN" id="315">  315   </a>  Data_Type_Conversion_out1 &lt;= CIC_interpolation_gain_compensation_out1(29 <span class="KW">DOWNTO</span> 0) &amp; '0' &amp; '0';
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317">  317   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="318">  318   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="319">  319   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="320">  320   </a>  <span class="CT">--  count to value  = 63</span>
</span><span><a class="LN" id="321">  321   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="322">  322   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1109')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/write address generator1</i></font></a>'</span>
</span><span><a class="LN" id="323">  323   </a>  write_address_generator1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="324">  324   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="325">  325   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="326">  326   </a>      write_address_generator1_out1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="327">  327   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="328">  328   </a>      <span class="KW">IF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="329">  329   </a>        write_address_generator1_out1 &lt;= write_address_generator1_out1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="330">  330   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="331">  331   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="332">  332   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> write_address_generator1_process;
</span><span><a class="LN" id="333">  333   </a>
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335">  335   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="336">  336   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="337">  337   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="338">  338   </a>      reduced_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00#, 6));
</span><span><a class="LN" id="339">  339   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="340">  340   </a>      <span class="KW">IF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="341">  341   </a>        reduced_reg_1(0) &lt;= write_address_generator1_out1;
</span><span><a class="LN" id="342">  342   </a>        reduced_reg_1(1 <span class="KW">TO</span> 31) &lt;= reduced_reg_1(0 <span class="KW">TO</span> 30);
</span><span><a class="LN" id="343">  343   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="344">  344   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="345">  345   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" id="346">  346   </a>
</span><span><a class="LN" id="347">  347   </a>  write_address_generator1_out1_1 &lt;= reduced_reg_1(31);
</span><span><a class="LN" id="348">  348   </a>
</span><span><a class="LN" id="349">  349   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1094')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Constant1</i></font></a>'</span>
</span><span><a class="LN" id="350">  350   </a>  Constant1_out1 &lt;= '1';
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352">  352   </a>  fractional_delay_signed &lt;= signed(fractional_delay);
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>  delayMatch6_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="355">  355   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="356">  356   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="357">  357   </a>      delayMatch6_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="358">  358   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="359">  359   </a>      <span class="KW">IF</span> enb_1_128_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="360">  360   </a>        delayMatch6_reg(0) &lt;= Constant1_out1;
</span><span><a class="LN" id="361">  361   </a>        delayMatch6_reg(1 <span class="KW">TO</span> 31) &lt;= delayMatch6_reg(0 <span class="KW">TO</span> 30);
</span><span><a class="LN" id="362">  362   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="363">  363   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="364">  364   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch6_process;
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366">  366   </a>  Constant1_out1_1 &lt;= delayMatch6_reg(31);
</span><span><a class="LN" id="367">  367   </a>
</span><span><a class="LN" id="368">  368   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1139')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Rate Transition</i></font></a>'</span>
</span><span><a class="LN" id="369">  369   </a>  Rate_Transition_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="370">  370   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="371">  371   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="372">  372   </a>      Rate_Transition_out1 &lt;= to_signed(16#00#, 6);
</span><span><a class="LN" id="373">  373   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="374">  374   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="375">  375   </a>        Rate_Transition_out1 &lt;= fractional_delay_signed;
</span><span><a class="LN" id="376">  376   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="377">  377   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="378">  378   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition_process;
</span><span><a class="LN" id="379">  379   </a>
</span><span><a class="LN" id="380">  380   </a>
</span><span><a class="LN" id="381">  381   </a>  fractional_delay_DPRAM_out1_signed &lt;= signed(fractional_delay_DPRAM_out1);
</span><span><a class="LN" id="382">  382   </a>
</span><span><a class="LN" id="383">  383   </a>  <span class="CT">-- Downsample by 16 register (Sample offset 0)</span>
</span><span><a class="LN" id="384">  384   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="385">  385   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1931')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Downsample</i></font></a>'</span>
</span><span><a class="LN" id="386">  386   </a>  Downsample_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="387">  387   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="388">  388   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="389">  389   </a>      Downsample_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="390">  390   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="391">  391   </a>      <span class="KW">IF</span> enb_1_2048_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="392">  392   </a>        Downsample_out1 &lt;= fractional_delay_DPRAM_out1_signed;
</span><span><a class="LN" id="393">  393   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="394">  394   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="395">  395   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Downsample_output_process;
</span><span><a class="LN" id="396">  396   </a>
</span><span><a class="LN" id="397">  397   </a>
</span><span><a class="LN" id="398">  398   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1876')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Data Type Conversion1</i></font></a>'</span>
</span><span><a class="LN" id="399">  399   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="400">  400   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="401">  401   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="402">  402   </a>      Downsample_out1_1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="403">  403   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="404">  404   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="405">  405   </a>        Downsample_out1_1 &lt;= Downsample_out1;
</span><span><a class="LN" id="406">  406   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="407">  407   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="408">  408   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="409">  409   </a>
</span><span><a class="LN" id="410">  410   </a>
</span><span><a class="LN" id="411">  411   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1147')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Rate Transition1</i></font></a>'</span>
</span><span><a class="LN" id="412">  412   </a>  Rate_Transition1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="413">  413   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="414">  414   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="415">  415   </a>      Rate_Transition1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="416">  416   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="417">  417   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="418">  418   </a>        Rate_Transition1_out1 &lt;= Downsample_out1_1;
</span><span><a class="LN" id="419">  419   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="420">  420   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="421">  421   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition1_process;
</span><span><a class="LN" id="422">  422   </a>
</span><span><a class="LN" id="423">  423   </a>
</span><span><a class="LN" id="424">  424   </a>  data_out &lt;= std_logic_vector(Rate_Transition1_out1);
</span><span><a class="LN" id="425">  425   </a>
</span><span><a class="LN" id="426">  426   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1906')" name="code2model"><font color="#117755"><i>&lt;S16&gt;/Terminator2</i></font></a>'</span>
</span><span><a class="LN" id="427">  427   </a>
</span><span><a class="LN" id="428">  428   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="429">  429   </a>
</span><span><a class="LN" id="430">  430   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
