// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/09/2024 11:38:16"

// 
// Device: Altera EP2C35F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BANCO_REGISTRADORES (
	MAR_OUT,
	LOAD,
	MIR,
	clock,
	\input ,
	MDR_OUT,
	MDR_IN,
	MRB_OUT,
	OUT_A,
	\output ,
	MBR_IN,
	PC_OUT);
output 	[31:0] MAR_OUT;
input 	LOAD;
input 	[35:0] MIR;
input 	clock;
input 	[31:0] \input ;
output 	[31:0] MDR_OUT;
input 	[31:0] MDR_IN;
output 	[7:0] MRB_OUT;
output 	[31:0] OUT_A;
output 	[31:0] \output ;
input 	[7:0] MBR_IN;
output 	[31:0] PC_OUT;

// Design Ports Information
// MDR_OUT[31]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[30]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[29]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[28]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[27]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[26]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[25]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[24]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[23]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[22]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[21]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[20]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[19]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[18]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[17]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[16]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[15]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[14]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[13]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[12]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[11]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[10]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[9]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[8]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[7]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[5]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[31]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[30]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[29]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[28]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[27]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[26]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[25]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[24]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[23]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[22]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[21]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[20]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[19]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[18]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[17]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[16]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[15]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[13]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[12]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[11]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[10]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[9]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[8]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[7]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[6]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[5]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[4]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[2]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[0]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[31]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[29]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[28]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[27]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[26]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[25]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[24]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[23]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[22]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[21]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[20]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[19]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[17]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[16]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[15]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[14]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[13]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[12]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[11]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[10]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[9]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[6]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[5]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[3]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MRB_OUT[7]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[6]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[5]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[4]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[3]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[2]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MRB_OUT[0]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[31]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[30]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[29]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[28]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[27]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[26]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[25]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[24]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[23]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[22]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[21]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[20]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[19]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[18]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[17]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[16]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[15]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[14]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[13]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[12]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[11]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[10]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[9]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[8]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[7]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[6]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[5]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[3]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[2]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[1]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[0]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[31]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[30]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[29]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[28]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[27]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[26]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[25]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[24]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[23]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[22]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[21]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[20]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[19]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[18]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[17]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[16]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[15]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[14]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[13]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[12]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[11]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[10]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[9]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[8]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[7]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[6]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[5]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[4]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[3]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[1]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_IN[7]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[31]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[30]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[29]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[28]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[27]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[25]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[24]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[23]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[21]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[20]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[19]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[18]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[17]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[16]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[15]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[13]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[12]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[10]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[9]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[8]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[6]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[5]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[1]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[31]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[30]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[29]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[28]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[27]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[26]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[25]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[24]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[23]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[22]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[21]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[20]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[19]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[18]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[17]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[16]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[15]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[14]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[13]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[12]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[11]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[8]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst7|inst|inst84|inst~regout ;
wire \inst8|inst|inst84|inst2~regout ;
wire \inst8|inst|inst4|inst1~regout ;
wire \inst8|inst|inst5|inst~regout ;
wire \inst7|inst|inst9~combout ;
wire \inst8|inst|inst9~combout ;
wire \inst9|inst|inst9~combout ;
wire \inst6|inst|inst9~combout ;
wire \inst8|inst|inst5|inst~0_combout ;
wire \inst8|inst|inst9~clkctrl_outclk ;
wire \inst7|inst|inst9~clkctrl_outclk ;
wire \inst6|inst|inst9~clkctrl_outclk ;
wire \inst9|inst|inst9~clkctrl_outclk ;
wire \inst2|inst13~regout ;
wire \inst2|inst10|inst9~combout ;
wire \inst2|inst10|inst9~clkctrl_outclk ;
wire \inst2|inst10|inst16[31]~0_combout ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst2|inst10|inst84|inst~regout ;
wire \inst2|inst10|inst16[30]~1_combout ;
wire \inst2|inst10|inst84|inst1~regout ;
wire \inst2|inst10|inst16[29]~2_combout ;
wire \inst2|inst10|inst84|inst2~regout ;
wire \inst2|inst10|inst16[28]~3_combout ;
wire \inst2|inst10|inst84|inst3678~regout ;
wire \inst2|inst10|inst16[27]~4_combout ;
wire \inst2|inst10|inst4|inst~regout ;
wire \inst2|inst10|inst16[26]~5_combout ;
wire \inst2|inst10|inst4|inst1~regout ;
wire \inst2|inst10|inst16[25]~6_combout ;
wire \inst2|inst10|inst4|inst2~regout ;
wire \inst2|inst10|inst16[24]~7_combout ;
wire \inst2|inst10|inst4|inst3678~regout ;
wire \inst2|inst10|inst16[23]~8_combout ;
wire \inst2|inst10|inst7|inst~regout ;
wire \inst2|inst10|inst16[22]~9_combout ;
wire \inst2|inst10|inst7|inst1~regout ;
wire \inst2|inst10|inst16[21]~10_combout ;
wire \inst2|inst10|inst7|inst2~regout ;
wire \inst2|inst10|inst16[20]~11_combout ;
wire \inst2|inst10|inst7|inst3678~regout ;
wire \inst2|inst10|inst16[19]~12_combout ;
wire \inst2|inst10|inst3|inst~regout ;
wire \inst2|inst10|inst16[18]~13_combout ;
wire \inst2|inst10|inst3|inst1~regout ;
wire \inst2|inst10|inst16[17]~14_combout ;
wire \inst2|inst10|inst3|inst2~regout ;
wire \inst2|inst10|inst16[16]~15_combout ;
wire \inst2|inst10|inst3|inst3678~regout ;
wire \inst2|inst10|inst16[15]~16_combout ;
wire \inst2|inst10|inst6|inst~regout ;
wire \inst2|inst10|inst16[14]~17_combout ;
wire \inst2|inst10|inst6|inst1~regout ;
wire \inst2|inst10|inst16[13]~18_combout ;
wire \inst2|inst10|inst6|inst2~regout ;
wire \inst2|inst10|inst16[12]~19_combout ;
wire \inst2|inst10|inst6|inst3678~regout ;
wire \inst2|inst10|inst16[11]~20_combout ;
wire \inst2|inst10|inst2|inst~regout ;
wire \inst2|inst10|inst16[10]~21_combout ;
wire \inst2|inst10|inst2|inst1~regout ;
wire \inst2|inst10|inst16[9]~22_combout ;
wire \inst2|inst10|inst2|inst2~regout ;
wire \inst2|inst10|inst16[8]~23_combout ;
wire \inst2|inst10|inst2|inst3678~regout ;
wire \inst2|inst10|inst16[7]~24_combout ;
wire \inst2|inst10|inst5|inst~regout ;
wire \inst2|inst10|inst16[6]~25_combout ;
wire \inst2|inst10|inst5|inst1~regout ;
wire \inst2|inst10|inst16[5]~26_combout ;
wire \inst2|inst10|inst5|inst2~regout ;
wire \inst2|inst10|inst16[4]~27_combout ;
wire \inst2|inst10|inst5|inst3678~regout ;
wire \inst2|inst10|inst16[3]~28_combout ;
wire \inst2|inst10|inst1|inst~regout ;
wire \inst2|inst10|inst16[2]~29_combout ;
wire \inst2|inst10|inst1|inst1~regout ;
wire \inst2|inst10|inst16[1]~30_combout ;
wire \inst2|inst10|inst1|inst2~regout ;
wire \inst2|inst10|inst16[0]~31_combout ;
wire \inst2|inst10|inst1|inst3678~regout ;
wire \inst18|inst3|inst3~0_combout ;
wire \inst8|inst|inst84|inst~regout ;
wire \inst18|inst3|inst5~0_combout ;
wire \inst6|inst|inst8[31]~32_combout ;
wire \inst18|inst3|inst2~1_combout ;
wire \inst6|inst|inst84|inst~regout ;
wire \inst9|inst|inst84|inst~regout ;
wire \inst18|inst3|inst2~0_combout ;
wire \inst9|inst|inst8[31]~0_combout ;
wire \inst6|inst|inst8[31]~33_combout ;
wire \inst9|inst|inst84|inst1~regout ;
wire \inst9|inst|inst8[30]~1_combout ;
wire \inst6|inst|inst84|inst1~regout ;
wire \inst7|inst|inst84|inst1~regout ;
wire \inst8|inst|inst84|inst1~feeder_combout ;
wire \inst8|inst|inst84|inst1~regout ;
wire \inst6|inst|inst8[30]~34_combout ;
wire \inst6|inst|inst8[30]~35_combout ;
wire \inst7|inst|inst84|inst2~regout ;
wire \inst6|inst|inst8[29]~36_combout ;
wire \inst6|inst|inst84|inst2~regout ;
wire \inst9|inst|inst84|inst2~regout ;
wire \inst9|inst|inst8[29]~2_combout ;
wire \inst6|inst|inst8[29]~37_combout ;
wire \inst9|inst|inst84|inst3678~regout ;
wire \inst9|inst|inst8[28]~3_combout ;
wire \inst7|inst|inst84|inst3678~regout ;
wire \inst8|inst|inst84|inst3678~regout ;
wire \inst6|inst|inst8[28]~38_combout ;
wire \inst6|inst|inst84|inst3678~regout ;
wire \inst6|inst|inst8[28]~39_combout ;
wire \inst9|inst|inst4|inst~regout ;
wire \inst9|inst|inst8[27]~4_combout ;
wire \inst6|inst|inst4|inst~regout ;
wire \inst7|inst|inst4|inst~regout ;
wire \inst8|inst|inst4|inst~feeder_combout ;
wire \inst8|inst|inst4|inst~regout ;
wire \inst6|inst|inst8[27]~40_combout ;
wire \inst6|inst|inst8[27]~41_combout ;
wire \inst7|inst|inst4|inst1~regout ;
wire \inst6|inst|inst8[26]~42_combout ;
wire \inst9|inst|inst4|inst1~regout ;
wire \inst9|inst|inst8[26]~5_combout ;
wire \inst6|inst|inst4|inst1~regout ;
wire \inst6|inst|inst8[26]~43_combout ;
wire \inst9|inst|inst4|inst2~regout ;
wire \inst9|inst|inst8[25]~6_combout ;
wire \inst6|inst|inst4|inst2~regout ;
wire \inst7|inst|inst4|inst2~regout ;
wire \inst8|inst|inst4|inst2~regout ;
wire \inst6|inst|inst8[25]~44_combout ;
wire \inst6|inst|inst8[25]~45_combout ;
wire \inst9|inst|inst4|inst3678~regout ;
wire \inst9|inst|inst8[24]~7_combout ;
wire \inst6|inst|inst4|inst3678~regout ;
wire \inst7|inst|inst4|inst3678~regout ;
wire \inst8|inst|inst4|inst3678~feeder_combout ;
wire \inst8|inst|inst4|inst3678~regout ;
wire \inst6|inst|inst8[24]~46_combout ;
wire \inst6|inst|inst8[24]~47_combout ;
wire \inst8|inst|inst7|inst~regout ;
wire \inst7|inst|inst7|inst~regout ;
wire \inst6|inst|inst8[23]~48_combout ;
wire \inst6|inst|inst7|inst~regout ;
wire \inst9|inst|inst7|inst~regout ;
wire \inst9|inst|inst8[23]~8_combout ;
wire \inst6|inst|inst8[23]~49_combout ;
wire \inst8|inst|inst7|inst1~regout ;
wire \inst7|inst|inst7|inst1~regout ;
wire \inst6|inst|inst8[22]~50_combout ;
wire \inst6|inst|inst7|inst1~regout ;
wire \inst9|inst|inst7|inst1~regout ;
wire \inst9|inst|inst8[22]~9_combout ;
wire \inst6|inst|inst8[22]~51_combout ;
wire \inst9|inst|inst7|inst2~regout ;
wire \inst9|inst|inst8[21]~10_combout ;
wire \inst6|inst|inst7|inst2~regout ;
wire \inst8|inst|inst7|inst2~regout ;
wire \inst7|inst|inst7|inst2~regout ;
wire \inst6|inst|inst8[21]~52_combout ;
wire \inst6|inst|inst8[21]~53_combout ;
wire \inst7|inst|inst7|inst3678~regout ;
wire \inst8|inst|inst7|inst3678~regout ;
wire \inst6|inst|inst8[20]~54_combout ;
wire \inst6|inst|inst7|inst3678~regout ;
wire \inst9|inst|inst7|inst3678~regout ;
wire \inst9|inst|inst8[20]~11_combout ;
wire \inst6|inst|inst8[20]~55_combout ;
wire \inst9|inst|inst3|inst~regout ;
wire \inst9|inst|inst8[19]~12_combout ;
wire \inst6|inst|inst3|inst~regout ;
wire \inst8|inst|inst3|inst~regout ;
wire \inst7|inst|inst3|inst~regout ;
wire \inst6|inst|inst8[19]~56_combout ;
wire \inst6|inst|inst8[19]~57_combout ;
wire \inst8|inst|inst3|inst1~regout ;
wire \inst7|inst|inst3|inst1~regout ;
wire \inst6|inst|inst8[18]~58_combout ;
wire \inst6|inst|inst3|inst1~regout ;
wire \inst9|inst|inst3|inst1~regout ;
wire \inst9|inst|inst8[18]~13_combout ;
wire \inst6|inst|inst8[18]~59_combout ;
wire \inst8|inst|inst3|inst2~regout ;
wire \inst7|inst|inst3|inst2~regout ;
wire \inst6|inst|inst8[17]~60_combout ;
wire \inst6|inst|inst3|inst2~regout ;
wire \inst9|inst|inst3|inst2~regout ;
wire \inst9|inst|inst8[17]~14_combout ;
wire \inst6|inst|inst8[17]~61_combout ;
wire \inst9|inst|inst3|inst3678~regout ;
wire \inst9|inst|inst8[16]~15_combout ;
wire \inst8|inst|inst3|inst3678~regout ;
wire \inst7|inst|inst3|inst3678~regout ;
wire \inst6|inst|inst8[16]~62_combout ;
wire \inst6|inst|inst3|inst3678~regout ;
wire \inst6|inst|inst8[16]~63_combout ;
wire \inst9|inst|inst6|inst~regout ;
wire \inst9|inst|inst8[15]~16_combout ;
wire \inst6|inst|inst6|inst~regout ;
wire \inst8|inst|inst6|inst~regout ;
wire \inst7|inst|inst6|inst~regout ;
wire \inst6|inst|inst8[15]~64_combout ;
wire \inst6|inst|inst8[15]~65_combout ;
wire \inst8|inst|inst6|inst1~regout ;
wire \inst7|inst|inst6|inst1~regout ;
wire \inst6|inst|inst8[14]~66_combout ;
wire \inst6|inst|inst6|inst1~regout ;
wire \inst9|inst|inst6|inst1~regout ;
wire \inst9|inst|inst8[14]~17_combout ;
wire \inst6|inst|inst8[14]~67_combout ;
wire \inst8|inst|inst6|inst2~regout ;
wire \inst7|inst|inst6|inst2~regout ;
wire \inst6|inst|inst8[13]~68_combout ;
wire \inst9|inst|inst6|inst2~regout ;
wire \inst9|inst|inst8[13]~18_combout ;
wire \inst6|inst|inst6|inst2~regout ;
wire \inst6|inst|inst8[13]~69_combout ;
wire \inst8|inst|inst6|inst3678~regout ;
wire \inst7|inst|inst6|inst3678~regout ;
wire \inst6|inst|inst8[12]~70_combout ;
wire \inst6|inst|inst6|inst3678~regout ;
wire \inst9|inst|inst6|inst3678~regout ;
wire \inst9|inst|inst8[12]~19_combout ;
wire \inst6|inst|inst8[12]~71_combout ;
wire \inst9|inst|inst2|inst~regout ;
wire \inst9|inst|inst8[11]~20_combout ;
wire \inst6|inst|inst2|inst~regout ;
wire \inst8|inst|inst2|inst~regout ;
wire \inst7|inst|inst2|inst~regout ;
wire \inst6|inst|inst8[11]~72_combout ;
wire \inst6|inst|inst8[11]~73_combout ;
wire \inst9|inst|inst2|inst1~regout ;
wire \inst9|inst|inst8[10]~21_combout ;
wire \inst6|inst|inst2|inst1~regout ;
wire \inst8|inst|inst2|inst1~regout ;
wire \inst7|inst|inst2|inst1~regout ;
wire \inst6|inst|inst8[10]~74_combout ;
wire \inst6|inst|inst8[10]~75_combout ;
wire \inst9|inst|inst2|inst2~regout ;
wire \inst9|inst|inst8[9]~22_combout ;
wire \inst8|inst|inst2|inst2~regout ;
wire \inst7|inst|inst2|inst2~regout ;
wire \inst6|inst|inst8[9]~76_combout ;
wire \inst6|inst|inst2|inst2~regout ;
wire \inst6|inst|inst8[9]~77_combout ;
wire \inst9|inst|inst2|inst3678~regout ;
wire \inst9|inst|inst8[8]~23_combout ;
wire \inst6|inst|inst2|inst3678~regout ;
wire \inst8|inst|inst2|inst3678~regout ;
wire \inst7|inst|inst2|inst3678~regout ;
wire \inst6|inst|inst8[8]~78_combout ;
wire \inst6|inst|inst8[8]~79_combout ;
wire \inst6|inst|inst5|inst~0_combout ;
wire \inst6|inst|inst5|inst~regout ;
wire \inst9|inst|inst5|inst~regout ;
wire \inst9|inst|inst8[7]~24_combout ;
wire \inst7|inst|inst5|inst~0_combout ;
wire \inst7|inst|inst5|inst~regout ;
wire \inst6|inst|inst8[7]~80_combout ;
wire \inst6|inst|inst8[7]~81_combout ;
wire \inst9|inst|inst5|inst1~regout ;
wire \inst9|inst|inst8[6]~25_combout ;
wire \inst6|inst|inst5|inst1~regout ;
wire \inst8|inst|inst5|inst1~regout ;
wire \inst7|inst|inst5|inst1~regout ;
wire \inst6|inst|inst8[6]~82_combout ;
wire \inst6|inst|inst8[6]~83_combout ;
wire \inst9|inst|inst5|inst2~regout ;
wire \inst9|inst|inst8[5]~26_combout ;
wire \inst6|inst|inst5|inst2~regout ;
wire \inst8|inst|inst5|inst2~regout ;
wire \inst7|inst|inst5|inst2~regout ;
wire \inst6|inst|inst8[5]~84_combout ;
wire \inst6|inst|inst8[5]~85_combout ;
wire \inst6|inst|inst5|inst3678~0_combout ;
wire \inst6|inst|inst5|inst3678~regout ;
wire \inst8|inst|inst5|inst3678~regout ;
wire \inst7|inst|inst5|inst3678~0_combout ;
wire \inst7|inst|inst5|inst3678~regout ;
wire \inst6|inst|inst8[4]~86_combout ;
wire \inst9|inst|inst5|inst3678~regout ;
wire \inst9|inst|inst8[4]~27_combout ;
wire \inst6|inst|inst8[4]~87_combout ;
wire \inst8|inst|inst1|inst~regout ;
wire \inst7|inst|inst1|inst~regout ;
wire \inst6|inst|inst8[3]~88_combout ;
wire \inst6|inst|inst1|inst~regout ;
wire \inst9|inst|inst1|inst~regout ;
wire \inst9|inst|inst8[3]~28_combout ;
wire \inst6|inst|inst8[3]~89_combout ;
wire \inst9|inst|inst1|inst1~regout ;
wire \inst9|inst|inst8[2]~29_combout ;
wire \inst6|inst|inst1|inst1~regout ;
wire \inst8|inst|inst1|inst1~regout ;
wire \inst7|inst|inst1|inst1~feeder_combout ;
wire \inst7|inst|inst1|inst1~regout ;
wire \inst6|inst|inst8[2]~90_combout ;
wire \inst6|inst|inst8[2]~91_combout ;
wire \inst9|inst|inst1|inst2~regout ;
wire \inst9|inst|inst8[1]~30_combout ;
wire \inst6|inst|inst1|inst2~regout ;
wire \inst8|inst|inst1|inst2~regout ;
wire \inst7|inst|inst1|inst2~regout ;
wire \inst6|inst|inst8[1]~92_combout ;
wire \inst6|inst|inst8[1]~93_combout ;
wire \inst9|inst|inst1|inst3678~regout ;
wire \inst9|inst|inst8[0]~31_combout ;
wire \inst6|inst|inst1|inst3678~regout ;
wire \inst8|inst|inst1|inst3678~regout ;
wire \inst7|inst|inst1|inst3678~regout ;
wire \inst6|inst|inst8[0]~94_combout ;
wire \inst6|inst|inst8[0]~95_combout ;
wire \clock~combout ;
wire \inst|inst|inst9~combout ;
wire \inst|inst|inst9~clkctrl_outclk ;
wire \inst|inst|inst84|inst~feeder_combout ;
wire \inst|inst|inst84|inst~regout ;
wire \inst|inst|inst84|inst1~feeder_combout ;
wire \inst|inst|inst84|inst1~regout ;
wire \inst|inst|inst84|inst2~feeder_combout ;
wire \inst|inst|inst84|inst2~regout ;
wire \inst|inst|inst84|inst3678~feeder_combout ;
wire \inst|inst|inst84|inst3678~regout ;
wire \inst|inst|inst4|inst~regout ;
wire \inst|inst|inst4|inst1~feeder_combout ;
wire \inst|inst|inst4|inst1~regout ;
wire \inst|inst|inst4|inst2~regout ;
wire \inst|inst|inst4|inst3678~feeder_combout ;
wire \inst|inst|inst4|inst3678~regout ;
wire \inst|inst|inst7|inst~feeder_combout ;
wire \inst|inst|inst7|inst~regout ;
wire \inst|inst|inst7|inst1~feeder_combout ;
wire \inst|inst|inst7|inst1~regout ;
wire \inst|inst|inst7|inst2~regout ;
wire \inst|inst|inst7|inst3678~regout ;
wire \inst|inst|inst3|inst~feeder_combout ;
wire \inst|inst|inst3|inst~regout ;
wire \inst|inst|inst3|inst1~regout ;
wire \inst|inst|inst3|inst2~regout ;
wire \inst|inst|inst3|inst3678~feeder_combout ;
wire \inst|inst|inst3|inst3678~regout ;
wire \inst|inst|inst6|inst~feeder_combout ;
wire \inst|inst|inst6|inst~regout ;
wire \inst|inst|inst6|inst1~feeder_combout ;
wire \inst|inst|inst6|inst1~regout ;
wire \inst|inst|inst6|inst2~feeder_combout ;
wire \inst|inst|inst6|inst2~regout ;
wire \inst|inst|inst6|inst3678~feeder_combout ;
wire \inst|inst|inst6|inst3678~regout ;
wire \inst|inst|inst2|inst~feeder_combout ;
wire \inst|inst|inst2|inst~regout ;
wire \inst|inst|inst2|inst1~feeder_combout ;
wire \inst|inst|inst2|inst1~regout ;
wire \inst|inst|inst2|inst2~regout ;
wire \inst|inst|inst2|inst3678~feeder_combout ;
wire \inst|inst|inst2|inst3678~regout ;
wire \inst|inst|inst5|inst~feeder_combout ;
wire \inst|inst|inst5|inst~regout ;
wire \inst|inst|inst5|inst1~feeder_combout ;
wire \inst|inst|inst5|inst1~regout ;
wire \inst|inst|inst5|inst2~feeder_combout ;
wire \inst|inst|inst5|inst2~regout ;
wire \inst|inst|inst5|inst3678~regout ;
wire \inst|inst|inst1|inst~feeder_combout ;
wire \inst|inst|inst1|inst~regout ;
wire \inst|inst|inst1|inst1~feeder_combout ;
wire \inst|inst|inst1|inst1~regout ;
wire \inst|inst|inst1|inst2~feeder_combout ;
wire \inst|inst|inst1|inst2~regout ;
wire \inst|inst|inst1|inst3678~regout ;
wire \inst11|inst|inst9~combout ;
wire \inst11|inst|inst9~clkctrl_outclk ;
wire \inst11|inst|inst84|inst~feeder_combout ;
wire \inst11|inst|inst84|inst~regout ;
wire \inst11|inst|inst84|inst1~feeder_combout ;
wire \inst11|inst|inst84|inst1~regout ;
wire \inst11|inst|inst84|inst2~feeder_combout ;
wire \inst11|inst|inst84|inst2~regout ;
wire \inst11|inst|inst84|inst3678~feeder_combout ;
wire \inst11|inst|inst84|inst3678~regout ;
wire \inst11|inst|inst4|inst~regout ;
wire \inst11|inst|inst4|inst1~feeder_combout ;
wire \inst11|inst|inst4|inst1~regout ;
wire \inst11|inst|inst4|inst2~regout ;
wire \inst11|inst|inst4|inst3678~feeder_combout ;
wire \inst11|inst|inst4|inst3678~regout ;
wire \inst11|inst|inst7|inst~feeder_combout ;
wire \inst11|inst|inst7|inst~regout ;
wire \inst11|inst|inst7|inst1~feeder_combout ;
wire \inst11|inst|inst7|inst1~regout ;
wire \inst11|inst|inst7|inst2~regout ;
wire \inst11|inst|inst7|inst3678~feeder_combout ;
wire \inst11|inst|inst7|inst3678~regout ;
wire \inst11|inst|inst3|inst~regout ;
wire \inst11|inst|inst3|inst1~regout ;
wire \inst11|inst|inst3|inst2~regout ;
wire \inst11|inst|inst3|inst3678~regout ;
wire \inst11|inst|inst6|inst~feeder_combout ;
wire \inst11|inst|inst6|inst~regout ;
wire \inst11|inst|inst6|inst1~feeder_combout ;
wire \inst11|inst|inst6|inst1~regout ;
wire \inst11|inst|inst6|inst2~feeder_combout ;
wire \inst11|inst|inst6|inst2~regout ;
wire \inst11|inst|inst6|inst3678~feeder_combout ;
wire \inst11|inst|inst6|inst3678~regout ;
wire \inst11|inst|inst2|inst~regout ;
wire \inst11|inst|inst2|inst1~regout ;
wire \inst11|inst|inst2|inst2~regout ;
wire \inst11|inst|inst2|inst3678~feeder_combout ;
wire \inst11|inst|inst2|inst3678~regout ;
wire \inst11|inst|inst5|inst~feeder_combout ;
wire \inst11|inst|inst5|inst~regout ;
wire \inst11|inst|inst5|inst1~regout ;
wire \inst11|inst|inst5|inst2~regout ;
wire \inst11|inst|inst5|inst3678~feeder_combout ;
wire \inst11|inst|inst5|inst3678~regout ;
wire \inst11|inst|inst1|inst~regout ;
wire \inst11|inst|inst1|inst1~regout ;
wire \inst11|inst|inst1|inst2~regout ;
wire \inst11|inst|inst1|inst3678~regout ;
wire \inst3|inst|inst9~combout ;
wire \inst3|inst|inst9~clkctrl_outclk ;
wire \inst3|inst|inst84|inst~feeder_combout ;
wire \inst3|inst|inst84|inst~regout ;
wire \inst3|inst|inst84|inst1~feeder_combout ;
wire \inst3|inst|inst84|inst1~regout ;
wire \inst3|inst|inst84|inst2~feeder_combout ;
wire \inst3|inst|inst84|inst2~regout ;
wire \inst3|inst|inst84|inst3678~regout ;
wire \inst3|inst|inst4|inst~regout ;
wire \inst3|inst|inst4|inst1~regout ;
wire \inst3|inst|inst4|inst2~regout ;
wire \inst3|inst|inst4|inst3678~regout ;
wire \inst3|inst|inst7|inst~regout ;
wire \inst3|inst|inst7|inst1~regout ;
wire \inst3|inst|inst7|inst2~regout ;
wire \inst3|inst|inst7|inst3678~feeder_combout ;
wire \inst3|inst|inst7|inst3678~regout ;
wire \inst3|inst|inst3|inst~feeder_combout ;
wire \inst3|inst|inst3|inst~regout ;
wire \inst3|inst|inst3|inst1~regout ;
wire \inst3|inst|inst3|inst2~regout ;
wire \inst3|inst|inst3|inst3678~regout ;
wire \inst3|inst|inst6|inst~feeder_combout ;
wire \inst3|inst|inst6|inst~regout ;
wire \inst3|inst|inst6|inst1~regout ;
wire \inst3|inst|inst6|inst2~feeder_combout ;
wire \inst3|inst|inst6|inst2~regout ;
wire \inst3|inst|inst6|inst3678~feeder_combout ;
wire \inst3|inst|inst6|inst3678~regout ;
wire \inst3|inst|inst2|inst~feeder_combout ;
wire \inst3|inst|inst2|inst~regout ;
wire \inst3|inst|inst2|inst1~regout ;
wire \inst3|inst|inst2|inst2~regout ;
wire \inst3|inst|inst2|inst3678~feeder_combout ;
wire \inst3|inst|inst2|inst3678~regout ;
wire \inst3|inst|inst5|inst~feeder_combout ;
wire \inst3|inst|inst5|inst~regout ;
wire \inst3|inst|inst5|inst1~regout ;
wire \inst3|inst|inst5|inst2~regout ;
wire \inst3|inst|inst5|inst3678~feeder_combout ;
wire \inst3|inst|inst5|inst3678~regout ;
wire \inst3|inst|inst1|inst~regout ;
wire \inst3|inst|inst1|inst1~regout ;
wire \inst3|inst|inst1|inst2~feeder_combout ;
wire \inst3|inst|inst1|inst2~regout ;
wire \inst3|inst|inst1|inst3678~regout ;
wire [35:0] \MIR~combout ;
wire [31:0] \input~combout ;
wire [31:0] \MDR_IN~combout ;


// Location: LCFF_X30_Y19_N25
cycloneii_lcell_ff \inst7|inst|inst84|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst84|inst~regout ));

// Location: LCFF_X30_Y19_N17
cycloneii_lcell_ff \inst8|inst|inst84|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst84|inst2~regout ));

// Location: LCFF_X30_Y19_N21
cycloneii_lcell_ff \inst8|inst|inst4|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst4|inst1~regout ));

// Location: LCFF_X43_Y22_N27
cycloneii_lcell_ff \inst8|inst|inst5|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(\inst8|inst|inst5|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst5|inst~regout ));

// Location: LCCOMB_X32_Y35_N26
cycloneii_lcell_comb \inst7|inst|inst9 (
// Equation(s):
// \inst7|inst|inst9~combout  = LCELL((\MIR~combout [11] & \clock~combout ))

	.dataa(vcc),
	.datab(\MIR~combout [11]),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst7|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst|inst9 .lut_mask = 16'hCC00;
defparam \inst7|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneii_lcell_comb \inst8|inst|inst9 (
// Equation(s):
// \inst8|inst|inst9~combout  = LCELL((\MIR~combout [12] & \clock~combout ))

	.dataa(vcc),
	.datab(\MIR~combout [12]),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst8|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|inst9 .lut_mask = 16'hCC00;
defparam \inst8|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneii_lcell_comb \inst9|inst|inst9 (
// Equation(s):
// \inst9|inst|inst9~combout  = LCELL((\MIR~combout [13] & \clock~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\MIR~combout [13]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst9 .lut_mask = 16'hF000;
defparam \inst9|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneii_lcell_comb \inst6|inst|inst9 (
// Equation(s):
// \inst6|inst|inst9~combout  = LCELL((\MIR~combout [10] & \clock~combout ))

	.dataa(vcc),
	.datab(\MIR~combout [10]),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst9 .lut_mask = 16'hCC00;
defparam \inst6|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \inst8|inst|inst5|inst~0 (
// Equation(s):
// \inst8|inst|inst5|inst~0_combout  = !\input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst8|inst|inst5|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|inst5|inst~0 .lut_mask = 16'h00FF;
defparam \inst8|inst|inst5|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[31]));
// synopsys translate_off
defparam \MDR_IN[31]~I .input_async_reset = "none";
defparam \MDR_IN[31]~I .input_power_up = "low";
defparam \MDR_IN[31]~I .input_register_mode = "none";
defparam \MDR_IN[31]~I .input_sync_reset = "none";
defparam \MDR_IN[31]~I .oe_async_reset = "none";
defparam \MDR_IN[31]~I .oe_power_up = "low";
defparam \MDR_IN[31]~I .oe_register_mode = "none";
defparam \MDR_IN[31]~I .oe_sync_reset = "none";
defparam \MDR_IN[31]~I .operation_mode = "input";
defparam \MDR_IN[31]~I .output_async_reset = "none";
defparam \MDR_IN[31]~I .output_power_up = "low";
defparam \MDR_IN[31]~I .output_register_mode = "none";
defparam \MDR_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[28]));
// synopsys translate_off
defparam \MDR_IN[28]~I .input_async_reset = "none";
defparam \MDR_IN[28]~I .input_power_up = "low";
defparam \MDR_IN[28]~I .input_register_mode = "none";
defparam \MDR_IN[28]~I .input_sync_reset = "none";
defparam \MDR_IN[28]~I .oe_async_reset = "none";
defparam \MDR_IN[28]~I .oe_power_up = "low";
defparam \MDR_IN[28]~I .oe_register_mode = "none";
defparam \MDR_IN[28]~I .oe_sync_reset = "none";
defparam \MDR_IN[28]~I .operation_mode = "input";
defparam \MDR_IN[28]~I .output_async_reset = "none";
defparam \MDR_IN[28]~I .output_power_up = "low";
defparam \MDR_IN[28]~I .output_register_mode = "none";
defparam \MDR_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[27]));
// synopsys translate_off
defparam \MDR_IN[27]~I .input_async_reset = "none";
defparam \MDR_IN[27]~I .input_power_up = "low";
defparam \MDR_IN[27]~I .input_register_mode = "none";
defparam \MDR_IN[27]~I .input_sync_reset = "none";
defparam \MDR_IN[27]~I .oe_async_reset = "none";
defparam \MDR_IN[27]~I .oe_power_up = "low";
defparam \MDR_IN[27]~I .oe_register_mode = "none";
defparam \MDR_IN[27]~I .oe_sync_reset = "none";
defparam \MDR_IN[27]~I .operation_mode = "input";
defparam \MDR_IN[27]~I .output_async_reset = "none";
defparam \MDR_IN[27]~I .output_power_up = "low";
defparam \MDR_IN[27]~I .output_register_mode = "none";
defparam \MDR_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[23]));
// synopsys translate_off
defparam \MDR_IN[23]~I .input_async_reset = "none";
defparam \MDR_IN[23]~I .input_power_up = "low";
defparam \MDR_IN[23]~I .input_register_mode = "none";
defparam \MDR_IN[23]~I .input_sync_reset = "none";
defparam \MDR_IN[23]~I .oe_async_reset = "none";
defparam \MDR_IN[23]~I .oe_power_up = "low";
defparam \MDR_IN[23]~I .oe_register_mode = "none";
defparam \MDR_IN[23]~I .oe_sync_reset = "none";
defparam \MDR_IN[23]~I .operation_mode = "input";
defparam \MDR_IN[23]~I .output_async_reset = "none";
defparam \MDR_IN[23]~I .output_power_up = "low";
defparam \MDR_IN[23]~I .output_register_mode = "none";
defparam \MDR_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[21]));
// synopsys translate_off
defparam \MDR_IN[21]~I .input_async_reset = "none";
defparam \MDR_IN[21]~I .input_power_up = "low";
defparam \MDR_IN[21]~I .input_register_mode = "none";
defparam \MDR_IN[21]~I .input_sync_reset = "none";
defparam \MDR_IN[21]~I .oe_async_reset = "none";
defparam \MDR_IN[21]~I .oe_power_up = "low";
defparam \MDR_IN[21]~I .oe_register_mode = "none";
defparam \MDR_IN[21]~I .oe_sync_reset = "none";
defparam \MDR_IN[21]~I .operation_mode = "input";
defparam \MDR_IN[21]~I .output_async_reset = "none";
defparam \MDR_IN[21]~I .output_power_up = "low";
defparam \MDR_IN[21]~I .output_register_mode = "none";
defparam \MDR_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[12]));
// synopsys translate_off
defparam \MDR_IN[12]~I .input_async_reset = "none";
defparam \MDR_IN[12]~I .input_power_up = "low";
defparam \MDR_IN[12]~I .input_register_mode = "none";
defparam \MDR_IN[12]~I .input_sync_reset = "none";
defparam \MDR_IN[12]~I .oe_async_reset = "none";
defparam \MDR_IN[12]~I .oe_power_up = "low";
defparam \MDR_IN[12]~I .oe_register_mode = "none";
defparam \MDR_IN[12]~I .oe_sync_reset = "none";
defparam \MDR_IN[12]~I .operation_mode = "input";
defparam \MDR_IN[12]~I .output_async_reset = "none";
defparam \MDR_IN[12]~I .output_power_up = "low";
defparam \MDR_IN[12]~I .output_register_mode = "none";
defparam \MDR_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[10]));
// synopsys translate_off
defparam \MDR_IN[10]~I .input_async_reset = "none";
defparam \MDR_IN[10]~I .input_power_up = "low";
defparam \MDR_IN[10]~I .input_register_mode = "none";
defparam \MDR_IN[10]~I .input_sync_reset = "none";
defparam \MDR_IN[10]~I .oe_async_reset = "none";
defparam \MDR_IN[10]~I .oe_power_up = "low";
defparam \MDR_IN[10]~I .oe_register_mode = "none";
defparam \MDR_IN[10]~I .oe_sync_reset = "none";
defparam \MDR_IN[10]~I .operation_mode = "input";
defparam \MDR_IN[10]~I .output_async_reset = "none";
defparam \MDR_IN[10]~I .output_power_up = "low";
defparam \MDR_IN[10]~I .output_register_mode = "none";
defparam \MDR_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[5]));
// synopsys translate_off
defparam \MDR_IN[5]~I .input_async_reset = "none";
defparam \MDR_IN[5]~I .input_power_up = "low";
defparam \MDR_IN[5]~I .input_register_mode = "none";
defparam \MDR_IN[5]~I .input_sync_reset = "none";
defparam \MDR_IN[5]~I .oe_async_reset = "none";
defparam \MDR_IN[5]~I .oe_power_up = "low";
defparam \MDR_IN[5]~I .oe_register_mode = "none";
defparam \MDR_IN[5]~I .oe_sync_reset = "none";
defparam \MDR_IN[5]~I .operation_mode = "input";
defparam \MDR_IN[5]~I .output_async_reset = "none";
defparam \MDR_IN[5]~I .output_power_up = "low";
defparam \MDR_IN[5]~I .output_register_mode = "none";
defparam \MDR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[3]));
// synopsys translate_off
defparam \MDR_IN[3]~I .input_async_reset = "none";
defparam \MDR_IN[3]~I .input_power_up = "low";
defparam \MDR_IN[3]~I .input_register_mode = "none";
defparam \MDR_IN[3]~I .input_sync_reset = "none";
defparam \MDR_IN[3]~I .oe_async_reset = "none";
defparam \MDR_IN[3]~I .oe_power_up = "low";
defparam \MDR_IN[3]~I .oe_register_mode = "none";
defparam \MDR_IN[3]~I .oe_sync_reset = "none";
defparam \MDR_IN[3]~I .operation_mode = "input";
defparam \MDR_IN[3]~I .output_async_reset = "none";
defparam \MDR_IN[3]~I .output_power_up = "low";
defparam \MDR_IN[3]~I .output_register_mode = "none";
defparam \MDR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[2]));
// synopsys translate_off
defparam \MDR_IN[2]~I .input_async_reset = "none";
defparam \MDR_IN[2]~I .input_power_up = "low";
defparam \MDR_IN[2]~I .input_register_mode = "none";
defparam \MDR_IN[2]~I .input_sync_reset = "none";
defparam \MDR_IN[2]~I .oe_async_reset = "none";
defparam \MDR_IN[2]~I .oe_power_up = "low";
defparam \MDR_IN[2]~I .oe_register_mode = "none";
defparam \MDR_IN[2]~I .oe_sync_reset = "none";
defparam \MDR_IN[2]~I .operation_mode = "input";
defparam \MDR_IN[2]~I .output_async_reset = "none";
defparam \MDR_IN[2]~I .output_power_up = "low";
defparam \MDR_IN[2]~I .output_register_mode = "none";
defparam \MDR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst8|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst8|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst8|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst8|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst8|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \inst7|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst7|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst7|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \inst6|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst6|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst6|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst6|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst6|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \inst9|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst9|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst9|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst9|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst9|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y35_N15
cycloneii_lcell_ff \inst2|inst13 (
	.clk(!\clock~combout ),
	.datain(gnd),
	.sdata(\MIR~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst13~regout ));

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneii_lcell_comb \inst2|inst10|inst9 (
// Equation(s):
// \inst2|inst10|inst9~combout  = LCELL((\clock~combout  & ((\inst2|inst13~regout ) # (\MIR~combout [8]))))

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\MIR~combout [8]),
	.cin(gnd),
	.combout(\inst2|inst10|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst9 .lut_mask = 16'hAAA0;
defparam \inst2|inst10|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst2|inst10|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|inst10|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|inst10|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|inst10|inst9~clkctrl .clock_type = "global clock";
defparam \inst2|inst10|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [31]));
// synopsys translate_off
defparam \input[31]~I .input_async_reset = "none";
defparam \input[31]~I .input_power_up = "low";
defparam \input[31]~I .input_register_mode = "none";
defparam \input[31]~I .input_sync_reset = "none";
defparam \input[31]~I .oe_async_reset = "none";
defparam \input[31]~I .oe_power_up = "low";
defparam \input[31]~I .oe_register_mode = "none";
defparam \input[31]~I .oe_sync_reset = "none";
defparam \input[31]~I .operation_mode = "input";
defparam \input[31]~I .output_async_reset = "none";
defparam \input[31]~I .output_power_up = "low";
defparam \input[31]~I .output_register_mode = "none";
defparam \input[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \inst2|inst10|inst16[31]~0 (
// Equation(s):
// \inst2|inst10|inst16[31]~0_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [31])) # (!\inst2|inst13~regout  & ((\input~combout [31])))

	.dataa(\MDR_IN~combout [31]),
	.datab(\input~combout [31]),
	.datac(vcc),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[31]~0 .lut_mask = 16'hAACC;
defparam \inst2|inst10|inst16[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y24_N29
cycloneii_lcell_ff \inst2|inst10|inst84|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[31]~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst84|inst~regout ));

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[30]));
// synopsys translate_off
defparam \MDR_IN[30]~I .input_async_reset = "none";
defparam \MDR_IN[30]~I .input_power_up = "low";
defparam \MDR_IN[30]~I .input_register_mode = "none";
defparam \MDR_IN[30]~I .input_sync_reset = "none";
defparam \MDR_IN[30]~I .oe_async_reset = "none";
defparam \MDR_IN[30]~I .oe_power_up = "low";
defparam \MDR_IN[30]~I .oe_register_mode = "none";
defparam \MDR_IN[30]~I .oe_sync_reset = "none";
defparam \MDR_IN[30]~I .operation_mode = "input";
defparam \MDR_IN[30]~I .output_async_reset = "none";
defparam \MDR_IN[30]~I .output_power_up = "low";
defparam \MDR_IN[30]~I .output_register_mode = "none";
defparam \MDR_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [30]));
// synopsys translate_off
defparam \input[30]~I .input_async_reset = "none";
defparam \input[30]~I .input_power_up = "low";
defparam \input[30]~I .input_register_mode = "none";
defparam \input[30]~I .input_sync_reset = "none";
defparam \input[30]~I .oe_async_reset = "none";
defparam \input[30]~I .oe_power_up = "low";
defparam \input[30]~I .oe_register_mode = "none";
defparam \input[30]~I .oe_sync_reset = "none";
defparam \input[30]~I .operation_mode = "input";
defparam \input[30]~I .output_async_reset = "none";
defparam \input[30]~I .output_power_up = "low";
defparam \input[30]~I .output_register_mode = "none";
defparam \input[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \inst2|inst10|inst16[30]~1 (
// Equation(s):
// \inst2|inst10|inst16[30]~1_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [30])) # (!\inst2|inst13~regout  & ((\input~combout [30])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [30]),
	.datac(\input~combout [30]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[30]~1 .lut_mask = 16'hCCF0;
defparam \inst2|inst10|inst16[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N15
cycloneii_lcell_ff \inst2|inst10|inst84|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[30]~1_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst84|inst1~regout ));

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[29]));
// synopsys translate_off
defparam \MDR_IN[29]~I .input_async_reset = "none";
defparam \MDR_IN[29]~I .input_power_up = "low";
defparam \MDR_IN[29]~I .input_register_mode = "none";
defparam \MDR_IN[29]~I .input_sync_reset = "none";
defparam \MDR_IN[29]~I .oe_async_reset = "none";
defparam \MDR_IN[29]~I .oe_power_up = "low";
defparam \MDR_IN[29]~I .oe_register_mode = "none";
defparam \MDR_IN[29]~I .oe_sync_reset = "none";
defparam \MDR_IN[29]~I .operation_mode = "input";
defparam \MDR_IN[29]~I .output_async_reset = "none";
defparam \MDR_IN[29]~I .output_power_up = "low";
defparam \MDR_IN[29]~I .output_register_mode = "none";
defparam \MDR_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \inst2|inst10|inst16[29]~2 (
// Equation(s):
// \inst2|inst10|inst16[29]~2_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [29]))) # (!\inst2|inst13~regout  & (\input~combout [29]))

	.dataa(\input~combout [29]),
	.datab(vcc),
	.datac(\MDR_IN~combout [29]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[29]~2 .lut_mask = 16'hF0AA;
defparam \inst2|inst10|inst16[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N25
cycloneii_lcell_ff \inst2|inst10|inst84|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[29]~2_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst84|inst2~regout ));

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [28]));
// synopsys translate_off
defparam \input[28]~I .input_async_reset = "none";
defparam \input[28]~I .input_power_up = "low";
defparam \input[28]~I .input_register_mode = "none";
defparam \input[28]~I .input_sync_reset = "none";
defparam \input[28]~I .oe_async_reset = "none";
defparam \input[28]~I .oe_power_up = "low";
defparam \input[28]~I .oe_register_mode = "none";
defparam \input[28]~I .oe_sync_reset = "none";
defparam \input[28]~I .operation_mode = "input";
defparam \input[28]~I .output_async_reset = "none";
defparam \input[28]~I .output_power_up = "low";
defparam \input[28]~I .output_register_mode = "none";
defparam \input[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \inst2|inst10|inst16[28]~3 (
// Equation(s):
// \inst2|inst10|inst16[28]~3_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [28])) # (!\inst2|inst13~regout  & ((\input~combout [28])))

	.dataa(\MDR_IN~combout [28]),
	.datab(vcc),
	.datac(\input~combout [28]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[28]~3 .lut_mask = 16'hAAF0;
defparam \inst2|inst10|inst16[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N11
cycloneii_lcell_ff \inst2|inst10|inst84|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[28]~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst84|inst3678~regout ));

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [27]));
// synopsys translate_off
defparam \input[27]~I .input_async_reset = "none";
defparam \input[27]~I .input_power_up = "low";
defparam \input[27]~I .input_register_mode = "none";
defparam \input[27]~I .input_sync_reset = "none";
defparam \input[27]~I .oe_async_reset = "none";
defparam \input[27]~I .oe_power_up = "low";
defparam \input[27]~I .oe_register_mode = "none";
defparam \input[27]~I .oe_sync_reset = "none";
defparam \input[27]~I .operation_mode = "input";
defparam \input[27]~I .output_async_reset = "none";
defparam \input[27]~I .output_power_up = "low";
defparam \input[27]~I .output_register_mode = "none";
defparam \input[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N4
cycloneii_lcell_comb \inst2|inst10|inst16[27]~4 (
// Equation(s):
// \inst2|inst10|inst16[27]~4_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [27])) # (!\inst2|inst13~regout  & ((\input~combout [27])))

	.dataa(\MDR_IN~combout [27]),
	.datab(vcc),
	.datac(\input~combout [27]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[27]~4 .lut_mask = 16'hAAF0;
defparam \inst2|inst10|inst16[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N5
cycloneii_lcell_ff \inst2|inst10|inst4|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[27]~4_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst4|inst~regout ));

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[26]));
// synopsys translate_off
defparam \MDR_IN[26]~I .input_async_reset = "none";
defparam \MDR_IN[26]~I .input_power_up = "low";
defparam \MDR_IN[26]~I .input_register_mode = "none";
defparam \MDR_IN[26]~I .input_sync_reset = "none";
defparam \MDR_IN[26]~I .oe_async_reset = "none";
defparam \MDR_IN[26]~I .oe_power_up = "low";
defparam \MDR_IN[26]~I .oe_register_mode = "none";
defparam \MDR_IN[26]~I .oe_sync_reset = "none";
defparam \MDR_IN[26]~I .operation_mode = "input";
defparam \MDR_IN[26]~I .output_async_reset = "none";
defparam \MDR_IN[26]~I .output_power_up = "low";
defparam \MDR_IN[26]~I .output_register_mode = "none";
defparam \MDR_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [26]));
// synopsys translate_off
defparam \input[26]~I .input_async_reset = "none";
defparam \input[26]~I .input_power_up = "low";
defparam \input[26]~I .input_register_mode = "none";
defparam \input[26]~I .input_sync_reset = "none";
defparam \input[26]~I .oe_async_reset = "none";
defparam \input[26]~I .oe_power_up = "low";
defparam \input[26]~I .oe_register_mode = "none";
defparam \input[26]~I .oe_sync_reset = "none";
defparam \input[26]~I .operation_mode = "input";
defparam \input[26]~I .output_async_reset = "none";
defparam \input[26]~I .output_power_up = "low";
defparam \input[26]~I .output_register_mode = "none";
defparam \input[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \inst2|inst10|inst16[26]~5 (
// Equation(s):
// \inst2|inst10|inst16[26]~5_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [26])) # (!\inst2|inst13~regout  & ((\input~combout [26])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [26]),
	.datac(\input~combout [26]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[26]~5 .lut_mask = 16'hCCF0;
defparam \inst2|inst10|inst16[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N23
cycloneii_lcell_ff \inst2|inst10|inst4|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[26]~5_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst4|inst1~regout ));

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[25]));
// synopsys translate_off
defparam \MDR_IN[25]~I .input_async_reset = "none";
defparam \MDR_IN[25]~I .input_power_up = "low";
defparam \MDR_IN[25]~I .input_register_mode = "none";
defparam \MDR_IN[25]~I .input_sync_reset = "none";
defparam \MDR_IN[25]~I .oe_async_reset = "none";
defparam \MDR_IN[25]~I .oe_power_up = "low";
defparam \MDR_IN[25]~I .oe_register_mode = "none";
defparam \MDR_IN[25]~I .oe_sync_reset = "none";
defparam \MDR_IN[25]~I .operation_mode = "input";
defparam \MDR_IN[25]~I .output_async_reset = "none";
defparam \MDR_IN[25]~I .output_power_up = "low";
defparam \MDR_IN[25]~I .output_register_mode = "none";
defparam \MDR_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \inst2|inst10|inst16[25]~6 (
// Equation(s):
// \inst2|inst10|inst16[25]~6_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [25]))) # (!\inst2|inst13~regout  & (\input~combout [25]))

	.dataa(\input~combout [25]),
	.datab(\MDR_IN~combout [25]),
	.datac(vcc),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[25]~6 .lut_mask = 16'hCCAA;
defparam \inst2|inst10|inst16[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N9
cycloneii_lcell_ff \inst2|inst10|inst4|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[25]~6_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst4|inst2~regout ));

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[24]));
// synopsys translate_off
defparam \MDR_IN[24]~I .input_async_reset = "none";
defparam \MDR_IN[24]~I .input_power_up = "low";
defparam \MDR_IN[24]~I .input_register_mode = "none";
defparam \MDR_IN[24]~I .input_sync_reset = "none";
defparam \MDR_IN[24]~I .oe_async_reset = "none";
defparam \MDR_IN[24]~I .oe_power_up = "low";
defparam \MDR_IN[24]~I .oe_register_mode = "none";
defparam \MDR_IN[24]~I .oe_sync_reset = "none";
defparam \MDR_IN[24]~I .operation_mode = "input";
defparam \MDR_IN[24]~I .output_async_reset = "none";
defparam \MDR_IN[24]~I .output_power_up = "low";
defparam \MDR_IN[24]~I .output_register_mode = "none";
defparam \MDR_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [24]));
// synopsys translate_off
defparam \input[24]~I .input_async_reset = "none";
defparam \input[24]~I .input_power_up = "low";
defparam \input[24]~I .input_register_mode = "none";
defparam \input[24]~I .input_sync_reset = "none";
defparam \input[24]~I .oe_async_reset = "none";
defparam \input[24]~I .oe_power_up = "low";
defparam \input[24]~I .oe_register_mode = "none";
defparam \input[24]~I .oe_sync_reset = "none";
defparam \input[24]~I .operation_mode = "input";
defparam \input[24]~I .output_async_reset = "none";
defparam \input[24]~I .output_power_up = "low";
defparam \input[24]~I .output_register_mode = "none";
defparam \input[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneii_lcell_comb \inst2|inst10|inst16[24]~7 (
// Equation(s):
// \inst2|inst10|inst16[24]~7_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [24])) # (!\inst2|inst13~regout  & ((\input~combout [24])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [24]),
	.datac(\input~combout [24]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[24]~7 .lut_mask = 16'hCCF0;
defparam \inst2|inst10|inst16[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N3
cycloneii_lcell_ff \inst2|inst10|inst4|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[24]~7_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst4|inst3678~regout ));

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [23]));
// synopsys translate_off
defparam \input[23]~I .input_async_reset = "none";
defparam \input[23]~I .input_power_up = "low";
defparam \input[23]~I .input_register_mode = "none";
defparam \input[23]~I .input_sync_reset = "none";
defparam \input[23]~I .oe_async_reset = "none";
defparam \input[23]~I .oe_power_up = "low";
defparam \input[23]~I .oe_register_mode = "none";
defparam \input[23]~I .oe_sync_reset = "none";
defparam \input[23]~I .operation_mode = "input";
defparam \input[23]~I .output_async_reset = "none";
defparam \input[23]~I .output_power_up = "low";
defparam \input[23]~I .output_register_mode = "none";
defparam \input[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \inst2|inst10|inst16[23]~8 (
// Equation(s):
// \inst2|inst10|inst16[23]~8_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [23])) # (!\inst2|inst13~regout  & ((\input~combout [23])))

	.dataa(\MDR_IN~combout [23]),
	.datab(vcc),
	.datac(\input~combout [23]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[23]~8 .lut_mask = 16'hAAF0;
defparam \inst2|inst10|inst16[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N13
cycloneii_lcell_ff \inst2|inst10|inst7|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[23]~8_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst7|inst~regout ));

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[22]));
// synopsys translate_off
defparam \MDR_IN[22]~I .input_async_reset = "none";
defparam \MDR_IN[22]~I .input_power_up = "low";
defparam \MDR_IN[22]~I .input_register_mode = "none";
defparam \MDR_IN[22]~I .input_sync_reset = "none";
defparam \MDR_IN[22]~I .oe_async_reset = "none";
defparam \MDR_IN[22]~I .oe_power_up = "low";
defparam \MDR_IN[22]~I .oe_register_mode = "none";
defparam \MDR_IN[22]~I .oe_sync_reset = "none";
defparam \MDR_IN[22]~I .operation_mode = "input";
defparam \MDR_IN[22]~I .output_async_reset = "none";
defparam \MDR_IN[22]~I .output_power_up = "low";
defparam \MDR_IN[22]~I .output_register_mode = "none";
defparam \MDR_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneii_lcell_comb \inst2|inst10|inst16[22]~9 (
// Equation(s):
// \inst2|inst10|inst16[22]~9_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [22]))) # (!\inst2|inst13~regout  & (\input~combout [22]))

	.dataa(\input~combout [22]),
	.datab(vcc),
	.datac(\MDR_IN~combout [22]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[22]~9 .lut_mask = 16'hF0AA;
defparam \inst2|inst10|inst16[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N7
cycloneii_lcell_ff \inst2|inst10|inst7|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[22]~9_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst7|inst1~regout ));

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [21]));
// synopsys translate_off
defparam \input[21]~I .input_async_reset = "none";
defparam \input[21]~I .input_power_up = "low";
defparam \input[21]~I .input_register_mode = "none";
defparam \input[21]~I .input_sync_reset = "none";
defparam \input[21]~I .oe_async_reset = "none";
defparam \input[21]~I .oe_power_up = "low";
defparam \input[21]~I .oe_register_mode = "none";
defparam \input[21]~I .oe_sync_reset = "none";
defparam \input[21]~I .operation_mode = "input";
defparam \input[21]~I .output_async_reset = "none";
defparam \input[21]~I .output_power_up = "low";
defparam \input[21]~I .output_register_mode = "none";
defparam \input[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \inst2|inst10|inst16[21]~10 (
// Equation(s):
// \inst2|inst10|inst16[21]~10_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [21])) # (!\inst2|inst13~regout  & ((\input~combout [21])))

	.dataa(\MDR_IN~combout [21]),
	.datab(\input~combout [21]),
	.datac(vcc),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[21]~10 .lut_mask = 16'hAACC;
defparam \inst2|inst10|inst16[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N1
cycloneii_lcell_ff \inst2|inst10|inst7|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[21]~10_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst7|inst2~regout ));

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [20]));
// synopsys translate_off
defparam \input[20]~I .input_async_reset = "none";
defparam \input[20]~I .input_power_up = "low";
defparam \input[20]~I .input_register_mode = "none";
defparam \input[20]~I .input_sync_reset = "none";
defparam \input[20]~I .oe_async_reset = "none";
defparam \input[20]~I .oe_power_up = "low";
defparam \input[20]~I .oe_register_mode = "none";
defparam \input[20]~I .oe_sync_reset = "none";
defparam \input[20]~I .operation_mode = "input";
defparam \input[20]~I .output_async_reset = "none";
defparam \input[20]~I .output_power_up = "low";
defparam \input[20]~I .output_register_mode = "none";
defparam \input[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[20]));
// synopsys translate_off
defparam \MDR_IN[20]~I .input_async_reset = "none";
defparam \MDR_IN[20]~I .input_power_up = "low";
defparam \MDR_IN[20]~I .input_register_mode = "none";
defparam \MDR_IN[20]~I .input_sync_reset = "none";
defparam \MDR_IN[20]~I .oe_async_reset = "none";
defparam \MDR_IN[20]~I .oe_power_up = "low";
defparam \MDR_IN[20]~I .oe_register_mode = "none";
defparam \MDR_IN[20]~I .oe_sync_reset = "none";
defparam \MDR_IN[20]~I .operation_mode = "input";
defparam \MDR_IN[20]~I .output_async_reset = "none";
defparam \MDR_IN[20]~I .output_power_up = "low";
defparam \MDR_IN[20]~I .output_register_mode = "none";
defparam \MDR_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \inst2|inst10|inst16[20]~11 (
// Equation(s):
// \inst2|inst10|inst16[20]~11_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [20]))) # (!\inst2|inst13~regout  & (\input~combout [20]))

	.dataa(vcc),
	.datab(\input~combout [20]),
	.datac(\MDR_IN~combout [20]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[20]~11 .lut_mask = 16'hF0CC;
defparam \inst2|inst10|inst16[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N27
cycloneii_lcell_ff \inst2|inst10|inst7|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[20]~11_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst7|inst3678~regout ));

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[19]));
// synopsys translate_off
defparam \MDR_IN[19]~I .input_async_reset = "none";
defparam \MDR_IN[19]~I .input_power_up = "low";
defparam \MDR_IN[19]~I .input_register_mode = "none";
defparam \MDR_IN[19]~I .input_sync_reset = "none";
defparam \MDR_IN[19]~I .oe_async_reset = "none";
defparam \MDR_IN[19]~I .oe_power_up = "low";
defparam \MDR_IN[19]~I .oe_register_mode = "none";
defparam \MDR_IN[19]~I .oe_sync_reset = "none";
defparam \MDR_IN[19]~I .operation_mode = "input";
defparam \MDR_IN[19]~I .output_async_reset = "none";
defparam \MDR_IN[19]~I .output_power_up = "low";
defparam \MDR_IN[19]~I .output_register_mode = "none";
defparam \MDR_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [19]));
// synopsys translate_off
defparam \input[19]~I .input_async_reset = "none";
defparam \input[19]~I .input_power_up = "low";
defparam \input[19]~I .input_register_mode = "none";
defparam \input[19]~I .input_sync_reset = "none";
defparam \input[19]~I .oe_async_reset = "none";
defparam \input[19]~I .oe_power_up = "low";
defparam \input[19]~I .oe_register_mode = "none";
defparam \input[19]~I .oe_sync_reset = "none";
defparam \input[19]~I .operation_mode = "input";
defparam \input[19]~I .output_async_reset = "none";
defparam \input[19]~I .output_power_up = "low";
defparam \input[19]~I .output_register_mode = "none";
defparam \input[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \inst2|inst10|inst16[19]~12 (
// Equation(s):
// \inst2|inst10|inst16[19]~12_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [19])) # (!\inst2|inst13~regout  & ((\input~combout [19])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [19]),
	.datac(\input~combout [19]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[19]~12 .lut_mask = 16'hCCF0;
defparam \inst2|inst10|inst16[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N21
cycloneii_lcell_ff \inst2|inst10|inst3|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[19]~12_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst3|inst~regout ));

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [18]));
// synopsys translate_off
defparam \input[18]~I .input_async_reset = "none";
defparam \input[18]~I .input_power_up = "low";
defparam \input[18]~I .input_register_mode = "none";
defparam \input[18]~I .input_sync_reset = "none";
defparam \input[18]~I .oe_async_reset = "none";
defparam \input[18]~I .oe_power_up = "low";
defparam \input[18]~I .oe_register_mode = "none";
defparam \input[18]~I .oe_sync_reset = "none";
defparam \input[18]~I .operation_mode = "input";
defparam \input[18]~I .output_async_reset = "none";
defparam \input[18]~I .output_power_up = "low";
defparam \input[18]~I .output_register_mode = "none";
defparam \input[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[18]));
// synopsys translate_off
defparam \MDR_IN[18]~I .input_async_reset = "none";
defparam \MDR_IN[18]~I .input_power_up = "low";
defparam \MDR_IN[18]~I .input_register_mode = "none";
defparam \MDR_IN[18]~I .input_sync_reset = "none";
defparam \MDR_IN[18]~I .oe_async_reset = "none";
defparam \MDR_IN[18]~I .oe_power_up = "low";
defparam \MDR_IN[18]~I .oe_register_mode = "none";
defparam \MDR_IN[18]~I .oe_sync_reset = "none";
defparam \MDR_IN[18]~I .operation_mode = "input";
defparam \MDR_IN[18]~I .output_async_reset = "none";
defparam \MDR_IN[18]~I .output_power_up = "low";
defparam \MDR_IN[18]~I .output_register_mode = "none";
defparam \MDR_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneii_lcell_comb \inst2|inst10|inst16[18]~13 (
// Equation(s):
// \inst2|inst10|inst16[18]~13_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [18]))) # (!\inst2|inst13~regout  & (\input~combout [18]))

	.dataa(vcc),
	.datab(\input~combout [18]),
	.datac(\inst2|inst13~regout ),
	.datad(\MDR_IN~combout [18]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[18]~13 .lut_mask = 16'hFC0C;
defparam \inst2|inst10|inst16[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N11
cycloneii_lcell_ff \inst2|inst10|inst3|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[18]~13_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst3|inst1~regout ));

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[17]));
// synopsys translate_off
defparam \MDR_IN[17]~I .input_async_reset = "none";
defparam \MDR_IN[17]~I .input_power_up = "low";
defparam \MDR_IN[17]~I .input_register_mode = "none";
defparam \MDR_IN[17]~I .input_sync_reset = "none";
defparam \MDR_IN[17]~I .oe_async_reset = "none";
defparam \MDR_IN[17]~I .oe_power_up = "low";
defparam \MDR_IN[17]~I .oe_register_mode = "none";
defparam \MDR_IN[17]~I .oe_sync_reset = "none";
defparam \MDR_IN[17]~I .operation_mode = "input";
defparam \MDR_IN[17]~I .output_async_reset = "none";
defparam \MDR_IN[17]~I .output_power_up = "low";
defparam \MDR_IN[17]~I .output_register_mode = "none";
defparam \MDR_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cycloneii_lcell_comb \inst2|inst10|inst16[17]~14 (
// Equation(s):
// \inst2|inst10|inst16[17]~14_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [17]))) # (!\inst2|inst13~regout  & (\input~combout [17]))

	.dataa(\input~combout [17]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\MDR_IN~combout [17]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[17]~14 .lut_mask = 16'hFA0A;
defparam \inst2|inst10|inst16[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N29
cycloneii_lcell_ff \inst2|inst10|inst3|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[17]~14_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst3|inst2~regout ));

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[16]));
// synopsys translate_off
defparam \MDR_IN[16]~I .input_async_reset = "none";
defparam \MDR_IN[16]~I .input_power_up = "low";
defparam \MDR_IN[16]~I .input_register_mode = "none";
defparam \MDR_IN[16]~I .input_sync_reset = "none";
defparam \MDR_IN[16]~I .oe_async_reset = "none";
defparam \MDR_IN[16]~I .oe_power_up = "low";
defparam \MDR_IN[16]~I .oe_register_mode = "none";
defparam \MDR_IN[16]~I .oe_sync_reset = "none";
defparam \MDR_IN[16]~I .operation_mode = "input";
defparam \MDR_IN[16]~I .output_async_reset = "none";
defparam \MDR_IN[16]~I .output_power_up = "low";
defparam \MDR_IN[16]~I .output_register_mode = "none";
defparam \MDR_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [16]));
// synopsys translate_off
defparam \input[16]~I .input_async_reset = "none";
defparam \input[16]~I .input_power_up = "low";
defparam \input[16]~I .input_register_mode = "none";
defparam \input[16]~I .input_sync_reset = "none";
defparam \input[16]~I .oe_async_reset = "none";
defparam \input[16]~I .oe_power_up = "low";
defparam \input[16]~I .oe_register_mode = "none";
defparam \input[16]~I .oe_sync_reset = "none";
defparam \input[16]~I .operation_mode = "input";
defparam \input[16]~I .output_async_reset = "none";
defparam \input[16]~I .output_power_up = "low";
defparam \input[16]~I .output_register_mode = "none";
defparam \input[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \inst2|inst10|inst16[16]~15 (
// Equation(s):
// \inst2|inst10|inst16[16]~15_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [16])) # (!\inst2|inst13~regout  & ((\input~combout [16])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [16]),
	.datac(\input~combout [16]),
	.datad(\inst2|inst13~regout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[16]~15 .lut_mask = 16'hCCF0;
defparam \inst2|inst10|inst16[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N31
cycloneii_lcell_ff \inst2|inst10|inst3|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[16]~15_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst3|inst3678~regout ));

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[15]));
// synopsys translate_off
defparam \MDR_IN[15]~I .input_async_reset = "none";
defparam \MDR_IN[15]~I .input_power_up = "low";
defparam \MDR_IN[15]~I .input_register_mode = "none";
defparam \MDR_IN[15]~I .input_sync_reset = "none";
defparam \MDR_IN[15]~I .oe_async_reset = "none";
defparam \MDR_IN[15]~I .oe_power_up = "low";
defparam \MDR_IN[15]~I .oe_register_mode = "none";
defparam \MDR_IN[15]~I .oe_sync_reset = "none";
defparam \MDR_IN[15]~I .operation_mode = "input";
defparam \MDR_IN[15]~I .output_async_reset = "none";
defparam \MDR_IN[15]~I .output_power_up = "low";
defparam \MDR_IN[15]~I .output_register_mode = "none";
defparam \MDR_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneii_lcell_comb \inst2|inst10|inst16[15]~16 (
// Equation(s):
// \inst2|inst10|inst16[15]~16_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [15]))) # (!\inst2|inst13~regout  & (\input~combout [15]))

	.dataa(\input~combout [15]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\MDR_IN~combout [15]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[15]~16 .lut_mask = 16'hFA0A;
defparam \inst2|inst10|inst16[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N17
cycloneii_lcell_ff \inst2|inst10|inst6|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[15]~16_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst6|inst~regout ));

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[14]));
// synopsys translate_off
defparam \MDR_IN[14]~I .input_async_reset = "none";
defparam \MDR_IN[14]~I .input_power_up = "low";
defparam \MDR_IN[14]~I .input_register_mode = "none";
defparam \MDR_IN[14]~I .input_sync_reset = "none";
defparam \MDR_IN[14]~I .oe_async_reset = "none";
defparam \MDR_IN[14]~I .oe_power_up = "low";
defparam \MDR_IN[14]~I .oe_register_mode = "none";
defparam \MDR_IN[14]~I .oe_sync_reset = "none";
defparam \MDR_IN[14]~I .operation_mode = "input";
defparam \MDR_IN[14]~I .output_async_reset = "none";
defparam \MDR_IN[14]~I .output_power_up = "low";
defparam \MDR_IN[14]~I .output_register_mode = "none";
defparam \MDR_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [14]));
// synopsys translate_off
defparam \input[14]~I .input_async_reset = "none";
defparam \input[14]~I .input_power_up = "low";
defparam \input[14]~I .input_register_mode = "none";
defparam \input[14]~I .input_sync_reset = "none";
defparam \input[14]~I .oe_async_reset = "none";
defparam \input[14]~I .oe_power_up = "low";
defparam \input[14]~I .oe_register_mode = "none";
defparam \input[14]~I .oe_sync_reset = "none";
defparam \input[14]~I .operation_mode = "input";
defparam \input[14]~I .output_async_reset = "none";
defparam \input[14]~I .output_power_up = "low";
defparam \input[14]~I .output_register_mode = "none";
defparam \input[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneii_lcell_comb \inst2|inst10|inst16[14]~17 (
// Equation(s):
// \inst2|inst10|inst16[14]~17_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [14])) # (!\inst2|inst13~regout  & ((\input~combout [14])))

	.dataa(vcc),
	.datab(\inst2|inst13~regout ),
	.datac(\MDR_IN~combout [14]),
	.datad(\input~combout [14]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[14]~17 .lut_mask = 16'hF3C0;
defparam \inst2|inst10|inst16[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N23
cycloneii_lcell_ff \inst2|inst10|inst6|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[14]~17_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst6|inst1~regout ));

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[13]));
// synopsys translate_off
defparam \MDR_IN[13]~I .input_async_reset = "none";
defparam \MDR_IN[13]~I .input_power_up = "low";
defparam \MDR_IN[13]~I .input_register_mode = "none";
defparam \MDR_IN[13]~I .input_sync_reset = "none";
defparam \MDR_IN[13]~I .oe_async_reset = "none";
defparam \MDR_IN[13]~I .oe_power_up = "low";
defparam \MDR_IN[13]~I .oe_register_mode = "none";
defparam \MDR_IN[13]~I .oe_sync_reset = "none";
defparam \MDR_IN[13]~I .operation_mode = "input";
defparam \MDR_IN[13]~I .output_async_reset = "none";
defparam \MDR_IN[13]~I .output_power_up = "low";
defparam \MDR_IN[13]~I .output_register_mode = "none";
defparam \MDR_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [13]));
// synopsys translate_off
defparam \input[13]~I .input_async_reset = "none";
defparam \input[13]~I .input_power_up = "low";
defparam \input[13]~I .input_register_mode = "none";
defparam \input[13]~I .input_sync_reset = "none";
defparam \input[13]~I .oe_async_reset = "none";
defparam \input[13]~I .oe_power_up = "low";
defparam \input[13]~I .oe_register_mode = "none";
defparam \input[13]~I .oe_sync_reset = "none";
defparam \input[13]~I .operation_mode = "input";
defparam \input[13]~I .output_async_reset = "none";
defparam \input[13]~I .output_power_up = "low";
defparam \input[13]~I .output_register_mode = "none";
defparam \input[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneii_lcell_comb \inst2|inst10|inst16[13]~18 (
// Equation(s):
// \inst2|inst10|inst16[13]~18_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [13])) # (!\inst2|inst13~regout  & ((\input~combout [13])))

	.dataa(vcc),
	.datab(\inst2|inst13~regout ),
	.datac(\MDR_IN~combout [13]),
	.datad(\input~combout [13]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[13]~18 .lut_mask = 16'hF3C0;
defparam \inst2|inst10|inst16[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N31
cycloneii_lcell_ff \inst2|inst10|inst6|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[13]~18_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst6|inst2~regout ));

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [12]));
// synopsys translate_off
defparam \input[12]~I .input_async_reset = "none";
defparam \input[12]~I .input_power_up = "low";
defparam \input[12]~I .input_register_mode = "none";
defparam \input[12]~I .input_sync_reset = "none";
defparam \input[12]~I .oe_async_reset = "none";
defparam \input[12]~I .oe_power_up = "low";
defparam \input[12]~I .oe_register_mode = "none";
defparam \input[12]~I .oe_sync_reset = "none";
defparam \input[12]~I .operation_mode = "input";
defparam \input[12]~I .output_async_reset = "none";
defparam \input[12]~I .output_power_up = "low";
defparam \input[12]~I .output_register_mode = "none";
defparam \input[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cycloneii_lcell_comb \inst2|inst10|inst16[12]~19 (
// Equation(s):
// \inst2|inst10|inst16[12]~19_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [12])) # (!\inst2|inst13~regout  & ((\input~combout [12])))

	.dataa(\MDR_IN~combout [12]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\input~combout [12]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[12]~19 .lut_mask = 16'hAFA0;
defparam \inst2|inst10|inst16[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N7
cycloneii_lcell_ff \inst2|inst10|inst6|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[12]~19_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst6|inst3678~regout ));

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[11]));
// synopsys translate_off
defparam \MDR_IN[11]~I .input_async_reset = "none";
defparam \MDR_IN[11]~I .input_power_up = "low";
defparam \MDR_IN[11]~I .input_register_mode = "none";
defparam \MDR_IN[11]~I .input_sync_reset = "none";
defparam \MDR_IN[11]~I .oe_async_reset = "none";
defparam \MDR_IN[11]~I .oe_power_up = "low";
defparam \MDR_IN[11]~I .oe_register_mode = "none";
defparam \MDR_IN[11]~I .oe_sync_reset = "none";
defparam \MDR_IN[11]~I .operation_mode = "input";
defparam \MDR_IN[11]~I .output_async_reset = "none";
defparam \MDR_IN[11]~I .output_power_up = "low";
defparam \MDR_IN[11]~I .output_register_mode = "none";
defparam \MDR_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneii_lcell_comb \inst2|inst10|inst16[11]~20 (
// Equation(s):
// \inst2|inst10|inst16[11]~20_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [11]))) # (!\inst2|inst13~regout  & (\input~combout [11]))

	.dataa(\input~combout [11]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\MDR_IN~combout [11]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[11]~20 .lut_mask = 16'hFA0A;
defparam \inst2|inst10|inst16[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N19
cycloneii_lcell_ff \inst2|inst10|inst2|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[11]~20_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst2|inst~regout ));

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [10]));
// synopsys translate_off
defparam \input[10]~I .input_async_reset = "none";
defparam \input[10]~I .input_power_up = "low";
defparam \input[10]~I .input_register_mode = "none";
defparam \input[10]~I .input_sync_reset = "none";
defparam \input[10]~I .oe_async_reset = "none";
defparam \input[10]~I .oe_power_up = "low";
defparam \input[10]~I .oe_register_mode = "none";
defparam \input[10]~I .oe_sync_reset = "none";
defparam \input[10]~I .operation_mode = "input";
defparam \input[10]~I .output_async_reset = "none";
defparam \input[10]~I .output_power_up = "low";
defparam \input[10]~I .output_register_mode = "none";
defparam \input[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneii_lcell_comb \inst2|inst10|inst16[10]~21 (
// Equation(s):
// \inst2|inst10|inst16[10]~21_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [10])) # (!\inst2|inst13~regout  & ((\input~combout [10])))

	.dataa(\MDR_IN~combout [10]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\input~combout [10]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[10]~21 .lut_mask = 16'hAFA0;
defparam \inst2|inst10|inst16[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N5
cycloneii_lcell_ff \inst2|inst10|inst2|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[10]~21_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst2|inst1~regout ));

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [9]));
// synopsys translate_off
defparam \input[9]~I .input_async_reset = "none";
defparam \input[9]~I .input_power_up = "low";
defparam \input[9]~I .input_register_mode = "none";
defparam \input[9]~I .input_sync_reset = "none";
defparam \input[9]~I .oe_async_reset = "none";
defparam \input[9]~I .oe_power_up = "low";
defparam \input[9]~I .oe_register_mode = "none";
defparam \input[9]~I .oe_sync_reset = "none";
defparam \input[9]~I .operation_mode = "input";
defparam \input[9]~I .output_async_reset = "none";
defparam \input[9]~I .output_power_up = "low";
defparam \input[9]~I .output_register_mode = "none";
defparam \input[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[9]));
// synopsys translate_off
defparam \MDR_IN[9]~I .input_async_reset = "none";
defparam \MDR_IN[9]~I .input_power_up = "low";
defparam \MDR_IN[9]~I .input_register_mode = "none";
defparam \MDR_IN[9]~I .input_sync_reset = "none";
defparam \MDR_IN[9]~I .oe_async_reset = "none";
defparam \MDR_IN[9]~I .oe_power_up = "low";
defparam \MDR_IN[9]~I .oe_register_mode = "none";
defparam \MDR_IN[9]~I .oe_sync_reset = "none";
defparam \MDR_IN[9]~I .operation_mode = "input";
defparam \MDR_IN[9]~I .output_async_reset = "none";
defparam \MDR_IN[9]~I .output_power_up = "low";
defparam \MDR_IN[9]~I .output_register_mode = "none";
defparam \MDR_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneii_lcell_comb \inst2|inst10|inst16[9]~22 (
// Equation(s):
// \inst2|inst10|inst16[9]~22_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [9]))) # (!\inst2|inst13~regout  & (\input~combout [9]))

	.dataa(vcc),
	.datab(\inst2|inst13~regout ),
	.datac(\input~combout [9]),
	.datad(\MDR_IN~combout [9]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[9]~22 .lut_mask = 16'hFC30;
defparam \inst2|inst10|inst16[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N25
cycloneii_lcell_ff \inst2|inst10|inst2|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[9]~22_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst2|inst2~regout ));

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[8]));
// synopsys translate_off
defparam \MDR_IN[8]~I .input_async_reset = "none";
defparam \MDR_IN[8]~I .input_power_up = "low";
defparam \MDR_IN[8]~I .input_register_mode = "none";
defparam \MDR_IN[8]~I .input_sync_reset = "none";
defparam \MDR_IN[8]~I .oe_async_reset = "none";
defparam \MDR_IN[8]~I .oe_power_up = "low";
defparam \MDR_IN[8]~I .oe_register_mode = "none";
defparam \MDR_IN[8]~I .oe_sync_reset = "none";
defparam \MDR_IN[8]~I .operation_mode = "input";
defparam \MDR_IN[8]~I .output_async_reset = "none";
defparam \MDR_IN[8]~I .output_power_up = "low";
defparam \MDR_IN[8]~I .output_register_mode = "none";
defparam \MDR_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneii_lcell_comb \inst2|inst10|inst16[8]~23 (
// Equation(s):
// \inst2|inst10|inst16[8]~23_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [8]))) # (!\inst2|inst13~regout  & (\input~combout [8]))

	.dataa(\input~combout [8]),
	.datab(\MDR_IN~combout [8]),
	.datac(\inst2|inst13~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[8]~23 .lut_mask = 16'hCACA;
defparam \inst2|inst10|inst16[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N27
cycloneii_lcell_ff \inst2|inst10|inst2|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[8]~23_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst2|inst3678~regout ));

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [7]));
// synopsys translate_off
defparam \input[7]~I .input_async_reset = "none";
defparam \input[7]~I .input_power_up = "low";
defparam \input[7]~I .input_register_mode = "none";
defparam \input[7]~I .input_sync_reset = "none";
defparam \input[7]~I .oe_async_reset = "none";
defparam \input[7]~I .oe_power_up = "low";
defparam \input[7]~I .oe_register_mode = "none";
defparam \input[7]~I .oe_sync_reset = "none";
defparam \input[7]~I .operation_mode = "input";
defparam \input[7]~I .output_async_reset = "none";
defparam \input[7]~I .output_power_up = "low";
defparam \input[7]~I .output_register_mode = "none";
defparam \input[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[7]));
// synopsys translate_off
defparam \MDR_IN[7]~I .input_async_reset = "none";
defparam \MDR_IN[7]~I .input_power_up = "low";
defparam \MDR_IN[7]~I .input_register_mode = "none";
defparam \MDR_IN[7]~I .input_sync_reset = "none";
defparam \MDR_IN[7]~I .oe_async_reset = "none";
defparam \MDR_IN[7]~I .oe_power_up = "low";
defparam \MDR_IN[7]~I .oe_register_mode = "none";
defparam \MDR_IN[7]~I .oe_sync_reset = "none";
defparam \MDR_IN[7]~I .operation_mode = "input";
defparam \MDR_IN[7]~I .output_async_reset = "none";
defparam \MDR_IN[7]~I .output_power_up = "low";
defparam \MDR_IN[7]~I .output_register_mode = "none";
defparam \MDR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneii_lcell_comb \inst2|inst10|inst16[7]~24 (
// Equation(s):
// \inst2|inst10|inst16[7]~24_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [7]))) # (!\inst2|inst13~regout  & (\input~combout [7]))

	.dataa(\inst2|inst13~regout ),
	.datab(\input~combout [7]),
	.datac(\MDR_IN~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[7]~24 .lut_mask = 16'hE4E4;
defparam \inst2|inst10|inst16[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N9
cycloneii_lcell_ff \inst2|inst10|inst5|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[7]~24_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst5|inst~regout ));

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[6]));
// synopsys translate_off
defparam \MDR_IN[6]~I .input_async_reset = "none";
defparam \MDR_IN[6]~I .input_power_up = "low";
defparam \MDR_IN[6]~I .input_register_mode = "none";
defparam \MDR_IN[6]~I .input_sync_reset = "none";
defparam \MDR_IN[6]~I .oe_async_reset = "none";
defparam \MDR_IN[6]~I .oe_power_up = "low";
defparam \MDR_IN[6]~I .oe_register_mode = "none";
defparam \MDR_IN[6]~I .oe_sync_reset = "none";
defparam \MDR_IN[6]~I .operation_mode = "input";
defparam \MDR_IN[6]~I .output_async_reset = "none";
defparam \MDR_IN[6]~I .output_power_up = "low";
defparam \MDR_IN[6]~I .output_register_mode = "none";
defparam \MDR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneii_lcell_comb \inst2|inst10|inst16[6]~25 (
// Equation(s):
// \inst2|inst10|inst16[6]~25_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [6]))) # (!\inst2|inst13~regout  & (\input~combout [6]))

	.dataa(\input~combout [6]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\MDR_IN~combout [6]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[6]~25 .lut_mask = 16'hFA0A;
defparam \inst2|inst10|inst16[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N11
cycloneii_lcell_ff \inst2|inst10|inst5|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[6]~25_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst5|inst1~regout ));

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [5]));
// synopsys translate_off
defparam \input[5]~I .input_async_reset = "none";
defparam \input[5]~I .input_power_up = "low";
defparam \input[5]~I .input_register_mode = "none";
defparam \input[5]~I .input_sync_reset = "none";
defparam \input[5]~I .oe_async_reset = "none";
defparam \input[5]~I .oe_power_up = "low";
defparam \input[5]~I .oe_register_mode = "none";
defparam \input[5]~I .oe_sync_reset = "none";
defparam \input[5]~I .operation_mode = "input";
defparam \input[5]~I .output_async_reset = "none";
defparam \input[5]~I .output_power_up = "low";
defparam \input[5]~I .output_register_mode = "none";
defparam \input[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneii_lcell_comb \inst2|inst10|inst16[5]~26 (
// Equation(s):
// \inst2|inst10|inst16[5]~26_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [5])) # (!\inst2|inst13~regout  & ((\input~combout [5])))

	.dataa(\MDR_IN~combout [5]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\input~combout [5]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[5]~26 .lut_mask = 16'hAFA0;
defparam \inst2|inst10|inst16[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N13
cycloneii_lcell_ff \inst2|inst10|inst5|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[5]~26_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst5|inst2~regout ));

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[4]));
// synopsys translate_off
defparam \MDR_IN[4]~I .input_async_reset = "none";
defparam \MDR_IN[4]~I .input_power_up = "low";
defparam \MDR_IN[4]~I .input_register_mode = "none";
defparam \MDR_IN[4]~I .input_sync_reset = "none";
defparam \MDR_IN[4]~I .oe_async_reset = "none";
defparam \MDR_IN[4]~I .oe_power_up = "low";
defparam \MDR_IN[4]~I .oe_register_mode = "none";
defparam \MDR_IN[4]~I .oe_sync_reset = "none";
defparam \MDR_IN[4]~I .operation_mode = "input";
defparam \MDR_IN[4]~I .output_async_reset = "none";
defparam \MDR_IN[4]~I .output_power_up = "low";
defparam \MDR_IN[4]~I .output_register_mode = "none";
defparam \MDR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [4]));
// synopsys translate_off
defparam \input[4]~I .input_async_reset = "none";
defparam \input[4]~I .input_power_up = "low";
defparam \input[4]~I .input_register_mode = "none";
defparam \input[4]~I .input_sync_reset = "none";
defparam \input[4]~I .oe_async_reset = "none";
defparam \input[4]~I .oe_power_up = "low";
defparam \input[4]~I .oe_register_mode = "none";
defparam \input[4]~I .oe_sync_reset = "none";
defparam \input[4]~I .operation_mode = "input";
defparam \input[4]~I .output_async_reset = "none";
defparam \input[4]~I .output_power_up = "low";
defparam \input[4]~I .output_register_mode = "none";
defparam \input[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneii_lcell_comb \inst2|inst10|inst16[4]~27 (
// Equation(s):
// \inst2|inst10|inst16[4]~27_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [4])) # (!\inst2|inst13~regout  & ((\input~combout [4])))

	.dataa(\inst2|inst13~regout ),
	.datab(\MDR_IN~combout [4]),
	.datac(\input~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[4]~27 .lut_mask = 16'hD8D8;
defparam \inst2|inst10|inst16[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N29
cycloneii_lcell_ff \inst2|inst10|inst5|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[4]~27_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst5|inst3678~regout ));

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [3]));
// synopsys translate_off
defparam \input[3]~I .input_async_reset = "none";
defparam \input[3]~I .input_power_up = "low";
defparam \input[3]~I .input_register_mode = "none";
defparam \input[3]~I .input_sync_reset = "none";
defparam \input[3]~I .oe_async_reset = "none";
defparam \input[3]~I .oe_power_up = "low";
defparam \input[3]~I .oe_register_mode = "none";
defparam \input[3]~I .oe_sync_reset = "none";
defparam \input[3]~I .operation_mode = "input";
defparam \input[3]~I .output_async_reset = "none";
defparam \input[3]~I .output_power_up = "low";
defparam \input[3]~I .output_register_mode = "none";
defparam \input[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneii_lcell_comb \inst2|inst10|inst16[3]~28 (
// Equation(s):
// \inst2|inst10|inst16[3]~28_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [3])) # (!\inst2|inst13~regout  & ((\input~combout [3])))

	.dataa(\MDR_IN~combout [3]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\input~combout [3]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[3]~28 .lut_mask = 16'hAFA0;
defparam \inst2|inst10|inst16[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N7
cycloneii_lcell_ff \inst2|inst10|inst1|inst (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[3]~28_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst1|inst~regout ));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [2]));
// synopsys translate_off
defparam \input[2]~I .input_async_reset = "none";
defparam \input[2]~I .input_power_up = "low";
defparam \input[2]~I .input_register_mode = "none";
defparam \input[2]~I .input_sync_reset = "none";
defparam \input[2]~I .oe_async_reset = "none";
defparam \input[2]~I .oe_power_up = "low";
defparam \input[2]~I .oe_register_mode = "none";
defparam \input[2]~I .oe_sync_reset = "none";
defparam \input[2]~I .operation_mode = "input";
defparam \input[2]~I .output_async_reset = "none";
defparam \input[2]~I .output_power_up = "low";
defparam \input[2]~I .output_register_mode = "none";
defparam \input[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cycloneii_lcell_comb \inst2|inst10|inst16[2]~29 (
// Equation(s):
// \inst2|inst10|inst16[2]~29_combout  = (\inst2|inst13~regout  & (\MDR_IN~combout [2])) # (!\inst2|inst13~regout  & ((\input~combout [2])))

	.dataa(\MDR_IN~combout [2]),
	.datab(vcc),
	.datac(\inst2|inst13~regout ),
	.datad(\input~combout [2]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[2]~29 .lut_mask = 16'hAFA0;
defparam \inst2|inst10|inst16[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N17
cycloneii_lcell_ff \inst2|inst10|inst1|inst1 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[2]~29_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst1|inst1~regout ));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[1]));
// synopsys translate_off
defparam \MDR_IN[1]~I .input_async_reset = "none";
defparam \MDR_IN[1]~I .input_power_up = "low";
defparam \MDR_IN[1]~I .input_register_mode = "none";
defparam \MDR_IN[1]~I .input_sync_reset = "none";
defparam \MDR_IN[1]~I .oe_async_reset = "none";
defparam \MDR_IN[1]~I .oe_power_up = "low";
defparam \MDR_IN[1]~I .oe_register_mode = "none";
defparam \MDR_IN[1]~I .oe_sync_reset = "none";
defparam \MDR_IN[1]~I .operation_mode = "input";
defparam \MDR_IN[1]~I .output_async_reset = "none";
defparam \MDR_IN[1]~I .output_power_up = "low";
defparam \MDR_IN[1]~I .output_register_mode = "none";
defparam \MDR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneii_lcell_comb \inst2|inst10|inst16[1]~30 (
// Equation(s):
// \inst2|inst10|inst16[1]~30_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [1]))) # (!\inst2|inst13~regout  & (\input~combout [1]))

	.dataa(\input~combout [1]),
	.datab(\inst2|inst13~regout ),
	.datac(\MDR_IN~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[1]~30 .lut_mask = 16'hE2E2;
defparam \inst2|inst10|inst16[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y35_N21
cycloneii_lcell_ff \inst2|inst10|inst1|inst2 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[1]~30_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst1|inst2~regout ));

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [0]));
// synopsys translate_off
defparam \input[0]~I .input_async_reset = "none";
defparam \input[0]~I .input_power_up = "low";
defparam \input[0]~I .input_register_mode = "none";
defparam \input[0]~I .input_sync_reset = "none";
defparam \input[0]~I .oe_async_reset = "none";
defparam \input[0]~I .oe_power_up = "low";
defparam \input[0]~I .oe_register_mode = "none";
defparam \input[0]~I .oe_sync_reset = "none";
defparam \input[0]~I .operation_mode = "input";
defparam \input[0]~I .output_async_reset = "none";
defparam \input[0]~I .output_power_up = "low";
defparam \input[0]~I .output_register_mode = "none";
defparam \input[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[0]));
// synopsys translate_off
defparam \MDR_IN[0]~I .input_async_reset = "none";
defparam \MDR_IN[0]~I .input_power_up = "low";
defparam \MDR_IN[0]~I .input_register_mode = "none";
defparam \MDR_IN[0]~I .input_sync_reset = "none";
defparam \MDR_IN[0]~I .oe_async_reset = "none";
defparam \MDR_IN[0]~I .oe_power_up = "low";
defparam \MDR_IN[0]~I .oe_register_mode = "none";
defparam \MDR_IN[0]~I .oe_sync_reset = "none";
defparam \MDR_IN[0]~I .operation_mode = "input";
defparam \MDR_IN[0]~I .output_async_reset = "none";
defparam \MDR_IN[0]~I .output_power_up = "low";
defparam \MDR_IN[0]~I .output_register_mode = "none";
defparam \MDR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cycloneii_lcell_comb \inst2|inst10|inst16[0]~31 (
// Equation(s):
// \inst2|inst10|inst16[0]~31_combout  = (\inst2|inst13~regout  & ((\MDR_IN~combout [0]))) # (!\inst2|inst13~regout  & (\input~combout [0]))

	.dataa(vcc),
	.datab(\inst2|inst13~regout ),
	.datac(\input~combout [0]),
	.datad(\MDR_IN~combout [0]),
	.cin(gnd),
	.combout(\inst2|inst10|inst16[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst16[0]~31 .lut_mask = 16'hFC30;
defparam \inst2|inst10|inst16[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N3
cycloneii_lcell_ff \inst2|inst10|inst1|inst3678 (
	.clk(\inst2|inst10|inst9~clkctrl_outclk ),
	.datain(\inst2|inst10|inst16[0]~31_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst10|inst1|inst3678~regout ));

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \inst18|inst3|inst3~0 (
// Equation(s):
// \inst18|inst3|inst3~0_combout  = (\MIR~combout [0] & (\MIR~combout [3] & (!\MIR~combout [1] & !\MIR~combout [2])))

	.dataa(\MIR~combout [0]),
	.datab(\MIR~combout [3]),
	.datac(\MIR~combout [1]),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst18|inst3|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|inst3|inst3~0 .lut_mask = 16'h0008;
defparam \inst18|inst3|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \inst8|inst|inst84|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst84|inst~regout ));

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \inst18|inst3|inst5~0 (
// Equation(s):
// \inst18|inst3|inst5~0_combout  = (\MIR~combout [0] & (!\MIR~combout [3] & (!\MIR~combout [1] & \MIR~combout [2])))

	.dataa(\MIR~combout [0]),
	.datab(\MIR~combout [3]),
	.datac(\MIR~combout [1]),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst18|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|inst3|inst5~0 .lut_mask = 16'h0200;
defparam \inst18|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \inst6|inst|inst8[31]~32 (
// Equation(s):
// \inst6|inst|inst8[31]~32_combout  = (\inst7|inst|inst84|inst~regout  & (((\inst8|inst|inst84|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst7|inst|inst84|inst~regout  & (!\inst18|inst3|inst3~0_combout  & ((\inst8|inst|inst84|inst~regout ) # 
// (!\inst18|inst3|inst5~0_combout ))))

	.dataa(\inst7|inst|inst84|inst~regout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst8|inst|inst84|inst~regout ),
	.datad(\inst18|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[31]~32 .lut_mask = 16'hB0BB;
defparam \inst6|inst|inst8[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneii_lcell_comb \inst18|inst3|inst2~1 (
// Equation(s):
// \inst18|inst3|inst2~1_combout  = (\MIR~combout [0] & (!\MIR~combout [3] & (!\MIR~combout [1] & !\MIR~combout [2])))

	.dataa(\MIR~combout [0]),
	.datab(\MIR~combout [3]),
	.datac(\MIR~combout [1]),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst18|inst3|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|inst3|inst2~1 .lut_mask = 16'h0002;
defparam \inst18|inst3|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \inst6|inst|inst84|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst84|inst~regout ));

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \inst9|inst|inst84|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst84|inst~regout ));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \inst18|inst3|inst2~0 (
// Equation(s):
// \inst18|inst3|inst2~0_combout  = (!\MIR~combout [1] & \MIR~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MIR~combout [1]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst18|inst3|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|inst3|inst2~0 .lut_mask = 16'h0F00;
defparam \inst18|inst3|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \inst9|inst|inst8[31]~0 (
// Equation(s):
// \inst9|inst|inst8[31]~0_combout  = (((\inst9|inst|inst84|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst84|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[31]~0 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \inst6|inst|inst8[31]~33 (
// Equation(s):
// \inst6|inst|inst8[31]~33_combout  = (\inst6|inst|inst8[31]~32_combout  & (\inst9|inst|inst8[31]~0_combout  & ((\inst6|inst|inst84|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[31]~32_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst84|inst~regout ),
	.datad(\inst9|inst|inst8[31]~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[31]~33 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \inst9|inst|inst84|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst84|inst1~regout ));

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \inst9|inst|inst8[30]~1 (
// Equation(s):
// \inst9|inst|inst8[30]~1_combout  = (((\inst9|inst|inst84|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst84|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[30]~1 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N7
cycloneii_lcell_ff \inst6|inst|inst84|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst84|inst1~regout ));

// Location: LCFF_X30_Y19_N7
cycloneii_lcell_ff \inst7|inst|inst84|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst84|inst1~regout ));

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \inst8|inst|inst84|inst1~feeder (
// Equation(s):
// \inst8|inst|inst84|inst1~feeder_combout  = \input~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [30]),
	.cin(gnd),
	.combout(\inst8|inst|inst84|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|inst84|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst|inst84|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N13
cycloneii_lcell_ff \inst8|inst|inst84|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(\inst8|inst|inst84|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst84|inst1~regout ));

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \inst6|inst|inst8[30]~34 (
// Equation(s):
// \inst6|inst|inst8[30]~34_combout  = (\inst18|inst3|inst5~0_combout  & (\inst8|inst|inst84|inst1~regout  & ((\inst7|inst|inst84|inst1~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst18|inst3|inst5~0_combout  & (((\inst7|inst|inst84|inst1~regout )) 
// # (!\inst18|inst3|inst3~0_combout )))

	.dataa(\inst18|inst3|inst5~0_combout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst84|inst1~regout ),
	.datad(\inst8|inst|inst84|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[30]~34 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \inst6|inst|inst8[30]~35 (
// Equation(s):
// \inst6|inst|inst8[30]~35_combout  = (\inst9|inst|inst8[30]~1_combout  & (\inst6|inst|inst8[30]~34_combout  & ((\inst6|inst|inst84|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[30]~1_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst84|inst1~regout ),
	.datad(\inst6|inst|inst8[30]~34_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[30]~35 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [29]));
// synopsys translate_off
defparam \input[29]~I .input_async_reset = "none";
defparam \input[29]~I .input_power_up = "low";
defparam \input[29]~I .input_register_mode = "none";
defparam \input[29]~I .input_sync_reset = "none";
defparam \input[29]~I .oe_async_reset = "none";
defparam \input[29]~I .oe_power_up = "low";
defparam \input[29]~I .oe_register_mode = "none";
defparam \input[29]~I .oe_sync_reset = "none";
defparam \input[29]~I .operation_mode = "input";
defparam \input[29]~I .output_async_reset = "none";
defparam \input[29]~I .output_power_up = "low";
defparam \input[29]~I .output_register_mode = "none";
defparam \input[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y19_N19
cycloneii_lcell_ff \inst7|inst|inst84|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst84|inst2~regout ));

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \inst6|inst|inst8[29]~36 (
// Equation(s):
// \inst6|inst|inst8[29]~36_combout  = (\inst8|inst|inst84|inst2~regout  & (((\inst7|inst|inst84|inst2~regout )) # (!\inst18|inst3|inst3~0_combout ))) # (!\inst8|inst|inst84|inst2~regout  & (!\inst18|inst3|inst5~0_combout  & ((\inst7|inst|inst84|inst2~regout 
// ) # (!\inst18|inst3|inst3~0_combout ))))

	.dataa(\inst8|inst|inst84|inst2~regout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst84|inst2~regout ),
	.datad(\inst18|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[29]~36 .lut_mask = 16'hA2F3;
defparam \inst6|inst|inst8[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N7
cycloneii_lcell_ff \inst6|inst|inst84|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst84|inst2~regout ));

// Location: LCFF_X31_Y18_N25
cycloneii_lcell_ff \inst9|inst|inst84|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst84|inst2~regout ));

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \inst9|inst|inst8[29]~2 (
// Equation(s):
// \inst9|inst|inst8[29]~2_combout  = (((\inst9|inst|inst84|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst84|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[29]~2 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \inst6|inst|inst8[29]~37 (
// Equation(s):
// \inst6|inst|inst8[29]~37_combout  = (\inst6|inst|inst8[29]~36_combout  & (\inst9|inst|inst8[29]~2_combout  & ((\inst6|inst|inst84|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst8[29]~36_combout ),
	.datac(\inst6|inst|inst84|inst2~regout ),
	.datad(\inst9|inst|inst8[29]~2_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[29]~37 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N27
cycloneii_lcell_ff \inst9|inst|inst84|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst84|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \inst9|inst|inst8[28]~3 (
// Equation(s):
// \inst9|inst|inst8[28]~3_combout  = (((\inst9|inst|inst84|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst84|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[28]~3 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N23
cycloneii_lcell_ff \inst7|inst|inst84|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst84|inst3678~regout ));

// Location: LCFF_X30_Y19_N29
cycloneii_lcell_ff \inst8|inst|inst84|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst84|inst3678~regout ));

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \inst6|inst|inst8[28]~38 (
// Equation(s):
// \inst6|inst|inst8[28]~38_combout  = (\inst18|inst3|inst5~0_combout  & (\inst8|inst|inst84|inst3678~regout  & ((\inst7|inst|inst84|inst3678~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst18|inst3|inst5~0_combout  & 
// (((\inst7|inst|inst84|inst3678~regout )) # (!\inst18|inst3|inst3~0_combout )))

	.dataa(\inst18|inst3|inst5~0_combout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst84|inst3678~regout ),
	.datad(\inst8|inst|inst84|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[28]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[28]~38 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[28]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N9
cycloneii_lcell_ff \inst6|inst|inst84|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst84|inst3678~regout ));

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \inst6|inst|inst8[28]~39 (
// Equation(s):
// \inst6|inst|inst8[28]~39_combout  = (\inst9|inst|inst8[28]~3_combout  & (\inst6|inst|inst8[28]~38_combout  & ((\inst6|inst|inst84|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[28]~3_combout ),
	.datab(\inst6|inst|inst8[28]~38_combout ),
	.datac(\inst6|inst|inst84|inst3678~regout ),
	.datad(\inst18|inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[28]~39 .lut_mask = 16'h8088;
defparam \inst6|inst|inst8[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N13
cycloneii_lcell_ff \inst9|inst|inst4|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst4|inst~regout ));

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \inst9|inst|inst8[27]~4 (
// Equation(s):
// \inst9|inst|inst8[27]~4_combout  = (((\inst9|inst|inst4|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst4|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[27]~4 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N3
cycloneii_lcell_ff \inst6|inst|inst4|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst4|inst~regout ));

// Location: LCFF_X30_Y19_N11
cycloneii_lcell_ff \inst7|inst|inst4|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst4|inst~regout ));

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \inst8|inst|inst4|inst~feeder (
// Equation(s):
// \inst8|inst|inst4|inst~feeder_combout  = \input~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [27]),
	.cin(gnd),
	.combout(\inst8|inst|inst4|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|inst4|inst~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst|inst4|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N9
cycloneii_lcell_ff \inst8|inst|inst4|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(\inst8|inst|inst4|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst4|inst~regout ));

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \inst6|inst|inst8[27]~40 (
// Equation(s):
// \inst6|inst|inst8[27]~40_combout  = (\inst18|inst3|inst5~0_combout  & (\inst8|inst|inst4|inst~regout  & ((\inst7|inst|inst4|inst~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst18|inst3|inst5~0_combout  & (((\inst7|inst|inst4|inst~regout )) # 
// (!\inst18|inst3|inst3~0_combout )))

	.dataa(\inst18|inst3|inst5~0_combout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst4|inst~regout ),
	.datad(\inst8|inst|inst4|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[27]~40 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \inst6|inst|inst8[27]~41 (
// Equation(s):
// \inst6|inst|inst8[27]~41_combout  = (\inst9|inst|inst8[27]~4_combout  & (\inst6|inst|inst8[27]~40_combout  & ((\inst6|inst|inst4|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[27]~4_combout ),
	.datac(\inst6|inst|inst4|inst~regout ),
	.datad(\inst6|inst|inst8[27]~40_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[27]~41 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N31
cycloneii_lcell_ff \inst7|inst|inst4|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst4|inst1~regout ));

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \inst6|inst|inst8[26]~42 (
// Equation(s):
// \inst6|inst|inst8[26]~42_combout  = (\inst8|inst|inst4|inst1~regout  & (((\inst7|inst|inst4|inst1~regout )) # (!\inst18|inst3|inst3~0_combout ))) # (!\inst8|inst|inst4|inst1~regout  & (!\inst18|inst3|inst5~0_combout  & ((\inst7|inst|inst4|inst1~regout ) # 
// (!\inst18|inst3|inst3~0_combout ))))

	.dataa(\inst8|inst|inst4|inst1~regout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst4|inst1~regout ),
	.datad(\inst18|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[26]~42 .lut_mask = 16'hA2F3;
defparam \inst6|inst|inst8[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N31
cycloneii_lcell_ff \inst9|inst|inst4|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst4|inst1~regout ));

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \inst9|inst|inst8[26]~5 (
// Equation(s):
// \inst9|inst|inst8[26]~5_combout  = (((\inst9|inst|inst4|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst4|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[26]~5 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N5
cycloneii_lcell_ff \inst6|inst|inst4|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst4|inst1~regout ));

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \inst6|inst|inst8[26]~43 (
// Equation(s):
// \inst6|inst|inst8[26]~43_combout  = (\inst6|inst|inst8[26]~42_combout  & (\inst9|inst|inst8[26]~5_combout  & ((\inst6|inst|inst4|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[26]~42_combout ),
	.datab(\inst9|inst|inst8[26]~5_combout ),
	.datac(\inst6|inst|inst4|inst1~regout ),
	.datad(\inst18|inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[26]~43 .lut_mask = 16'h8088;
defparam \inst6|inst|inst8[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [25]));
// synopsys translate_off
defparam \input[25]~I .input_async_reset = "none";
defparam \input[25]~I .input_power_up = "low";
defparam \input[25]~I .input_register_mode = "none";
defparam \input[25]~I .input_sync_reset = "none";
defparam \input[25]~I .oe_async_reset = "none";
defparam \input[25]~I .oe_power_up = "low";
defparam \input[25]~I .oe_register_mode = "none";
defparam \input[25]~I .oe_sync_reset = "none";
defparam \input[25]~I .operation_mode = "input";
defparam \input[25]~I .output_async_reset = "none";
defparam \input[25]~I .output_power_up = "low";
defparam \input[25]~I .output_register_mode = "none";
defparam \input[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X31_Y18_N17
cycloneii_lcell_ff \inst9|inst|inst4|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst4|inst2~regout ));

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \inst9|inst|inst8[25]~6 (
// Equation(s):
// \inst9|inst|inst8[25]~6_combout  = (((\inst9|inst|inst4|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst4|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[25]~6 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N31
cycloneii_lcell_ff \inst6|inst|inst4|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst4|inst2~regout ));

// Location: LCFF_X30_Y19_N3
cycloneii_lcell_ff \inst7|inst|inst4|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst4|inst2~regout ));

// Location: LCFF_X30_Y19_N1
cycloneii_lcell_ff \inst8|inst|inst4|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst4|inst2~regout ));

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \inst6|inst|inst8[25]~44 (
// Equation(s):
// \inst6|inst|inst8[25]~44_combout  = (\inst18|inst3|inst5~0_combout  & (\inst8|inst|inst4|inst2~regout  & ((\inst7|inst|inst4|inst2~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst18|inst3|inst5~0_combout  & (((\inst7|inst|inst4|inst2~regout )) # 
// (!\inst18|inst3|inst3~0_combout )))

	.dataa(\inst18|inst3|inst5~0_combout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst4|inst2~regout ),
	.datad(\inst8|inst|inst4|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[25]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[25]~44 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[25]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \inst6|inst|inst8[25]~45 (
// Equation(s):
// \inst6|inst|inst8[25]~45_combout  = (\inst9|inst|inst8[25]~6_combout  & (\inst6|inst|inst8[25]~44_combout  & ((\inst6|inst|inst4|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[25]~6_combout ),
	.datac(\inst6|inst|inst4|inst2~regout ),
	.datad(\inst6|inst|inst8[25]~44_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[25]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[25]~45 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[25]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N11
cycloneii_lcell_ff \inst9|inst|inst4|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst4|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \inst9|inst|inst8[24]~7 (
// Equation(s):
// \inst9|inst|inst8[24]~7_combout  = (((\inst9|inst|inst4|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst4|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[24]~7 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \inst6|inst|inst4|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst4|inst3678~regout ));

// Location: LCFF_X30_Y19_N15
cycloneii_lcell_ff \inst7|inst|inst4|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst4|inst3678~regout ));

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \inst8|inst|inst4|inst3678~feeder (
// Equation(s):
// \inst8|inst|inst4|inst3678~feeder_combout  = \input~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [24]),
	.cin(gnd),
	.combout(\inst8|inst|inst4|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|inst4|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst|inst4|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N5
cycloneii_lcell_ff \inst8|inst|inst4|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(\inst8|inst|inst4|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst4|inst3678~regout ));

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \inst6|inst|inst8[24]~46 (
// Equation(s):
// \inst6|inst|inst8[24]~46_combout  = (\inst18|inst3|inst5~0_combout  & (\inst8|inst|inst4|inst3678~regout  & ((\inst7|inst|inst4|inst3678~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst18|inst3|inst5~0_combout  & 
// (((\inst7|inst|inst4|inst3678~regout )) # (!\inst18|inst3|inst3~0_combout )))

	.dataa(\inst18|inst3|inst5~0_combout ),
	.datab(\inst18|inst3|inst3~0_combout ),
	.datac(\inst7|inst|inst4|inst3678~regout ),
	.datad(\inst8|inst|inst4|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[24]~46 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \inst6|inst|inst8[24]~47 (
// Equation(s):
// \inst6|inst|inst8[24]~47_combout  = (\inst9|inst|inst8[24]~7_combout  & (\inst6|inst|inst8[24]~46_combout  & ((\inst6|inst|inst4|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[24]~7_combout ),
	.datac(\inst6|inst|inst4|inst3678~regout ),
	.datad(\inst6|inst|inst8[24]~46_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[24]~47 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N17
cycloneii_lcell_ff \inst8|inst|inst7|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst7|inst~regout ));

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \inst7|inst|inst7|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst7|inst~regout ));

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \inst6|inst|inst8[23]~48 (
// Equation(s):
// \inst6|inst|inst8[23]~48_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst7|inst~regout  & ((\inst8|inst|inst7|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst7|inst~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst7|inst~regout ),
	.datad(\inst7|inst|inst7|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[23]~48 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N27
cycloneii_lcell_ff \inst6|inst|inst7|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst7|inst~regout ));

// Location: LCFF_X31_Y18_N29
cycloneii_lcell_ff \inst9|inst|inst7|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst7|inst~regout ));

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \inst9|inst|inst8[23]~8 (
// Equation(s):
// \inst9|inst|inst8[23]~8_combout  = (((\inst9|inst|inst7|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst7|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[23]~8 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \inst6|inst|inst8[23]~49 (
// Equation(s):
// \inst6|inst|inst8[23]~49_combout  = (\inst6|inst|inst8[23]~48_combout  & (\inst9|inst|inst8[23]~8_combout  & ((\inst6|inst|inst7|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst8[23]~48_combout ),
	.datac(\inst6|inst|inst7|inst~regout ),
	.datad(\inst9|inst|inst8[23]~8_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[23]~49 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [22]));
// synopsys translate_off
defparam \input[22]~I .input_async_reset = "none";
defparam \input[22]~I .input_power_up = "low";
defparam \input[22]~I .input_register_mode = "none";
defparam \input[22]~I .input_sync_reset = "none";
defparam \input[22]~I .oe_async_reset = "none";
defparam \input[22]~I .oe_power_up = "low";
defparam \input[22]~I .oe_register_mode = "none";
defparam \input[22]~I .oe_sync_reset = "none";
defparam \input[22]~I .operation_mode = "input";
defparam \input[22]~I .output_async_reset = "none";
defparam \input[22]~I .output_power_up = "low";
defparam \input[22]~I .output_register_mode = "none";
defparam \input[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y19_N13
cycloneii_lcell_ff \inst8|inst|inst7|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst7|inst1~regout ));

// Location: LCFF_X29_Y19_N23
cycloneii_lcell_ff \inst7|inst|inst7|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst7|inst1~regout ));

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \inst6|inst|inst8[22]~50 (
// Equation(s):
// \inst6|inst|inst8[22]~50_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst7|inst1~regout  & ((\inst8|inst|inst7|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst7|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst7|inst1~regout ),
	.datad(\inst7|inst|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[22]~50 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N13
cycloneii_lcell_ff \inst6|inst|inst7|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst7|inst1~regout ));

// Location: LCFF_X31_Y18_N23
cycloneii_lcell_ff \inst9|inst|inst7|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst7|inst1~regout ));

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \inst9|inst|inst8[22]~9 (
// Equation(s):
// \inst9|inst|inst8[22]~9_combout  = (((\inst9|inst|inst7|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst7|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[22]~9 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \inst6|inst|inst8[22]~51 (
// Equation(s):
// \inst6|inst|inst8[22]~51_combout  = (\inst6|inst|inst8[22]~50_combout  & (\inst9|inst|inst8[22]~9_combout  & ((\inst6|inst|inst7|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst8[22]~50_combout ),
	.datac(\inst6|inst|inst7|inst1~regout ),
	.datad(\inst9|inst|inst8[22]~9_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[22]~51 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N1
cycloneii_lcell_ff \inst9|inst|inst7|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst7|inst2~regout ));

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \inst9|inst|inst8[21]~10 (
// Equation(s):
// \inst9|inst|inst8[21]~10_combout  = (((\inst9|inst|inst7|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst7|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[21]~10 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N23
cycloneii_lcell_ff \inst6|inst|inst7|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst7|inst2~regout ));

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \inst8|inst|inst7|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst7|inst2~regout ));

// Location: LCFF_X29_Y19_N19
cycloneii_lcell_ff \inst7|inst|inst7|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst7|inst2~regout ));

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \inst6|inst|inst8[21]~52 (
// Equation(s):
// \inst6|inst|inst8[21]~52_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst7|inst2~regout  & ((\inst8|inst|inst7|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst7|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst7|inst2~regout ),
	.datad(\inst7|inst|inst7|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[21]~52 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \inst6|inst|inst8[21]~53 (
// Equation(s):
// \inst6|inst|inst8[21]~53_combout  = (\inst9|inst|inst8[21]~10_combout  & (\inst6|inst|inst8[21]~52_combout  & ((\inst6|inst|inst7|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[21]~10_combout ),
	.datac(\inst6|inst|inst7|inst2~regout ),
	.datad(\inst6|inst|inst8[21]~52_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[21]~53 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N15
cycloneii_lcell_ff \inst7|inst|inst7|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst7|inst3678~regout ));

// Location: LCFF_X29_Y19_N5
cycloneii_lcell_ff \inst8|inst|inst7|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst7|inst3678~regout ));

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \inst6|inst|inst8[20]~54 (
// Equation(s):
// \inst6|inst|inst8[20]~54_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst7|inst3678~regout  & ((\inst8|inst|inst7|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst7|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout ))))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst7|inst|inst7|inst3678~regout ),
	.datac(\inst8|inst|inst7|inst3678~regout ),
	.datad(\inst18|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[20]~54 .lut_mask = 16'hD0DD;
defparam \inst6|inst|inst8[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \inst6|inst|inst7|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst7|inst3678~regout ));

// Location: LCFF_X31_Y18_N3
cycloneii_lcell_ff \inst9|inst|inst7|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst7|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \inst9|inst|inst8[20]~11 (
// Equation(s):
// \inst9|inst|inst8[20]~11_combout  = (((\inst9|inst|inst7|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst7|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[20]~11 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \inst6|inst|inst8[20]~55 (
// Equation(s):
// \inst6|inst|inst8[20]~55_combout  = (\inst6|inst|inst8[20]~54_combout  & (\inst9|inst|inst8[20]~11_combout  & ((\inst6|inst|inst7|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst8[20]~54_combout ),
	.datac(\inst6|inst|inst7|inst3678~regout ),
	.datad(\inst9|inst|inst8[20]~11_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[20]~55 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N25
cycloneii_lcell_ff \inst9|inst|inst3|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst3|inst~regout ));

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \inst9|inst|inst8[19]~12 (
// Equation(s):
// \inst9|inst|inst8[19]~12_combout  = (((\inst9|inst|inst3|inst~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst3|inst~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[19]~12 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N27
cycloneii_lcell_ff \inst6|inst|inst3|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst3|inst~regout ));

// Location: LCFF_X29_Y19_N9
cycloneii_lcell_ff \inst8|inst|inst3|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst3|inst~regout ));

// Location: LCFF_X29_Y19_N11
cycloneii_lcell_ff \inst7|inst|inst3|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst3|inst~regout ));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \inst6|inst|inst8[19]~56 (
// Equation(s):
// \inst6|inst|inst8[19]~56_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst3|inst~regout  & ((\inst8|inst|inst3|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst3|inst~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst3|inst~regout ),
	.datad(\inst7|inst|inst3|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[19]~56 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[19]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \inst6|inst|inst8[19]~57 (
// Equation(s):
// \inst6|inst|inst8[19]~57_combout  = (\inst9|inst|inst8[19]~12_combout  & (\inst6|inst|inst8[19]~56_combout  & ((\inst6|inst|inst3|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[19]~12_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst3|inst~regout ),
	.datad(\inst6|inst|inst8[19]~56_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[19]~57 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \inst8|inst|inst3|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst3|inst1~regout ));

// Location: LCFF_X29_Y19_N31
cycloneii_lcell_ff \inst7|inst|inst3|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst3|inst1~regout ));

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \inst6|inst|inst8[18]~58 (
// Equation(s):
// \inst6|inst|inst8[18]~58_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst3|inst1~regout  & ((\inst8|inst|inst3|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst3|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst3|inst1~regout ),
	.datad(\inst7|inst|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[18]~58 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N23
cycloneii_lcell_ff \inst6|inst|inst3|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst3|inst1~regout ));

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \inst9|inst|inst3|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst3|inst1~regout ));

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \inst9|inst|inst8[18]~13 (
// Equation(s):
// \inst9|inst|inst8[18]~13_combout  = (((\inst9|inst|inst3|inst1~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst3|inst1~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[18]~13 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \inst6|inst|inst8[18]~59 (
// Equation(s):
// \inst6|inst|inst8[18]~59_combout  = (\inst6|inst|inst8[18]~58_combout  & (\inst9|inst|inst8[18]~13_combout  & ((\inst6|inst|inst3|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[18]~58_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst3|inst1~regout ),
	.datad(\inst9|inst|inst8[18]~13_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[18]~59 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [17]));
// synopsys translate_off
defparam \input[17]~I .input_async_reset = "none";
defparam \input[17]~I .input_power_up = "low";
defparam \input[17]~I .input_register_mode = "none";
defparam \input[17]~I .input_sync_reset = "none";
defparam \input[17]~I .oe_async_reset = "none";
defparam \input[17]~I .oe_power_up = "low";
defparam \input[17]~I .oe_register_mode = "none";
defparam \input[17]~I .oe_sync_reset = "none";
defparam \input[17]~I .operation_mode = "input";
defparam \input[17]~I .output_async_reset = "none";
defparam \input[17]~I .output_power_up = "low";
defparam \input[17]~I .output_register_mode = "none";
defparam \input[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \inst8|inst|inst3|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst3|inst2~regout ));

// Location: LCFF_X29_Y19_N3
cycloneii_lcell_ff \inst7|inst|inst3|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst3|inst2~regout ));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \inst6|inst|inst8[17]~60 (
// Equation(s):
// \inst6|inst|inst8[17]~60_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst3|inst2~regout  & ((\inst8|inst|inst3|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst3|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst3|inst2~regout ),
	.datad(\inst7|inst|inst3|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[17]~60 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N3
cycloneii_lcell_ff \inst6|inst|inst3|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst3|inst2~regout ));

// Location: LCFF_X29_Y18_N1
cycloneii_lcell_ff \inst9|inst|inst3|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst3|inst2~regout ));

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \inst9|inst|inst8[17]~14 (
// Equation(s):
// \inst9|inst|inst8[17]~14_combout  = (((\inst9|inst|inst3|inst2~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst3|inst2~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[17]~14 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneii_lcell_comb \inst6|inst|inst8[17]~61 (
// Equation(s):
// \inst6|inst|inst8[17]~61_combout  = (\inst6|inst|inst8[17]~60_combout  & (\inst9|inst|inst8[17]~14_combout  & ((\inst6|inst|inst3|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[17]~60_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst3|inst2~regout ),
	.datad(\inst9|inst|inst8[17]~14_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[17]~61 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N21
cycloneii_lcell_ff \inst9|inst|inst3|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \inst9|inst|inst8[16]~15 (
// Equation(s):
// \inst9|inst|inst8[16]~15_combout  = (((\inst9|inst|inst3|inst3678~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst3|inst3678~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[16]~15 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \inst8|inst|inst3|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst3|inst3678~regout ));

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \inst7|inst|inst3|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \inst6|inst|inst8[16]~62 (
// Equation(s):
// \inst6|inst|inst8[16]~62_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst3|inst3678~regout  & ((\inst8|inst|inst3|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst3|inst3678~regout )) # (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst3|inst3678~regout ),
	.datad(\inst7|inst|inst3|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[16]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[16]~62 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[16]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N7
cycloneii_lcell_ff \inst6|inst|inst3|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \inst6|inst|inst8[16]~63 (
// Equation(s):
// \inst6|inst|inst8[16]~63_combout  = (\inst9|inst|inst8[16]~15_combout  & (\inst6|inst|inst8[16]~62_combout  & ((\inst6|inst|inst3|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[16]~15_combout ),
	.datab(\inst6|inst|inst8[16]~62_combout ),
	.datac(\inst6|inst|inst3|inst3678~regout ),
	.datad(\inst18|inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[16]~63 .lut_mask = 16'h8088;
defparam \inst6|inst|inst8[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [15]));
// synopsys translate_off
defparam \input[15]~I .input_async_reset = "none";
defparam \input[15]~I .input_power_up = "low";
defparam \input[15]~I .input_register_mode = "none";
defparam \input[15]~I .input_sync_reset = "none";
defparam \input[15]~I .oe_async_reset = "none";
defparam \input[15]~I .oe_power_up = "low";
defparam \input[15]~I .oe_register_mode = "none";
defparam \input[15]~I .oe_sync_reset = "none";
defparam \input[15]~I .operation_mode = "input";
defparam \input[15]~I .output_async_reset = "none";
defparam \input[15]~I .output_power_up = "low";
defparam \input[15]~I .output_register_mode = "none";
defparam \input[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \inst9|inst|inst6|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst6|inst~regout ));

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \inst9|inst|inst8[15]~16 (
// Equation(s):
// \inst9|inst|inst8[15]~16_combout  = (((\inst9|inst|inst6|inst~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst6|inst~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[15]~16 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N11
cycloneii_lcell_ff \inst6|inst|inst6|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst6|inst~regout ));

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \inst8|inst|inst6|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst6|inst~regout ));

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \inst7|inst|inst6|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst6|inst~regout ));

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \inst6|inst|inst8[15]~64 (
// Equation(s):
// \inst6|inst|inst8[15]~64_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst6|inst~regout  & ((\inst8|inst|inst6|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst6|inst~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst6|inst~regout ),
	.datad(\inst7|inst|inst6|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[15]~64 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \inst6|inst|inst8[15]~65 (
// Equation(s):
// \inst6|inst|inst8[15]~65_combout  = (\inst9|inst|inst8[15]~16_combout  & (\inst6|inst|inst8[15]~64_combout  & ((\inst6|inst|inst6|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[15]~16_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst6|inst~regout ),
	.datad(\inst6|inst|inst8[15]~64_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[15]~65 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N9
cycloneii_lcell_ff \inst8|inst|inst6|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst6|inst1~regout ));

// Location: LCFF_X33_Y21_N11
cycloneii_lcell_ff \inst7|inst|inst6|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst6|inst1~regout ));

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \inst6|inst|inst8[14]~66 (
// Equation(s):
// \inst6|inst|inst8[14]~66_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst6|inst1~regout  & ((\inst8|inst|inst6|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst6|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst6|inst1~regout ),
	.datad(\inst7|inst|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[14]~66 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \inst6|inst|inst6|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst6|inst1~regout ));

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \inst9|inst|inst6|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst6|inst1~regout ));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \inst9|inst|inst8[14]~17 (
// Equation(s):
// \inst9|inst|inst8[14]~17_combout  = (((\inst9|inst|inst6|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst6|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[14]~17 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \inst6|inst|inst8[14]~67 (
// Equation(s):
// \inst6|inst|inst8[14]~67_combout  = (\inst6|inst|inst8[14]~66_combout  & (\inst9|inst|inst8[14]~17_combout  & ((\inst6|inst|inst6|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[14]~66_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst6|inst1~regout ),
	.datad(\inst9|inst|inst8[14]~17_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[14]~67 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N29
cycloneii_lcell_ff \inst8|inst|inst6|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst6|inst2~regout ));

// Location: LCFF_X29_Y19_N7
cycloneii_lcell_ff \inst7|inst|inst6|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst6|inst2~regout ));

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \inst6|inst|inst8[13]~68 (
// Equation(s):
// \inst6|inst|inst8[13]~68_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst6|inst2~regout  & ((\inst8|inst|inst6|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst6|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst6|inst2~regout ),
	.datad(\inst7|inst|inst6|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[13]~68 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N5
cycloneii_lcell_ff \inst9|inst|inst6|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst6|inst2~regout ));

// Location: LCCOMB_X29_Y18_N4
cycloneii_lcell_comb \inst9|inst|inst8[13]~18 (
// Equation(s):
// \inst9|inst|inst8[13]~18_combout  = (((\inst9|inst|inst6|inst2~regout ) # (!\MIR~combout [2])) # (!\MIR~combout [3])) # (!\inst18|inst3|inst2~0_combout )

	.dataa(\inst18|inst3|inst2~0_combout ),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst6|inst2~regout ),
	.datad(\MIR~combout [2]),
	.cin(gnd),
	.combout(\inst9|inst|inst8[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[13]~18 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \inst6|inst|inst6|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst6|inst2~regout ));

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \inst6|inst|inst8[13]~69 (
// Equation(s):
// \inst6|inst|inst8[13]~69_combout  = (\inst6|inst|inst8[13]~68_combout  & (\inst9|inst|inst8[13]~18_combout  & ((\inst6|inst|inst6|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[13]~68_combout ),
	.datab(\inst9|inst|inst8[13]~18_combout ),
	.datac(\inst6|inst|inst6|inst2~regout ),
	.datad(\inst18|inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[13]~69 .lut_mask = 16'h8088;
defparam \inst6|inst|inst8[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \inst8|inst|inst6|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst6|inst3678~regout ));

// Location: LCFF_X33_Y21_N23
cycloneii_lcell_ff \inst7|inst|inst6|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst6|inst3678~regout ));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \inst6|inst|inst8[12]~70 (
// Equation(s):
// \inst6|inst|inst8[12]~70_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst6|inst3678~regout  & ((\inst8|inst|inst6|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst6|inst3678~regout )) # (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst6|inst3678~regout ),
	.datad(\inst7|inst|inst6|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[12]~70 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N15
cycloneii_lcell_ff \inst6|inst|inst6|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst6|inst3678~regout ));

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \inst9|inst|inst6|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst6|inst3678~regout ));

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \inst9|inst|inst8[12]~19 (
// Equation(s):
// \inst9|inst|inst8[12]~19_combout  = (((\inst9|inst|inst6|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst6|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[12]~19 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \inst6|inst|inst8[12]~71 (
// Equation(s):
// \inst6|inst|inst8[12]~71_combout  = (\inst6|inst|inst8[12]~70_combout  & (\inst9|inst|inst8[12]~19_combout  & ((\inst6|inst|inst6|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst6|inst|inst8[12]~70_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst6|inst3678~regout ),
	.datad(\inst9|inst|inst8[12]~19_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[12]~71 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [11]));
// synopsys translate_off
defparam \input[11]~I .input_async_reset = "none";
defparam \input[11]~I .input_power_up = "low";
defparam \input[11]~I .input_register_mode = "none";
defparam \input[11]~I .input_sync_reset = "none";
defparam \input[11]~I .oe_async_reset = "none";
defparam \input[11]~I .oe_power_up = "low";
defparam \input[11]~I .oe_register_mode = "none";
defparam \input[11]~I .oe_sync_reset = "none";
defparam \input[11]~I .operation_mode = "input";
defparam \input[11]~I .output_async_reset = "none";
defparam \input[11]~I .output_power_up = "low";
defparam \input[11]~I .output_register_mode = "none";
defparam \input[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \inst9|inst|inst2|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst2|inst~regout ));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \inst9|inst|inst8[11]~20 (
// Equation(s):
// \inst9|inst|inst8[11]~20_combout  = (((\inst9|inst|inst2|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst2|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[11]~20 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \inst6|inst|inst2|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst2|inst~regout ));

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \inst8|inst|inst2|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst2|inst~regout ));

// Location: LCFF_X33_Y21_N3
cycloneii_lcell_ff \inst7|inst|inst2|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst2|inst~regout ));

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \inst6|inst|inst8[11]~72 (
// Equation(s):
// \inst6|inst|inst8[11]~72_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst2|inst~regout  & ((\inst8|inst|inst2|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst2|inst~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst2|inst~regout ),
	.datad(\inst7|inst|inst2|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[11]~72 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \inst6|inst|inst8[11]~73 (
// Equation(s):
// \inst6|inst|inst8[11]~73_combout  = (\inst9|inst|inst8[11]~20_combout  & (\inst6|inst|inst8[11]~72_combout  & ((\inst6|inst|inst2|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[11]~20_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst2|inst~regout ),
	.datad(\inst6|inst|inst8[11]~72_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[11]~73 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \inst9|inst|inst2|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst2|inst1~regout ));

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \inst9|inst|inst8[10]~21 (
// Equation(s):
// \inst9|inst|inst8[10]~21_combout  = (((\inst9|inst|inst2|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst2|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[10]~21 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \inst6|inst|inst2|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst2|inst1~regout ));

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \inst8|inst|inst2|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst2|inst1~regout ));

// Location: LCFF_X33_Y21_N31
cycloneii_lcell_ff \inst7|inst|inst2|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst2|inst1~regout ));

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \inst6|inst|inst8[10]~74 (
// Equation(s):
// \inst6|inst|inst8[10]~74_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst2|inst1~regout  & ((\inst8|inst|inst2|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst2|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst2|inst1~regout ),
	.datad(\inst7|inst|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[10]~74 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \inst6|inst|inst8[10]~75 (
// Equation(s):
// \inst6|inst|inst8[10]~75_combout  = (\inst9|inst|inst8[10]~21_combout  & (\inst6|inst|inst8[10]~74_combout  & ((\inst6|inst|inst2|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[10]~21_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst2|inst1~regout ),
	.datad(\inst6|inst|inst8[10]~74_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[10]~75 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N5
cycloneii_lcell_ff \inst9|inst|inst2|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst2|inst2~regout ));

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \inst9|inst|inst8[9]~22 (
// Equation(s):
// \inst9|inst|inst8[9]~22_combout  = (((\inst9|inst|inst2|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst2|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[9]~22 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \inst8|inst|inst2|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst2|inst2~regout ));

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \inst7|inst|inst2|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst2|inst2~regout ));

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \inst6|inst|inst8[9]~76 (
// Equation(s):
// \inst6|inst|inst8[9]~76_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst2|inst2~regout  & ((\inst8|inst|inst2|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst2|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst2|inst2~regout ),
	.datad(\inst7|inst|inst2|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[9]~76 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N11
cycloneii_lcell_ff \inst6|inst|inst2|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst2|inst2~regout ));

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \inst6|inst|inst8[9]~77 (
// Equation(s):
// \inst6|inst|inst8[9]~77_combout  = (\inst9|inst|inst8[9]~22_combout  & (\inst6|inst|inst8[9]~76_combout  & ((\inst6|inst|inst2|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[9]~22_combout ),
	.datab(\inst6|inst|inst8[9]~76_combout ),
	.datac(\inst6|inst|inst2|inst2~regout ),
	.datad(\inst18|inst3|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[9]~77 .lut_mask = 16'h8088;
defparam \inst6|inst|inst8[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [8]));
// synopsys translate_off
defparam \input[8]~I .input_async_reset = "none";
defparam \input[8]~I .input_power_up = "low";
defparam \input[8]~I .input_register_mode = "none";
defparam \input[8]~I .input_sync_reset = "none";
defparam \input[8]~I .oe_async_reset = "none";
defparam \input[8]~I .oe_power_up = "low";
defparam \input[8]~I .oe_register_mode = "none";
defparam \input[8]~I .oe_sync_reset = "none";
defparam \input[8]~I .operation_mode = "input";
defparam \input[8]~I .output_async_reset = "none";
defparam \input[8]~I .output_power_up = "low";
defparam \input[8]~I .output_register_mode = "none";
defparam \input[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X31_Y18_N7
cycloneii_lcell_ff \inst9|inst|inst2|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst2|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \inst9|inst|inst8[8]~23 (
// Equation(s):
// \inst9|inst|inst8[8]~23_combout  = (((\inst9|inst|inst2|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst2|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[8]~23 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N5
cycloneii_lcell_ff \inst6|inst|inst2|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst2|inst3678~regout ));

// Location: LCFF_X33_Y21_N21
cycloneii_lcell_ff \inst8|inst|inst2|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst2|inst3678~regout ));

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \inst7|inst|inst2|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst2|inst3678~regout ));

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \inst6|inst|inst8[8]~78 (
// Equation(s):
// \inst6|inst|inst8[8]~78_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst2|inst3678~regout  & ((\inst8|inst|inst2|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst2|inst3678~regout )) # (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst2|inst3678~regout ),
	.datad(\inst7|inst|inst2|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[8]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[8]~78 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[8]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \inst6|inst|inst8[8]~79 (
// Equation(s):
// \inst6|inst|inst8[8]~79_combout  = (\inst9|inst|inst8[8]~23_combout  & (\inst6|inst|inst8[8]~78_combout  & ((\inst6|inst|inst2|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[8]~23_combout ),
	.datac(\inst6|inst|inst2|inst3678~regout ),
	.datad(\inst6|inst|inst8[8]~78_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[8]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[8]~79 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[8]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \inst6|inst|inst5|inst~0 (
// Equation(s):
// \inst6|inst|inst5|inst~0_combout  = !\input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst6|inst|inst5|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst5|inst~0 .lut_mask = 16'h00FF;
defparam \inst6|inst|inst5|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \inst6|inst|inst5|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(\inst6|inst|inst5|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst5|inst~regout ));

// Location: LCFF_X31_Y18_N9
cycloneii_lcell_ff \inst9|inst|inst5|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst5|inst~regout ));

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \inst9|inst|inst8[7]~24 (
// Equation(s):
// \inst9|inst|inst8[7]~24_combout  = (((\inst9|inst|inst5|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst5|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[7]~24 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \inst7|inst|inst5|inst~0 (
// Equation(s):
// \inst7|inst|inst5|inst~0_combout  = !\input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst7|inst|inst5|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst|inst5|inst~0 .lut_mask = 16'h00FF;
defparam \inst7|inst|inst5|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N19
cycloneii_lcell_ff \inst7|inst|inst5|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(\inst7|inst|inst5|inst~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst5|inst~regout ));

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \inst6|inst|inst8[7]~80 (
// Equation(s):
// \inst6|inst|inst8[7]~80_combout  = (\inst8|inst|inst5|inst~regout  & (!\inst18|inst3|inst5~0_combout  & ((!\inst7|inst|inst5|inst~regout ) # (!\inst18|inst3|inst3~0_combout )))) # (!\inst8|inst|inst5|inst~regout  & (((!\inst7|inst|inst5|inst~regout ) # 
// (!\inst18|inst3|inst3~0_combout ))))

	.dataa(\inst8|inst|inst5|inst~regout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst18|inst3|inst3~0_combout ),
	.datad(\inst7|inst|inst5|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[7]~80 .lut_mask = 16'h0777;
defparam \inst6|inst|inst8[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \inst6|inst|inst8[7]~81 (
// Equation(s):
// \inst6|inst|inst8[7]~81_combout  = (\inst9|inst|inst8[7]~24_combout  & (\inst6|inst|inst8[7]~80_combout  & ((!\inst6|inst|inst5|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst5|inst~regout ),
	.datac(\inst9|inst|inst8[7]~24_combout ),
	.datad(\inst6|inst|inst8[7]~80_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[7]~81 .lut_mask = 16'h7000;
defparam \inst6|inst|inst8[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [6]));
// synopsys translate_off
defparam \input[6]~I .input_async_reset = "none";
defparam \input[6]~I .input_power_up = "low";
defparam \input[6]~I .input_register_mode = "none";
defparam \input[6]~I .input_sync_reset = "none";
defparam \input[6]~I .oe_async_reset = "none";
defparam \input[6]~I .oe_power_up = "low";
defparam \input[6]~I .oe_register_mode = "none";
defparam \input[6]~I .oe_sync_reset = "none";
defparam \input[6]~I .operation_mode = "input";
defparam \input[6]~I .output_async_reset = "none";
defparam \input[6]~I .output_power_up = "low";
defparam \input[6]~I .output_register_mode = "none";
defparam \input[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \inst9|inst|inst5|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst5|inst1~regout ));

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \inst9|inst|inst8[6]~25 (
// Equation(s):
// \inst9|inst|inst8[6]~25_combout  = (((\inst9|inst|inst5|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst5|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[6]~25 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N21
cycloneii_lcell_ff \inst6|inst|inst5|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst5|inst1~regout ));

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \inst8|inst|inst5|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst5|inst1~regout ));

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \inst7|inst|inst5|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst5|inst1~regout ));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \inst6|inst|inst8[6]~82 (
// Equation(s):
// \inst6|inst|inst8[6]~82_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst5|inst1~regout  & ((\inst8|inst|inst5|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst5|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst5|inst1~regout ),
	.datad(\inst7|inst|inst5|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[6]~82 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \inst6|inst|inst8[6]~83 (
// Equation(s):
// \inst6|inst|inst8[6]~83_combout  = (\inst9|inst|inst8[6]~25_combout  & (\inst6|inst|inst8[6]~82_combout  & ((\inst6|inst|inst5|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[6]~25_combout ),
	.datac(\inst6|inst|inst5|inst1~regout ),
	.datad(\inst6|inst|inst8[6]~82_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[6]~83 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N19
cycloneii_lcell_ff \inst9|inst|inst5|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst5|inst2~regout ));

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \inst9|inst|inst8[5]~26 (
// Equation(s):
// \inst9|inst|inst8[5]~26_combout  = (((\inst9|inst|inst5|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst5|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[5]~26 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N23
cycloneii_lcell_ff \inst6|inst|inst5|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst5|inst2~regout ));

// Location: LCFF_X36_Y21_N5
cycloneii_lcell_ff \inst8|inst|inst5|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst5|inst2~regout ));

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \inst7|inst|inst5|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst5|inst2~regout ));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \inst6|inst|inst8[5]~84 (
// Equation(s):
// \inst6|inst|inst8[5]~84_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst5|inst2~regout  & ((\inst8|inst|inst5|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst5|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst5|inst2~regout ),
	.datad(\inst7|inst|inst5|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[5]~84 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \inst6|inst|inst8[5]~85 (
// Equation(s):
// \inst6|inst|inst8[5]~85_combout  = (\inst9|inst|inst8[5]~26_combout  & (\inst6|inst|inst8[5]~84_combout  & ((\inst6|inst|inst5|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst9|inst|inst8[5]~26_combout ),
	.datac(\inst6|inst|inst5|inst2~regout ),
	.datad(\inst6|inst|inst8[5]~84_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[5]~85 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \inst6|inst|inst5|inst3678~0 (
// Equation(s):
// \inst6|inst|inst5|inst3678~0_combout  = !\input~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\input~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|inst|inst5|inst3678~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst5|inst3678~0 .lut_mask = 16'h0F0F;
defparam \inst6|inst|inst5|inst3678~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N1
cycloneii_lcell_ff \inst6|inst|inst5|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(\inst6|inst|inst5|inst3678~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst5|inst3678~regout ));

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \inst8|inst|inst5|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst5|inst3678~regout ));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \inst7|inst|inst5|inst3678~0 (
// Equation(s):
// \inst7|inst|inst5|inst3678~0_combout  = !\input~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [4]),
	.cin(gnd),
	.combout(\inst7|inst|inst5|inst3678~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst|inst5|inst3678~0 .lut_mask = 16'h00FF;
defparam \inst7|inst|inst5|inst3678~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \inst7|inst|inst5|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(\inst7|inst|inst5|inst3678~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst5|inst3678~regout ));

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \inst6|inst|inst8[4]~86 (
// Equation(s):
// \inst6|inst|inst8[4]~86_combout  = (\inst18|inst3|inst3~0_combout  & (!\inst7|inst|inst5|inst3678~regout  & ((\inst8|inst|inst5|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst5|inst3678~regout )) # (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst5|inst3678~regout ),
	.datad(\inst7|inst|inst5|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[4]~86 .lut_mask = 16'h51F3;
defparam \inst6|inst|inst8[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N21
cycloneii_lcell_ff \inst9|inst|inst5|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst5|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \inst9|inst|inst8[4]~27 (
// Equation(s):
// \inst9|inst|inst8[4]~27_combout  = (((\inst9|inst|inst5|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst5|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[4]~27 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \inst6|inst|inst8[4]~87 (
// Equation(s):
// \inst6|inst|inst8[4]~87_combout  = (\inst6|inst|inst8[4]~86_combout  & (\inst9|inst|inst8[4]~27_combout  & ((!\inst6|inst|inst5|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst5|inst3678~regout ),
	.datac(\inst6|inst|inst8[4]~86_combout ),
	.datad(\inst9|inst|inst8[4]~27_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[4]~87 .lut_mask = 16'h7000;
defparam \inst6|inst|inst8[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \inst8|inst|inst1|inst (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst1|inst~regout ));

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \inst7|inst|inst1|inst (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst1|inst~regout ));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \inst6|inst|inst8[3]~88 (
// Equation(s):
// \inst6|inst|inst8[3]~88_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst1|inst~regout  & ((\inst8|inst|inst1|inst~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst1|inst~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst1|inst~regout ),
	.datad(\inst7|inst|inst1|inst~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[3]~88 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N13
cycloneii_lcell_ff \inst6|inst|inst1|inst (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst1|inst~regout ));

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \inst9|inst|inst1|inst (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst1|inst~regout ));

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \inst9|inst|inst8[3]~28 (
// Equation(s):
// \inst9|inst|inst8[3]~28_combout  = (((\inst9|inst|inst1|inst~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst1|inst~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[3]~28 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \inst6|inst|inst8[3]~89 (
// Equation(s):
// \inst6|inst|inst8[3]~89_combout  = (\inst6|inst|inst8[3]~88_combout  & (\inst9|inst|inst8[3]~28_combout  & ((\inst6|inst|inst1|inst~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst18|inst3|inst2~1_combout ),
	.datab(\inst6|inst|inst8[3]~88_combout ),
	.datac(\inst6|inst|inst1|inst~regout ),
	.datad(\inst9|inst|inst8[3]~28_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[3]~89 .lut_mask = 16'hC400;
defparam \inst6|inst|inst8[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \inst9|inst|inst1|inst1 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst1|inst1~regout ));

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \inst9|inst|inst8[2]~29 (
// Equation(s):
// \inst9|inst|inst8[2]~29_combout  = (((\inst9|inst|inst1|inst1~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst1|inst1~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[2]~29 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \inst6|inst|inst1|inst1 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst1|inst1~regout ));

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \inst8|inst|inst1|inst1 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst1|inst1~regout ));

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \inst7|inst|inst1|inst1~feeder (
// Equation(s):
// \inst7|inst|inst1|inst1~feeder_combout  = \input~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [2]),
	.cin(gnd),
	.combout(\inst7|inst|inst1|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst|inst1|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst|inst1|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \inst7|inst|inst1|inst1 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(\inst7|inst|inst1|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst1|inst1~regout ));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \inst6|inst|inst8[2]~90 (
// Equation(s):
// \inst6|inst|inst8[2]~90_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst1|inst1~regout  & ((\inst8|inst|inst1|inst1~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst1|inst1~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst1|inst1~regout ),
	.datad(\inst7|inst|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[2]~90 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \inst6|inst|inst8[2]~91 (
// Equation(s):
// \inst6|inst|inst8[2]~91_combout  = (\inst9|inst|inst8[2]~29_combout  & (\inst6|inst|inst8[2]~90_combout  & ((\inst6|inst|inst1|inst1~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[2]~29_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst1|inst1~regout ),
	.datad(\inst6|inst|inst8[2]~90_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[2]~91 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [1]));
// synopsys translate_off
defparam \input[1]~I .input_async_reset = "none";
defparam \input[1]~I .input_power_up = "low";
defparam \input[1]~I .input_register_mode = "none";
defparam \input[1]~I .input_sync_reset = "none";
defparam \input[1]~I .oe_async_reset = "none";
defparam \input[1]~I .oe_power_up = "low";
defparam \input[1]~I .oe_register_mode = "none";
defparam \input[1]~I .oe_sync_reset = "none";
defparam \input[1]~I .operation_mode = "input";
defparam \input[1]~I .output_async_reset = "none";
defparam \input[1]~I .output_power_up = "low";
defparam \input[1]~I .output_register_mode = "none";
defparam \input[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \inst9|inst|inst1|inst2 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst1|inst2~regout ));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \inst9|inst|inst8[1]~30 (
// Equation(s):
// \inst9|inst|inst8[1]~30_combout  = (((\inst9|inst|inst1|inst2~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [2])) # (!\MIR~combout [3])

	.dataa(\MIR~combout [3]),
	.datab(\MIR~combout [2]),
	.datac(\inst9|inst|inst1|inst2~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[1]~30 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N31
cycloneii_lcell_ff \inst6|inst|inst1|inst2 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst1|inst2~regout ));

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \inst8|inst|inst1|inst2 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst1|inst2~regout ));

// Location: LCFF_X36_Y21_N7
cycloneii_lcell_ff \inst7|inst|inst1|inst2 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst1|inst2~regout ));

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \inst6|inst|inst8[1]~92 (
// Equation(s):
// \inst6|inst|inst8[1]~92_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst1|inst2~regout  & ((\inst8|inst|inst1|inst2~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & (((\inst8|inst|inst1|inst2~regout )) # 
// (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst1|inst2~regout ),
	.datad(\inst7|inst|inst1|inst2~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[1]~92 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \inst6|inst|inst8[1]~93 (
// Equation(s):
// \inst6|inst|inst8[1]~93_combout  = (\inst9|inst|inst8[1]~30_combout  & (\inst6|inst|inst8[1]~92_combout  & ((\inst6|inst|inst1|inst2~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[1]~30_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst1|inst2~regout ),
	.datad(\inst6|inst|inst8[1]~92_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[1]~93 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N15
cycloneii_lcell_ff \inst9|inst|inst1|inst3678 (
	.clk(\inst9|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst|inst1|inst3678~regout ));

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \inst9|inst|inst8[0]~31 (
// Equation(s):
// \inst9|inst|inst8[0]~31_combout  = (((\inst9|inst|inst1|inst3678~regout ) # (!\inst18|inst3|inst2~0_combout )) # (!\MIR~combout [3])) # (!\MIR~combout [2])

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [3]),
	.datac(\inst9|inst|inst1|inst3678~regout ),
	.datad(\inst18|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|inst8[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|inst8[0]~31 .lut_mask = 16'hF7FF;
defparam \inst9|inst|inst8[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \inst6|inst|inst1|inst3678 (
	.clk(\inst6|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst|inst1|inst3678~regout ));

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \inst8|inst|inst1|inst3678 (
	.clk(\inst8|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst|inst1|inst3678~regout ));

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \inst7|inst|inst1|inst3678 (
	.clk(\inst7|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst1|inst3678~regout ));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \inst6|inst|inst8[0]~94 (
// Equation(s):
// \inst6|inst|inst8[0]~94_combout  = (\inst18|inst3|inst3~0_combout  & (\inst7|inst|inst1|inst3678~regout  & ((\inst8|inst|inst1|inst3678~regout ) # (!\inst18|inst3|inst5~0_combout )))) # (!\inst18|inst3|inst3~0_combout  & 
// (((\inst8|inst|inst1|inst3678~regout )) # (!\inst18|inst3|inst5~0_combout )))

	.dataa(\inst18|inst3|inst3~0_combout ),
	.datab(\inst18|inst3|inst5~0_combout ),
	.datac(\inst8|inst|inst1|inst3678~regout ),
	.datad(\inst7|inst|inst1|inst3678~regout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[0]~94 .lut_mask = 16'hF351;
defparam \inst6|inst|inst8[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \inst6|inst|inst8[0]~95 (
// Equation(s):
// \inst6|inst|inst8[0]~95_combout  = (\inst9|inst|inst8[0]~31_combout  & (\inst6|inst|inst8[0]~94_combout  & ((\inst6|inst|inst1|inst3678~regout ) # (!\inst18|inst3|inst2~1_combout ))))

	.dataa(\inst9|inst|inst8[0]~31_combout ),
	.datab(\inst18|inst3|inst2~1_combout ),
	.datac(\inst6|inst|inst1|inst3678~regout ),
	.datad(\inst6|inst|inst8[0]~94_combout ),
	.cin(gnd),
	.combout(\inst6|inst|inst8[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst|inst8[0]~95 .lut_mask = 16'hA200;
defparam \inst6|inst|inst8[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneii_lcell_comb \inst|inst|inst9 (
// Equation(s):
// \inst|inst|inst9~combout  = LCELL((\clock~combout  & \MIR~combout [7]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\MIR~combout [7]),
	.cin(gnd),
	.combout(\inst|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst9 .lut_mask = 16'hF000;
defparam \inst|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N16
cycloneii_lcell_comb \inst|inst|inst84|inst~feeder (
// Equation(s):
// \inst|inst|inst84|inst~feeder_combout  = \input~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [31]),
	.cin(gnd),
	.combout(\inst|inst|inst84|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst84|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst84|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y13_N17
cycloneii_lcell_ff \inst|inst|inst84|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst84|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst84|inst~regout ));

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \inst|inst|inst84|inst1~feeder (
// Equation(s):
// \inst|inst|inst84|inst1~feeder_combout  = \input~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [30]),
	.cin(gnd),
	.combout(\inst|inst|inst84|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst84|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst84|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N17
cycloneii_lcell_ff \inst|inst|inst84|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst84|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst84|inst1~regout ));

// Location: LCCOMB_X1_Y8_N0
cycloneii_lcell_comb \inst|inst|inst84|inst2~feeder (
// Equation(s):
// \inst|inst|inst84|inst2~feeder_combout  = \input~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [29]),
	.cin(gnd),
	.combout(\inst|inst|inst84|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst84|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst84|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N1
cycloneii_lcell_ff \inst|inst|inst84|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst84|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst84|inst2~regout ));

// Location: LCCOMB_X33_Y8_N0
cycloneii_lcell_comb \inst|inst|inst84|inst3678~feeder (
// Equation(s):
// \inst|inst|inst84|inst3678~feeder_combout  = \input~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [28]),
	.cin(gnd),
	.combout(\inst|inst|inst84|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst84|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst84|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N1
cycloneii_lcell_ff \inst|inst|inst84|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst84|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst84|inst3678~regout ));

// Location: LCFF_X62_Y20_N1
cycloneii_lcell_ff \inst|inst|inst4|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst4|inst~regout ));

// Location: LCCOMB_X56_Y2_N16
cycloneii_lcell_comb \inst|inst|inst4|inst1~feeder (
// Equation(s):
// \inst|inst|inst4|inst1~feeder_combout  = \input~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [26]),
	.cin(gnd),
	.combout(\inst|inst|inst4|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst4|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst4|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y2_N17
cycloneii_lcell_ff \inst|inst|inst4|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst4|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst4|inst1~regout ));

// Location: LCFF_X1_Y16_N17
cycloneii_lcell_ff \inst|inst|inst4|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst4|inst2~regout ));

// Location: LCCOMB_X57_Y20_N0
cycloneii_lcell_comb \inst|inst|inst4|inst3678~feeder (
// Equation(s):
// \inst|inst|inst4|inst3678~feeder_combout  = \input~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [24]),
	.cin(gnd),
	.combout(\inst|inst|inst4|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst4|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst4|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y20_N1
cycloneii_lcell_ff \inst|inst|inst4|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst4|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst4|inst3678~regout ));

// Location: LCCOMB_X1_Y6_N0
cycloneii_lcell_comb \inst|inst|inst7|inst~feeder (
// Equation(s):
// \inst|inst|inst7|inst~feeder_combout  = \input~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [23]),
	.cin(gnd),
	.combout(\inst|inst|inst7|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst7|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst7|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N1
cycloneii_lcell_ff \inst|inst|inst7|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst7|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst7|inst~regout ));

// Location: LCCOMB_X2_Y16_N16
cycloneii_lcell_comb \inst|inst|inst7|inst1~feeder (
// Equation(s):
// \inst|inst|inst7|inst1~feeder_combout  = \input~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [22]),
	.cin(gnd),
	.combout(\inst|inst|inst7|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst7|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst7|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y16_N17
cycloneii_lcell_ff \inst|inst|inst7|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst7|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst7|inst1~regout ));

// Location: LCFF_X3_Y8_N17
cycloneii_lcell_ff \inst|inst|inst7|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst7|inst2~regout ));

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \inst|inst|inst7|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst7|inst3678~regout ));

// Location: LCCOMB_X50_Y2_N8
cycloneii_lcell_comb \inst|inst|inst3|inst~feeder (
// Equation(s):
// \inst|inst|inst3|inst~feeder_combout  = \input~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [19]),
	.cin(gnd),
	.combout(\inst|inst|inst3|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst3|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst3|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N9
cycloneii_lcell_ff \inst|inst|inst3|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst3|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3|inst~regout ));

// Location: LCFF_X23_Y35_N25
cycloneii_lcell_ff \inst|inst|inst3|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3|inst1~regout ));

// Location: LCFF_X23_Y35_N19
cycloneii_lcell_ff \inst|inst|inst3|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3|inst2~regout ));

// Location: LCCOMB_X6_Y35_N0
cycloneii_lcell_comb \inst|inst|inst3|inst3678~feeder (
// Equation(s):
// \inst|inst|inst3|inst3678~feeder_combout  = \input~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [16]),
	.cin(gnd),
	.combout(\inst|inst|inst3|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst3|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst3|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y35_N1
cycloneii_lcell_ff \inst|inst|inst3|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst3|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X8_Y35_N0
cycloneii_lcell_comb \inst|inst|inst6|inst~feeder (
// Equation(s):
// \inst|inst|inst6|inst~feeder_combout  = \input~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [15]),
	.cin(gnd),
	.combout(\inst|inst|inst6|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst6|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst6|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y35_N1
cycloneii_lcell_ff \inst|inst|inst6|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst6|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst6|inst~regout ));

// Location: LCCOMB_X63_Y20_N0
cycloneii_lcell_comb \inst|inst|inst6|inst1~feeder (
// Equation(s):
// \inst|inst|inst6|inst1~feeder_combout  = \input~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [14]),
	.cin(gnd),
	.combout(\inst|inst|inst6|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst6|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst6|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y20_N1
cycloneii_lcell_ff \inst|inst|inst6|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst6|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst6|inst1~regout ));

// Location: LCCOMB_X3_Y6_N8
cycloneii_lcell_comb \inst|inst|inst6|inst2~feeder (
// Equation(s):
// \inst|inst|inst6|inst2~feeder_combout  = \input~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [13]),
	.cin(gnd),
	.combout(\inst|inst|inst6|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst6|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst6|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N9
cycloneii_lcell_ff \inst|inst|inst6|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst6|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst6|inst2~regout ));

// Location: LCCOMB_X64_Y25_N0
cycloneii_lcell_comb \inst|inst|inst6|inst3678~feeder (
// Equation(s):
// \inst|inst|inst6|inst3678~feeder_combout  = \input~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [12]),
	.cin(gnd),
	.combout(\inst|inst|inst6|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst6|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst6|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N1
cycloneii_lcell_ff \inst|inst|inst6|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst6|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst6|inst3678~regout ));

// Location: LCCOMB_X2_Y35_N0
cycloneii_lcell_comb \inst|inst|inst2|inst~feeder (
// Equation(s):
// \inst|inst|inst2|inst~feeder_combout  = \input~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [11]),
	.cin(gnd),
	.combout(\inst|inst|inst2|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst2|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N1
cycloneii_lcell_ff \inst|inst|inst2|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst2|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2|inst~regout ));

// Location: LCCOMB_X45_Y8_N8
cycloneii_lcell_comb \inst|inst|inst2|inst1~feeder (
// Equation(s):
// \inst|inst|inst2|inst1~feeder_combout  = \input~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [10]),
	.cin(gnd),
	.combout(\inst|inst|inst2|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst2|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y8_N9
cycloneii_lcell_ff \inst|inst|inst2|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst2|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2|inst1~regout ));

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \inst|inst|inst2|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2|inst2~regout ));

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \inst|inst|inst2|inst3678~feeder (
// Equation(s):
// \inst|inst|inst2|inst3678~feeder_combout  = \input~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [8]),
	.cin(gnd),
	.combout(\inst|inst|inst2|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst2|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \inst|inst|inst2|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst2|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2|inst3678~regout ));

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \inst|inst|inst5|inst~feeder (
// Equation(s):
// \inst|inst|inst5|inst~feeder_combout  = \input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst|inst|inst5|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst5|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst5|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N7
cycloneii_lcell_ff \inst|inst|inst5|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst5|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5|inst~regout ));

// Location: LCCOMB_X23_Y35_N12
cycloneii_lcell_comb \inst|inst|inst5|inst1~feeder (
// Equation(s):
// \inst|inst|inst5|inst1~feeder_combout  = \input~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [6]),
	.cin(gnd),
	.combout(\inst|inst|inst5|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst5|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst5|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N13
cycloneii_lcell_ff \inst|inst|inst5|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst5|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5|inst1~regout ));

// Location: LCCOMB_X23_Y35_N30
cycloneii_lcell_comb \inst|inst|inst5|inst2~feeder (
// Equation(s):
// \inst|inst|inst5|inst2~feeder_combout  = \input~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [5]),
	.cin(gnd),
	.combout(\inst|inst|inst5|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst5|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst5|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N31
cycloneii_lcell_ff \inst|inst|inst5|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst5|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5|inst2~regout ));

// Location: LCFF_X23_Y35_N9
cycloneii_lcell_ff \inst|inst|inst5|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5|inst3678~regout ));

// Location: LCCOMB_X23_Y35_N26
cycloneii_lcell_comb \inst|inst|inst1|inst~feeder (
// Equation(s):
// \inst|inst|inst1|inst~feeder_combout  = \input~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [3]),
	.cin(gnd),
	.combout(\inst|inst|inst1|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst1|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst1|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N27
cycloneii_lcell_ff \inst|inst|inst1|inst (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst1|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1|inst~regout ));

// Location: LCCOMB_X23_Y35_N20
cycloneii_lcell_comb \inst|inst|inst1|inst1~feeder (
// Equation(s):
// \inst|inst|inst1|inst1~feeder_combout  = \input~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [2]),
	.cin(gnd),
	.combout(\inst|inst|inst1|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst1|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst1|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N21
cycloneii_lcell_ff \inst|inst|inst1|inst1 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst1|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1|inst1~regout ));

// Location: LCCOMB_X23_Y35_N22
cycloneii_lcell_comb \inst|inst|inst1|inst2~feeder (
// Equation(s):
// \inst|inst|inst1|inst2~feeder_combout  = \input~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [1]),
	.cin(gnd),
	.combout(\inst|inst|inst1|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst1|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst1|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N23
cycloneii_lcell_ff \inst|inst|inst1|inst2 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(\inst|inst|inst1|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1|inst2~regout ));

// Location: LCFF_X23_Y35_N1
cycloneii_lcell_ff \inst|inst|inst1|inst3678 (
	.clk(\inst|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1|inst3678~regout ));

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneii_lcell_comb \inst11|inst|inst9 (
// Equation(s):
// \inst11|inst|inst9~combout  = LCELL((\clock~combout  & \MIR~combout [15]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\MIR~combout [15]),
	.cin(gnd),
	.combout(\inst11|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst9 .lut_mask = 16'hF000;
defparam \inst11|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \inst11|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst11|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst11|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst11|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst11|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb \inst11|inst|inst84|inst~feeder (
// Equation(s):
// \inst11|inst|inst84|inst~feeder_combout  = \input~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [31]),
	.cin(gnd),
	.combout(\inst11|inst|inst84|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst84|inst~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst84|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y24_N17
cycloneii_lcell_ff \inst11|inst|inst84|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst84|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst84|inst~regout ));

// Location: LCCOMB_X51_Y2_N16
cycloneii_lcell_comb \inst11|inst|inst84|inst1~feeder (
// Equation(s):
// \inst11|inst|inst84|inst1~feeder_combout  = \input~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [30]),
	.cin(gnd),
	.combout(\inst11|inst|inst84|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst84|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst84|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y2_N17
cycloneii_lcell_ff \inst11|inst|inst84|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst84|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst84|inst1~regout ));

// Location: LCCOMB_X1_Y9_N16
cycloneii_lcell_comb \inst11|inst|inst84|inst2~feeder (
// Equation(s):
// \inst11|inst|inst84|inst2~feeder_combout  = \input~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [29]),
	.cin(gnd),
	.combout(\inst11|inst|inst84|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst84|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst84|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N17
cycloneii_lcell_ff \inst11|inst|inst84|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst84|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst84|inst2~regout ));

// Location: LCCOMB_X33_Y8_N10
cycloneii_lcell_comb \inst11|inst|inst84|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst84|inst3678~feeder_combout  = \input~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [28]),
	.cin(gnd),
	.combout(\inst11|inst|inst84|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst84|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst84|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N11
cycloneii_lcell_ff \inst11|inst|inst84|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst84|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst84|inst3678~regout ));

// Location: LCFF_X62_Y20_N19
cycloneii_lcell_ff \inst11|inst|inst4|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst4|inst~regout ));

// Location: LCCOMB_X56_Y2_N10
cycloneii_lcell_comb \inst11|inst|inst4|inst1~feeder (
// Equation(s):
// \inst11|inst|inst4|inst1~feeder_combout  = \input~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [26]),
	.cin(gnd),
	.combout(\inst11|inst|inst4|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst4|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst4|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y2_N11
cycloneii_lcell_ff \inst11|inst|inst4|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst4|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst4|inst1~regout ));

// Location: LCFF_X1_Y16_N3
cycloneii_lcell_ff \inst11|inst|inst4|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst4|inst2~regout ));

// Location: LCCOMB_X57_Y20_N18
cycloneii_lcell_comb \inst11|inst|inst4|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst4|inst3678~feeder_combout  = \input~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [24]),
	.cin(gnd),
	.combout(\inst11|inst|inst4|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst4|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst4|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y20_N19
cycloneii_lcell_ff \inst11|inst|inst4|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst4|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst4|inst3678~regout ));

// Location: LCCOMB_X1_Y6_N2
cycloneii_lcell_comb \inst11|inst|inst7|inst~feeder (
// Equation(s):
// \inst11|inst|inst7|inst~feeder_combout  = \input~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [23]),
	.cin(gnd),
	.combout(\inst11|inst|inst7|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst7|inst~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst7|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N3
cycloneii_lcell_ff \inst11|inst|inst7|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst7|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst7|inst~regout ));

// Location: LCCOMB_X2_Y16_N18
cycloneii_lcell_comb \inst11|inst|inst7|inst1~feeder (
// Equation(s):
// \inst11|inst|inst7|inst1~feeder_combout  = \input~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [22]),
	.cin(gnd),
	.combout(\inst11|inst|inst7|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst7|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst7|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y16_N19
cycloneii_lcell_ff \inst11|inst|inst7|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst7|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst7|inst1~regout ));

// Location: LCFF_X2_Y24_N25
cycloneii_lcell_ff \inst11|inst|inst7|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst7|inst2~regout ));

// Location: LCCOMB_X1_Y35_N8
cycloneii_lcell_comb \inst11|inst|inst7|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst7|inst3678~feeder_combout  = \input~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [20]),
	.cin(gnd),
	.combout(\inst11|inst|inst7|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst7|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst7|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N9
cycloneii_lcell_ff \inst11|inst|inst7|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst7|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst7|inst3678~regout ));

// Location: LCFF_X1_Y24_N19
cycloneii_lcell_ff \inst11|inst|inst3|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst3|inst~regout ));

// Location: LCFF_X1_Y1_N1
cycloneii_lcell_ff \inst11|inst|inst3|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst3|inst1~regout ));

// Location: LCFF_X15_Y1_N17
cycloneii_lcell_ff \inst11|inst|inst3|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst3|inst2~regout ));

// Location: LCFF_X1_Y27_N1
cycloneii_lcell_ff \inst11|inst|inst3|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X8_Y35_N2
cycloneii_lcell_comb \inst11|inst|inst6|inst~feeder (
// Equation(s):
// \inst11|inst|inst6|inst~feeder_combout  = \input~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [15]),
	.cin(gnd),
	.combout(\inst11|inst|inst6|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst6|inst~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst6|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y35_N3
cycloneii_lcell_ff \inst11|inst|inst6|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst6|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst6|inst~regout ));

// Location: LCCOMB_X63_Y20_N18
cycloneii_lcell_comb \inst11|inst|inst6|inst1~feeder (
// Equation(s):
// \inst11|inst|inst6|inst1~feeder_combout  = \input~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [14]),
	.cin(gnd),
	.combout(\inst11|inst|inst6|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst6|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst6|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y20_N19
cycloneii_lcell_ff \inst11|inst|inst6|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst6|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst6|inst1~regout ));

// Location: LCCOMB_X3_Y6_N10
cycloneii_lcell_comb \inst11|inst|inst6|inst2~feeder (
// Equation(s):
// \inst11|inst|inst6|inst2~feeder_combout  = \input~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [13]),
	.cin(gnd),
	.combout(\inst11|inst|inst6|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst6|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst6|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N11
cycloneii_lcell_ff \inst11|inst|inst6|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst6|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst6|inst2~regout ));

// Location: LCCOMB_X61_Y35_N0
cycloneii_lcell_comb \inst11|inst|inst6|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst6|inst3678~feeder_combout  = \input~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [12]),
	.cin(gnd),
	.combout(\inst11|inst|inst6|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst6|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst6|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N1
cycloneii_lcell_ff \inst11|inst|inst6|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst6|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst6|inst3678~regout ));

// Location: LCFF_X4_Y35_N1
cycloneii_lcell_ff \inst11|inst|inst2|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst2|inst~regout ));

// Location: LCFF_X64_Y2_N1
cycloneii_lcell_ff \inst11|inst|inst2|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst2|inst1~regout ));

// Location: LCFF_X12_Y1_N17
cycloneii_lcell_ff \inst11|inst|inst2|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst2|inst2~regout ));

// Location: LCCOMB_X55_Y2_N0
cycloneii_lcell_comb \inst11|inst|inst2|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst2|inst3678~feeder_combout  = \input~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [8]),
	.cin(gnd),
	.combout(\inst11|inst|inst2|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst2|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst2|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y2_N1
cycloneii_lcell_ff \inst11|inst|inst2|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst2|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst2|inst3678~regout ));

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \inst11|inst|inst5|inst~feeder (
// Equation(s):
// \inst11|inst|inst5|inst~feeder_combout  = \input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst11|inst|inst5|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst5|inst~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst5|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N25
cycloneii_lcell_ff \inst11|inst|inst5|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst5|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst5|inst~regout ));

// Location: LCFF_X64_Y20_N1
cycloneii_lcell_ff \inst11|inst|inst5|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst5|inst1~regout ));

// Location: LCFF_X64_Y13_N1
cycloneii_lcell_ff \inst11|inst|inst5|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst5|inst2~regout ));

// Location: LCCOMB_X63_Y35_N0
cycloneii_lcell_comb \inst11|inst|inst5|inst3678~feeder (
// Equation(s):
// \inst11|inst|inst5|inst3678~feeder_combout  = \input~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [4]),
	.cin(gnd),
	.combout(\inst11|inst|inst5|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst|inst5|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst11|inst|inst5|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N1
cycloneii_lcell_ff \inst11|inst|inst5|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(\inst11|inst|inst5|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst5|inst3678~regout ));

// Location: LCFF_X64_Y29_N17
cycloneii_lcell_ff \inst11|inst|inst1|inst (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst1|inst~regout ));

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \inst11|inst|inst1|inst1 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst1|inst1~regout ));

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \inst11|inst|inst1|inst2 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst1|inst2~regout ));

// Location: LCFF_X64_Y35_N17
cycloneii_lcell_ff \inst11|inst|inst1|inst3678 (
	.clk(\inst11|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11|inst|inst1|inst3678~regout ));

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneii_lcell_comb \inst3|inst|inst9 (
// Equation(s):
// \inst3|inst|inst9~combout  = LCELL((\MIR~combout [9] & \clock~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\MIR~combout [9]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\inst3|inst|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst9 .lut_mask = 16'hF000;
defparam \inst3|inst|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \inst3|inst|inst9~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst3|inst|inst9~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|inst|inst9~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|inst|inst9~clkctrl .clock_type = "global clock";
defparam \inst3|inst|inst9~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N18
cycloneii_lcell_comb \inst3|inst|inst84|inst~feeder (
// Equation(s):
// \inst3|inst|inst84|inst~feeder_combout  = \input~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [31]),
	.cin(gnd),
	.combout(\inst3|inst|inst84|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst84|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst84|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y13_N19
cycloneii_lcell_ff \inst3|inst|inst84|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst84|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst84|inst~regout ));

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \inst3|inst|inst84|inst1~feeder (
// Equation(s):
// \inst3|inst|inst84|inst1~feeder_combout  = \input~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [30]),
	.cin(gnd),
	.combout(\inst3|inst|inst84|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst84|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst84|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N19
cycloneii_lcell_ff \inst3|inst|inst84|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst84|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst84|inst1~regout ));

// Location: LCCOMB_X1_Y8_N2
cycloneii_lcell_comb \inst3|inst|inst84|inst2~feeder (
// Equation(s):
// \inst3|inst|inst84|inst2~feeder_combout  = \input~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [29]),
	.cin(gnd),
	.combout(\inst3|inst|inst84|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst84|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst84|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N3
cycloneii_lcell_ff \inst3|inst|inst84|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst84|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst84|inst2~regout ));

// Location: LCFF_X30_Y18_N1
cycloneii_lcell_ff \inst3|inst|inst84|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst84|inst3678~regout ));

// Location: LCFF_X30_Y18_N19
cycloneii_lcell_ff \inst3|inst|inst4|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst4|inst~regout ));

// Location: LCFF_X30_Y18_N21
cycloneii_lcell_ff \inst3|inst|inst4|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst4|inst1~regout ));

// Location: LCFF_X30_Y18_N15
cycloneii_lcell_ff \inst3|inst|inst4|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst4|inst2~regout ));

// Location: LCFF_X30_Y18_N17
cycloneii_lcell_ff \inst3|inst|inst4|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst4|inst3678~regout ));

// Location: LCFF_X30_Y18_N11
cycloneii_lcell_ff \inst3|inst|inst7|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst7|inst~regout ));

// Location: LCFF_X30_Y18_N29
cycloneii_lcell_ff \inst3|inst|inst7|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst7|inst1~regout ));

// Location: LCFF_X3_Y8_N11
cycloneii_lcell_ff \inst3|inst|inst7|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst7|inst2~regout ));

// Location: LCCOMB_X1_Y35_N18
cycloneii_lcell_comb \inst3|inst|inst7|inst3678~feeder (
// Equation(s):
// \inst3|inst|inst7|inst3678~feeder_combout  = \input~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [20]),
	.cin(gnd),
	.combout(\inst3|inst|inst7|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst7|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst7|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y35_N19
cycloneii_lcell_ff \inst3|inst|inst7|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst7|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst7|inst3678~regout ));

// Location: LCCOMB_X50_Y2_N10
cycloneii_lcell_comb \inst3|inst|inst3|inst~feeder (
// Equation(s):
// \inst3|inst|inst3|inst~feeder_combout  = \input~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [19]),
	.cin(gnd),
	.combout(\inst3|inst|inst3|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst3|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst3|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y2_N11
cycloneii_lcell_ff \inst3|inst|inst3|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst3|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst3|inst~regout ));

// Location: LCFF_X1_Y1_N19
cycloneii_lcell_ff \inst3|inst|inst3|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst3|inst1~regout ));

// Location: LCFF_X15_Y1_N11
cycloneii_lcell_ff \inst3|inst|inst3|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst3|inst2~regout ));

// Location: LCFF_X1_Y27_N3
cycloneii_lcell_ff \inst3|inst|inst3|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst3|inst3678~regout ));

// Location: LCCOMB_X11_Y35_N0
cycloneii_lcell_comb \inst3|inst|inst6|inst~feeder (
// Equation(s):
// \inst3|inst|inst6|inst~feeder_combout  = \input~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [15]),
	.cin(gnd),
	.combout(\inst3|inst|inst6|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst6|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst6|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y35_N1
cycloneii_lcell_ff \inst3|inst|inst6|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst6|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst6|inst~regout ));

// Location: LCFF_X63_Y26_N25
cycloneii_lcell_ff \inst3|inst|inst6|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst6|inst1~regout ));

// Location: LCCOMB_X14_Y1_N16
cycloneii_lcell_comb \inst3|inst|inst6|inst2~feeder (
// Equation(s):
// \inst3|inst|inst6|inst2~feeder_combout  = \input~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [13]),
	.cin(gnd),
	.combout(\inst3|inst|inst6|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst6|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst6|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N17
cycloneii_lcell_ff \inst3|inst|inst6|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst6|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst6|inst2~regout ));

// Location: LCCOMB_X64_Y25_N18
cycloneii_lcell_comb \inst3|inst|inst6|inst3678~feeder (
// Equation(s):
// \inst3|inst|inst6|inst3678~feeder_combout  = \input~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [12]),
	.cin(gnd),
	.combout(\inst3|inst|inst6|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst6|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst6|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N19
cycloneii_lcell_ff \inst3|inst|inst6|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst6|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst6|inst3678~regout ));

// Location: LCCOMB_X2_Y35_N2
cycloneii_lcell_comb \inst3|inst|inst2|inst~feeder (
// Equation(s):
// \inst3|inst|inst2|inst~feeder_combout  = \input~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [11]),
	.cin(gnd),
	.combout(\inst3|inst|inst2|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst2|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst2|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y35_N3
cycloneii_lcell_ff \inst3|inst|inst2|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst2|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst2|inst~regout ));

// Location: LCFF_X64_Y2_N19
cycloneii_lcell_ff \inst3|inst|inst2|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst2|inst1~regout ));

// Location: LCFF_X12_Y1_N11
cycloneii_lcell_ff \inst3|inst|inst2|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst2|inst2~regout ));

// Location: LCCOMB_X55_Y2_N2
cycloneii_lcell_comb \inst3|inst|inst2|inst3678~feeder (
// Equation(s):
// \inst3|inst|inst2|inst3678~feeder_combout  = \input~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [8]),
	.cin(gnd),
	.combout(\inst3|inst|inst2|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst2|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst2|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y2_N3
cycloneii_lcell_ff \inst3|inst|inst2|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst2|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst2|inst3678~regout ));

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \inst3|inst|inst5|inst~feeder (
// Equation(s):
// \inst3|inst|inst5|inst~feeder_combout  = \input~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [7]),
	.cin(gnd),
	.combout(\inst3|inst|inst5|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst5|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst5|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N17
cycloneii_lcell_ff \inst3|inst|inst5|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst5|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst5|inst~regout ));

// Location: LCFF_X64_Y20_N19
cycloneii_lcell_ff \inst3|inst|inst5|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst5|inst1~regout ));

// Location: LCFF_X64_Y13_N19
cycloneii_lcell_ff \inst3|inst|inst5|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst5|inst2~regout ));

// Location: LCCOMB_X63_Y35_N18
cycloneii_lcell_comb \inst3|inst|inst5|inst3678~feeder (
// Equation(s):
// \inst3|inst|inst5|inst3678~feeder_combout  = \input~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [4]),
	.cin(gnd),
	.combout(\inst3|inst|inst5|inst3678~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst5|inst3678~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst5|inst3678~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N19
cycloneii_lcell_ff \inst3|inst|inst5|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst5|inst3678~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst5|inst3678~regout ));

// Location: LCFF_X64_Y29_N19
cycloneii_lcell_ff \inst3|inst|inst1|inst (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst1|inst~regout ));

// Location: LCFF_X60_Y35_N1
cycloneii_lcell_ff \inst3|inst|inst1|inst1 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst1|inst1~regout ));

// Location: LCCOMB_X64_Y26_N0
cycloneii_lcell_comb \inst3|inst|inst1|inst2~feeder (
// Equation(s):
// \inst3|inst|inst1|inst2~feeder_combout  = \input~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\input~combout [1]),
	.cin(gnd),
	.combout(\inst3|inst|inst1|inst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst1|inst2~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst|inst1|inst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N1
cycloneii_lcell_ff \inst3|inst|inst1|inst2 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(\inst3|inst|inst1|inst2~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst1|inst2~regout ));

// Location: LCFF_X64_Y35_N19
cycloneii_lcell_ff \inst3|inst|inst1|inst3678 (
	.clk(\inst3|inst|inst9~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\input~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst1|inst3678~regout ));

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[31]~I (
	.datain(\inst2|inst10|inst84|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[31]));
// synopsys translate_off
defparam \MDR_OUT[31]~I .input_async_reset = "none";
defparam \MDR_OUT[31]~I .input_power_up = "low";
defparam \MDR_OUT[31]~I .input_register_mode = "none";
defparam \MDR_OUT[31]~I .input_sync_reset = "none";
defparam \MDR_OUT[31]~I .oe_async_reset = "none";
defparam \MDR_OUT[31]~I .oe_power_up = "low";
defparam \MDR_OUT[31]~I .oe_register_mode = "none";
defparam \MDR_OUT[31]~I .oe_sync_reset = "none";
defparam \MDR_OUT[31]~I .operation_mode = "output";
defparam \MDR_OUT[31]~I .output_async_reset = "none";
defparam \MDR_OUT[31]~I .output_power_up = "low";
defparam \MDR_OUT[31]~I .output_register_mode = "none";
defparam \MDR_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[30]~I (
	.datain(\inst2|inst10|inst84|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[30]));
// synopsys translate_off
defparam \MDR_OUT[30]~I .input_async_reset = "none";
defparam \MDR_OUT[30]~I .input_power_up = "low";
defparam \MDR_OUT[30]~I .input_register_mode = "none";
defparam \MDR_OUT[30]~I .input_sync_reset = "none";
defparam \MDR_OUT[30]~I .oe_async_reset = "none";
defparam \MDR_OUT[30]~I .oe_power_up = "low";
defparam \MDR_OUT[30]~I .oe_register_mode = "none";
defparam \MDR_OUT[30]~I .oe_sync_reset = "none";
defparam \MDR_OUT[30]~I .operation_mode = "output";
defparam \MDR_OUT[30]~I .output_async_reset = "none";
defparam \MDR_OUT[30]~I .output_power_up = "low";
defparam \MDR_OUT[30]~I .output_register_mode = "none";
defparam \MDR_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[29]~I (
	.datain(\inst2|inst10|inst84|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[29]));
// synopsys translate_off
defparam \MDR_OUT[29]~I .input_async_reset = "none";
defparam \MDR_OUT[29]~I .input_power_up = "low";
defparam \MDR_OUT[29]~I .input_register_mode = "none";
defparam \MDR_OUT[29]~I .input_sync_reset = "none";
defparam \MDR_OUT[29]~I .oe_async_reset = "none";
defparam \MDR_OUT[29]~I .oe_power_up = "low";
defparam \MDR_OUT[29]~I .oe_register_mode = "none";
defparam \MDR_OUT[29]~I .oe_sync_reset = "none";
defparam \MDR_OUT[29]~I .operation_mode = "output";
defparam \MDR_OUT[29]~I .output_async_reset = "none";
defparam \MDR_OUT[29]~I .output_power_up = "low";
defparam \MDR_OUT[29]~I .output_register_mode = "none";
defparam \MDR_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[28]~I (
	.datain(\inst2|inst10|inst84|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[28]));
// synopsys translate_off
defparam \MDR_OUT[28]~I .input_async_reset = "none";
defparam \MDR_OUT[28]~I .input_power_up = "low";
defparam \MDR_OUT[28]~I .input_register_mode = "none";
defparam \MDR_OUT[28]~I .input_sync_reset = "none";
defparam \MDR_OUT[28]~I .oe_async_reset = "none";
defparam \MDR_OUT[28]~I .oe_power_up = "low";
defparam \MDR_OUT[28]~I .oe_register_mode = "none";
defparam \MDR_OUT[28]~I .oe_sync_reset = "none";
defparam \MDR_OUT[28]~I .operation_mode = "output";
defparam \MDR_OUT[28]~I .output_async_reset = "none";
defparam \MDR_OUT[28]~I .output_power_up = "low";
defparam \MDR_OUT[28]~I .output_register_mode = "none";
defparam \MDR_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[27]~I (
	.datain(\inst2|inst10|inst4|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[27]));
// synopsys translate_off
defparam \MDR_OUT[27]~I .input_async_reset = "none";
defparam \MDR_OUT[27]~I .input_power_up = "low";
defparam \MDR_OUT[27]~I .input_register_mode = "none";
defparam \MDR_OUT[27]~I .input_sync_reset = "none";
defparam \MDR_OUT[27]~I .oe_async_reset = "none";
defparam \MDR_OUT[27]~I .oe_power_up = "low";
defparam \MDR_OUT[27]~I .oe_register_mode = "none";
defparam \MDR_OUT[27]~I .oe_sync_reset = "none";
defparam \MDR_OUT[27]~I .operation_mode = "output";
defparam \MDR_OUT[27]~I .output_async_reset = "none";
defparam \MDR_OUT[27]~I .output_power_up = "low";
defparam \MDR_OUT[27]~I .output_register_mode = "none";
defparam \MDR_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[26]~I (
	.datain(\inst2|inst10|inst4|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[26]));
// synopsys translate_off
defparam \MDR_OUT[26]~I .input_async_reset = "none";
defparam \MDR_OUT[26]~I .input_power_up = "low";
defparam \MDR_OUT[26]~I .input_register_mode = "none";
defparam \MDR_OUT[26]~I .input_sync_reset = "none";
defparam \MDR_OUT[26]~I .oe_async_reset = "none";
defparam \MDR_OUT[26]~I .oe_power_up = "low";
defparam \MDR_OUT[26]~I .oe_register_mode = "none";
defparam \MDR_OUT[26]~I .oe_sync_reset = "none";
defparam \MDR_OUT[26]~I .operation_mode = "output";
defparam \MDR_OUT[26]~I .output_async_reset = "none";
defparam \MDR_OUT[26]~I .output_power_up = "low";
defparam \MDR_OUT[26]~I .output_register_mode = "none";
defparam \MDR_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[25]~I (
	.datain(\inst2|inst10|inst4|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[25]));
// synopsys translate_off
defparam \MDR_OUT[25]~I .input_async_reset = "none";
defparam \MDR_OUT[25]~I .input_power_up = "low";
defparam \MDR_OUT[25]~I .input_register_mode = "none";
defparam \MDR_OUT[25]~I .input_sync_reset = "none";
defparam \MDR_OUT[25]~I .oe_async_reset = "none";
defparam \MDR_OUT[25]~I .oe_power_up = "low";
defparam \MDR_OUT[25]~I .oe_register_mode = "none";
defparam \MDR_OUT[25]~I .oe_sync_reset = "none";
defparam \MDR_OUT[25]~I .operation_mode = "output";
defparam \MDR_OUT[25]~I .output_async_reset = "none";
defparam \MDR_OUT[25]~I .output_power_up = "low";
defparam \MDR_OUT[25]~I .output_register_mode = "none";
defparam \MDR_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[24]~I (
	.datain(\inst2|inst10|inst4|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[24]));
// synopsys translate_off
defparam \MDR_OUT[24]~I .input_async_reset = "none";
defparam \MDR_OUT[24]~I .input_power_up = "low";
defparam \MDR_OUT[24]~I .input_register_mode = "none";
defparam \MDR_OUT[24]~I .input_sync_reset = "none";
defparam \MDR_OUT[24]~I .oe_async_reset = "none";
defparam \MDR_OUT[24]~I .oe_power_up = "low";
defparam \MDR_OUT[24]~I .oe_register_mode = "none";
defparam \MDR_OUT[24]~I .oe_sync_reset = "none";
defparam \MDR_OUT[24]~I .operation_mode = "output";
defparam \MDR_OUT[24]~I .output_async_reset = "none";
defparam \MDR_OUT[24]~I .output_power_up = "low";
defparam \MDR_OUT[24]~I .output_register_mode = "none";
defparam \MDR_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[23]~I (
	.datain(\inst2|inst10|inst7|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[23]));
// synopsys translate_off
defparam \MDR_OUT[23]~I .input_async_reset = "none";
defparam \MDR_OUT[23]~I .input_power_up = "low";
defparam \MDR_OUT[23]~I .input_register_mode = "none";
defparam \MDR_OUT[23]~I .input_sync_reset = "none";
defparam \MDR_OUT[23]~I .oe_async_reset = "none";
defparam \MDR_OUT[23]~I .oe_power_up = "low";
defparam \MDR_OUT[23]~I .oe_register_mode = "none";
defparam \MDR_OUT[23]~I .oe_sync_reset = "none";
defparam \MDR_OUT[23]~I .operation_mode = "output";
defparam \MDR_OUT[23]~I .output_async_reset = "none";
defparam \MDR_OUT[23]~I .output_power_up = "low";
defparam \MDR_OUT[23]~I .output_register_mode = "none";
defparam \MDR_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[22]~I (
	.datain(\inst2|inst10|inst7|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[22]));
// synopsys translate_off
defparam \MDR_OUT[22]~I .input_async_reset = "none";
defparam \MDR_OUT[22]~I .input_power_up = "low";
defparam \MDR_OUT[22]~I .input_register_mode = "none";
defparam \MDR_OUT[22]~I .input_sync_reset = "none";
defparam \MDR_OUT[22]~I .oe_async_reset = "none";
defparam \MDR_OUT[22]~I .oe_power_up = "low";
defparam \MDR_OUT[22]~I .oe_register_mode = "none";
defparam \MDR_OUT[22]~I .oe_sync_reset = "none";
defparam \MDR_OUT[22]~I .operation_mode = "output";
defparam \MDR_OUT[22]~I .output_async_reset = "none";
defparam \MDR_OUT[22]~I .output_power_up = "low";
defparam \MDR_OUT[22]~I .output_register_mode = "none";
defparam \MDR_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[21]~I (
	.datain(\inst2|inst10|inst7|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[21]));
// synopsys translate_off
defparam \MDR_OUT[21]~I .input_async_reset = "none";
defparam \MDR_OUT[21]~I .input_power_up = "low";
defparam \MDR_OUT[21]~I .input_register_mode = "none";
defparam \MDR_OUT[21]~I .input_sync_reset = "none";
defparam \MDR_OUT[21]~I .oe_async_reset = "none";
defparam \MDR_OUT[21]~I .oe_power_up = "low";
defparam \MDR_OUT[21]~I .oe_register_mode = "none";
defparam \MDR_OUT[21]~I .oe_sync_reset = "none";
defparam \MDR_OUT[21]~I .operation_mode = "output";
defparam \MDR_OUT[21]~I .output_async_reset = "none";
defparam \MDR_OUT[21]~I .output_power_up = "low";
defparam \MDR_OUT[21]~I .output_register_mode = "none";
defparam \MDR_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[20]~I (
	.datain(\inst2|inst10|inst7|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[20]));
// synopsys translate_off
defparam \MDR_OUT[20]~I .input_async_reset = "none";
defparam \MDR_OUT[20]~I .input_power_up = "low";
defparam \MDR_OUT[20]~I .input_register_mode = "none";
defparam \MDR_OUT[20]~I .input_sync_reset = "none";
defparam \MDR_OUT[20]~I .oe_async_reset = "none";
defparam \MDR_OUT[20]~I .oe_power_up = "low";
defparam \MDR_OUT[20]~I .oe_register_mode = "none";
defparam \MDR_OUT[20]~I .oe_sync_reset = "none";
defparam \MDR_OUT[20]~I .operation_mode = "output";
defparam \MDR_OUT[20]~I .output_async_reset = "none";
defparam \MDR_OUT[20]~I .output_power_up = "low";
defparam \MDR_OUT[20]~I .output_register_mode = "none";
defparam \MDR_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[19]~I (
	.datain(\inst2|inst10|inst3|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[19]));
// synopsys translate_off
defparam \MDR_OUT[19]~I .input_async_reset = "none";
defparam \MDR_OUT[19]~I .input_power_up = "low";
defparam \MDR_OUT[19]~I .input_register_mode = "none";
defparam \MDR_OUT[19]~I .input_sync_reset = "none";
defparam \MDR_OUT[19]~I .oe_async_reset = "none";
defparam \MDR_OUT[19]~I .oe_power_up = "low";
defparam \MDR_OUT[19]~I .oe_register_mode = "none";
defparam \MDR_OUT[19]~I .oe_sync_reset = "none";
defparam \MDR_OUT[19]~I .operation_mode = "output";
defparam \MDR_OUT[19]~I .output_async_reset = "none";
defparam \MDR_OUT[19]~I .output_power_up = "low";
defparam \MDR_OUT[19]~I .output_register_mode = "none";
defparam \MDR_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[18]~I (
	.datain(\inst2|inst10|inst3|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[18]));
// synopsys translate_off
defparam \MDR_OUT[18]~I .input_async_reset = "none";
defparam \MDR_OUT[18]~I .input_power_up = "low";
defparam \MDR_OUT[18]~I .input_register_mode = "none";
defparam \MDR_OUT[18]~I .input_sync_reset = "none";
defparam \MDR_OUT[18]~I .oe_async_reset = "none";
defparam \MDR_OUT[18]~I .oe_power_up = "low";
defparam \MDR_OUT[18]~I .oe_register_mode = "none";
defparam \MDR_OUT[18]~I .oe_sync_reset = "none";
defparam \MDR_OUT[18]~I .operation_mode = "output";
defparam \MDR_OUT[18]~I .output_async_reset = "none";
defparam \MDR_OUT[18]~I .output_power_up = "low";
defparam \MDR_OUT[18]~I .output_register_mode = "none";
defparam \MDR_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[17]~I (
	.datain(\inst2|inst10|inst3|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[17]));
// synopsys translate_off
defparam \MDR_OUT[17]~I .input_async_reset = "none";
defparam \MDR_OUT[17]~I .input_power_up = "low";
defparam \MDR_OUT[17]~I .input_register_mode = "none";
defparam \MDR_OUT[17]~I .input_sync_reset = "none";
defparam \MDR_OUT[17]~I .oe_async_reset = "none";
defparam \MDR_OUT[17]~I .oe_power_up = "low";
defparam \MDR_OUT[17]~I .oe_register_mode = "none";
defparam \MDR_OUT[17]~I .oe_sync_reset = "none";
defparam \MDR_OUT[17]~I .operation_mode = "output";
defparam \MDR_OUT[17]~I .output_async_reset = "none";
defparam \MDR_OUT[17]~I .output_power_up = "low";
defparam \MDR_OUT[17]~I .output_register_mode = "none";
defparam \MDR_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[16]~I (
	.datain(\inst2|inst10|inst3|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[16]));
// synopsys translate_off
defparam \MDR_OUT[16]~I .input_async_reset = "none";
defparam \MDR_OUT[16]~I .input_power_up = "low";
defparam \MDR_OUT[16]~I .input_register_mode = "none";
defparam \MDR_OUT[16]~I .input_sync_reset = "none";
defparam \MDR_OUT[16]~I .oe_async_reset = "none";
defparam \MDR_OUT[16]~I .oe_power_up = "low";
defparam \MDR_OUT[16]~I .oe_register_mode = "none";
defparam \MDR_OUT[16]~I .oe_sync_reset = "none";
defparam \MDR_OUT[16]~I .operation_mode = "output";
defparam \MDR_OUT[16]~I .output_async_reset = "none";
defparam \MDR_OUT[16]~I .output_power_up = "low";
defparam \MDR_OUT[16]~I .output_register_mode = "none";
defparam \MDR_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[15]~I (
	.datain(\inst2|inst10|inst6|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[15]));
// synopsys translate_off
defparam \MDR_OUT[15]~I .input_async_reset = "none";
defparam \MDR_OUT[15]~I .input_power_up = "low";
defparam \MDR_OUT[15]~I .input_register_mode = "none";
defparam \MDR_OUT[15]~I .input_sync_reset = "none";
defparam \MDR_OUT[15]~I .oe_async_reset = "none";
defparam \MDR_OUT[15]~I .oe_power_up = "low";
defparam \MDR_OUT[15]~I .oe_register_mode = "none";
defparam \MDR_OUT[15]~I .oe_sync_reset = "none";
defparam \MDR_OUT[15]~I .operation_mode = "output";
defparam \MDR_OUT[15]~I .output_async_reset = "none";
defparam \MDR_OUT[15]~I .output_power_up = "low";
defparam \MDR_OUT[15]~I .output_register_mode = "none";
defparam \MDR_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[14]~I (
	.datain(\inst2|inst10|inst6|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[14]));
// synopsys translate_off
defparam \MDR_OUT[14]~I .input_async_reset = "none";
defparam \MDR_OUT[14]~I .input_power_up = "low";
defparam \MDR_OUT[14]~I .input_register_mode = "none";
defparam \MDR_OUT[14]~I .input_sync_reset = "none";
defparam \MDR_OUT[14]~I .oe_async_reset = "none";
defparam \MDR_OUT[14]~I .oe_power_up = "low";
defparam \MDR_OUT[14]~I .oe_register_mode = "none";
defparam \MDR_OUT[14]~I .oe_sync_reset = "none";
defparam \MDR_OUT[14]~I .operation_mode = "output";
defparam \MDR_OUT[14]~I .output_async_reset = "none";
defparam \MDR_OUT[14]~I .output_power_up = "low";
defparam \MDR_OUT[14]~I .output_register_mode = "none";
defparam \MDR_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[13]~I (
	.datain(\inst2|inst10|inst6|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[13]));
// synopsys translate_off
defparam \MDR_OUT[13]~I .input_async_reset = "none";
defparam \MDR_OUT[13]~I .input_power_up = "low";
defparam \MDR_OUT[13]~I .input_register_mode = "none";
defparam \MDR_OUT[13]~I .input_sync_reset = "none";
defparam \MDR_OUT[13]~I .oe_async_reset = "none";
defparam \MDR_OUT[13]~I .oe_power_up = "low";
defparam \MDR_OUT[13]~I .oe_register_mode = "none";
defparam \MDR_OUT[13]~I .oe_sync_reset = "none";
defparam \MDR_OUT[13]~I .operation_mode = "output";
defparam \MDR_OUT[13]~I .output_async_reset = "none";
defparam \MDR_OUT[13]~I .output_power_up = "low";
defparam \MDR_OUT[13]~I .output_register_mode = "none";
defparam \MDR_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[12]~I (
	.datain(\inst2|inst10|inst6|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[12]));
// synopsys translate_off
defparam \MDR_OUT[12]~I .input_async_reset = "none";
defparam \MDR_OUT[12]~I .input_power_up = "low";
defparam \MDR_OUT[12]~I .input_register_mode = "none";
defparam \MDR_OUT[12]~I .input_sync_reset = "none";
defparam \MDR_OUT[12]~I .oe_async_reset = "none";
defparam \MDR_OUT[12]~I .oe_power_up = "low";
defparam \MDR_OUT[12]~I .oe_register_mode = "none";
defparam \MDR_OUT[12]~I .oe_sync_reset = "none";
defparam \MDR_OUT[12]~I .operation_mode = "output";
defparam \MDR_OUT[12]~I .output_async_reset = "none";
defparam \MDR_OUT[12]~I .output_power_up = "low";
defparam \MDR_OUT[12]~I .output_register_mode = "none";
defparam \MDR_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[11]~I (
	.datain(\inst2|inst10|inst2|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[11]));
// synopsys translate_off
defparam \MDR_OUT[11]~I .input_async_reset = "none";
defparam \MDR_OUT[11]~I .input_power_up = "low";
defparam \MDR_OUT[11]~I .input_register_mode = "none";
defparam \MDR_OUT[11]~I .input_sync_reset = "none";
defparam \MDR_OUT[11]~I .oe_async_reset = "none";
defparam \MDR_OUT[11]~I .oe_power_up = "low";
defparam \MDR_OUT[11]~I .oe_register_mode = "none";
defparam \MDR_OUT[11]~I .oe_sync_reset = "none";
defparam \MDR_OUT[11]~I .operation_mode = "output";
defparam \MDR_OUT[11]~I .output_async_reset = "none";
defparam \MDR_OUT[11]~I .output_power_up = "low";
defparam \MDR_OUT[11]~I .output_register_mode = "none";
defparam \MDR_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[10]~I (
	.datain(\inst2|inst10|inst2|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[10]));
// synopsys translate_off
defparam \MDR_OUT[10]~I .input_async_reset = "none";
defparam \MDR_OUT[10]~I .input_power_up = "low";
defparam \MDR_OUT[10]~I .input_register_mode = "none";
defparam \MDR_OUT[10]~I .input_sync_reset = "none";
defparam \MDR_OUT[10]~I .oe_async_reset = "none";
defparam \MDR_OUT[10]~I .oe_power_up = "low";
defparam \MDR_OUT[10]~I .oe_register_mode = "none";
defparam \MDR_OUT[10]~I .oe_sync_reset = "none";
defparam \MDR_OUT[10]~I .operation_mode = "output";
defparam \MDR_OUT[10]~I .output_async_reset = "none";
defparam \MDR_OUT[10]~I .output_power_up = "low";
defparam \MDR_OUT[10]~I .output_register_mode = "none";
defparam \MDR_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[9]~I (
	.datain(\inst2|inst10|inst2|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[9]));
// synopsys translate_off
defparam \MDR_OUT[9]~I .input_async_reset = "none";
defparam \MDR_OUT[9]~I .input_power_up = "low";
defparam \MDR_OUT[9]~I .input_register_mode = "none";
defparam \MDR_OUT[9]~I .input_sync_reset = "none";
defparam \MDR_OUT[9]~I .oe_async_reset = "none";
defparam \MDR_OUT[9]~I .oe_power_up = "low";
defparam \MDR_OUT[9]~I .oe_register_mode = "none";
defparam \MDR_OUT[9]~I .oe_sync_reset = "none";
defparam \MDR_OUT[9]~I .operation_mode = "output";
defparam \MDR_OUT[9]~I .output_async_reset = "none";
defparam \MDR_OUT[9]~I .output_power_up = "low";
defparam \MDR_OUT[9]~I .output_register_mode = "none";
defparam \MDR_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[8]~I (
	.datain(\inst2|inst10|inst2|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[8]));
// synopsys translate_off
defparam \MDR_OUT[8]~I .input_async_reset = "none";
defparam \MDR_OUT[8]~I .input_power_up = "low";
defparam \MDR_OUT[8]~I .input_register_mode = "none";
defparam \MDR_OUT[8]~I .input_sync_reset = "none";
defparam \MDR_OUT[8]~I .oe_async_reset = "none";
defparam \MDR_OUT[8]~I .oe_power_up = "low";
defparam \MDR_OUT[8]~I .oe_register_mode = "none";
defparam \MDR_OUT[8]~I .oe_sync_reset = "none";
defparam \MDR_OUT[8]~I .operation_mode = "output";
defparam \MDR_OUT[8]~I .output_async_reset = "none";
defparam \MDR_OUT[8]~I .output_power_up = "low";
defparam \MDR_OUT[8]~I .output_register_mode = "none";
defparam \MDR_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[7]~I (
	.datain(\inst2|inst10|inst5|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[7]));
// synopsys translate_off
defparam \MDR_OUT[7]~I .input_async_reset = "none";
defparam \MDR_OUT[7]~I .input_power_up = "low";
defparam \MDR_OUT[7]~I .input_register_mode = "none";
defparam \MDR_OUT[7]~I .input_sync_reset = "none";
defparam \MDR_OUT[7]~I .oe_async_reset = "none";
defparam \MDR_OUT[7]~I .oe_power_up = "low";
defparam \MDR_OUT[7]~I .oe_register_mode = "none";
defparam \MDR_OUT[7]~I .oe_sync_reset = "none";
defparam \MDR_OUT[7]~I .operation_mode = "output";
defparam \MDR_OUT[7]~I .output_async_reset = "none";
defparam \MDR_OUT[7]~I .output_power_up = "low";
defparam \MDR_OUT[7]~I .output_register_mode = "none";
defparam \MDR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[6]~I (
	.datain(\inst2|inst10|inst5|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[6]));
// synopsys translate_off
defparam \MDR_OUT[6]~I .input_async_reset = "none";
defparam \MDR_OUT[6]~I .input_power_up = "low";
defparam \MDR_OUT[6]~I .input_register_mode = "none";
defparam \MDR_OUT[6]~I .input_sync_reset = "none";
defparam \MDR_OUT[6]~I .oe_async_reset = "none";
defparam \MDR_OUT[6]~I .oe_power_up = "low";
defparam \MDR_OUT[6]~I .oe_register_mode = "none";
defparam \MDR_OUT[6]~I .oe_sync_reset = "none";
defparam \MDR_OUT[6]~I .operation_mode = "output";
defparam \MDR_OUT[6]~I .output_async_reset = "none";
defparam \MDR_OUT[6]~I .output_power_up = "low";
defparam \MDR_OUT[6]~I .output_register_mode = "none";
defparam \MDR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[5]~I (
	.datain(\inst2|inst10|inst5|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[5]));
// synopsys translate_off
defparam \MDR_OUT[5]~I .input_async_reset = "none";
defparam \MDR_OUT[5]~I .input_power_up = "low";
defparam \MDR_OUT[5]~I .input_register_mode = "none";
defparam \MDR_OUT[5]~I .input_sync_reset = "none";
defparam \MDR_OUT[5]~I .oe_async_reset = "none";
defparam \MDR_OUT[5]~I .oe_power_up = "low";
defparam \MDR_OUT[5]~I .oe_register_mode = "none";
defparam \MDR_OUT[5]~I .oe_sync_reset = "none";
defparam \MDR_OUT[5]~I .operation_mode = "output";
defparam \MDR_OUT[5]~I .output_async_reset = "none";
defparam \MDR_OUT[5]~I .output_power_up = "low";
defparam \MDR_OUT[5]~I .output_register_mode = "none";
defparam \MDR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[4]~I (
	.datain(\inst2|inst10|inst5|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[4]));
// synopsys translate_off
defparam \MDR_OUT[4]~I .input_async_reset = "none";
defparam \MDR_OUT[4]~I .input_power_up = "low";
defparam \MDR_OUT[4]~I .input_register_mode = "none";
defparam \MDR_OUT[4]~I .input_sync_reset = "none";
defparam \MDR_OUT[4]~I .oe_async_reset = "none";
defparam \MDR_OUT[4]~I .oe_power_up = "low";
defparam \MDR_OUT[4]~I .oe_register_mode = "none";
defparam \MDR_OUT[4]~I .oe_sync_reset = "none";
defparam \MDR_OUT[4]~I .operation_mode = "output";
defparam \MDR_OUT[4]~I .output_async_reset = "none";
defparam \MDR_OUT[4]~I .output_power_up = "low";
defparam \MDR_OUT[4]~I .output_register_mode = "none";
defparam \MDR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[3]~I (
	.datain(\inst2|inst10|inst1|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[3]));
// synopsys translate_off
defparam \MDR_OUT[3]~I .input_async_reset = "none";
defparam \MDR_OUT[3]~I .input_power_up = "low";
defparam \MDR_OUT[3]~I .input_register_mode = "none";
defparam \MDR_OUT[3]~I .input_sync_reset = "none";
defparam \MDR_OUT[3]~I .oe_async_reset = "none";
defparam \MDR_OUT[3]~I .oe_power_up = "low";
defparam \MDR_OUT[3]~I .oe_register_mode = "none";
defparam \MDR_OUT[3]~I .oe_sync_reset = "none";
defparam \MDR_OUT[3]~I .operation_mode = "output";
defparam \MDR_OUT[3]~I .output_async_reset = "none";
defparam \MDR_OUT[3]~I .output_power_up = "low";
defparam \MDR_OUT[3]~I .output_register_mode = "none";
defparam \MDR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[2]~I (
	.datain(\inst2|inst10|inst1|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[2]));
// synopsys translate_off
defparam \MDR_OUT[2]~I .input_async_reset = "none";
defparam \MDR_OUT[2]~I .input_power_up = "low";
defparam \MDR_OUT[2]~I .input_register_mode = "none";
defparam \MDR_OUT[2]~I .input_sync_reset = "none";
defparam \MDR_OUT[2]~I .oe_async_reset = "none";
defparam \MDR_OUT[2]~I .oe_power_up = "low";
defparam \MDR_OUT[2]~I .oe_register_mode = "none";
defparam \MDR_OUT[2]~I .oe_sync_reset = "none";
defparam \MDR_OUT[2]~I .operation_mode = "output";
defparam \MDR_OUT[2]~I .output_async_reset = "none";
defparam \MDR_OUT[2]~I .output_power_up = "low";
defparam \MDR_OUT[2]~I .output_register_mode = "none";
defparam \MDR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[1]~I (
	.datain(\inst2|inst10|inst1|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[1]));
// synopsys translate_off
defparam \MDR_OUT[1]~I .input_async_reset = "none";
defparam \MDR_OUT[1]~I .input_power_up = "low";
defparam \MDR_OUT[1]~I .input_register_mode = "none";
defparam \MDR_OUT[1]~I .input_sync_reset = "none";
defparam \MDR_OUT[1]~I .oe_async_reset = "none";
defparam \MDR_OUT[1]~I .oe_power_up = "low";
defparam \MDR_OUT[1]~I .oe_register_mode = "none";
defparam \MDR_OUT[1]~I .oe_sync_reset = "none";
defparam \MDR_OUT[1]~I .operation_mode = "output";
defparam \MDR_OUT[1]~I .output_async_reset = "none";
defparam \MDR_OUT[1]~I .output_power_up = "low";
defparam \MDR_OUT[1]~I .output_register_mode = "none";
defparam \MDR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[0]~I (
	.datain(\inst2|inst10|inst1|inst3678~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[0]));
// synopsys translate_off
defparam \MDR_OUT[0]~I .input_async_reset = "none";
defparam \MDR_OUT[0]~I .input_power_up = "low";
defparam \MDR_OUT[0]~I .input_register_mode = "none";
defparam \MDR_OUT[0]~I .input_sync_reset = "none";
defparam \MDR_OUT[0]~I .oe_async_reset = "none";
defparam \MDR_OUT[0]~I .oe_power_up = "low";
defparam \MDR_OUT[0]~I .oe_register_mode = "none";
defparam \MDR_OUT[0]~I .oe_sync_reset = "none";
defparam \MDR_OUT[0]~I .operation_mode = "output";
defparam \MDR_OUT[0]~I .output_async_reset = "none";
defparam \MDR_OUT[0]~I .output_power_up = "low";
defparam \MDR_OUT[0]~I .output_register_mode = "none";
defparam \MDR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[31]~I (
	.datain(\inst6|inst|inst8[31]~33_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [31]));
// synopsys translate_off
defparam \output[31]~I .input_async_reset = "none";
defparam \output[31]~I .input_power_up = "low";
defparam \output[31]~I .input_register_mode = "none";
defparam \output[31]~I .input_sync_reset = "none";
defparam \output[31]~I .oe_async_reset = "none";
defparam \output[31]~I .oe_power_up = "low";
defparam \output[31]~I .oe_register_mode = "none";
defparam \output[31]~I .oe_sync_reset = "none";
defparam \output[31]~I .operation_mode = "output";
defparam \output[31]~I .output_async_reset = "none";
defparam \output[31]~I .output_power_up = "low";
defparam \output[31]~I .output_register_mode = "none";
defparam \output[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[30]~I (
	.datain(\inst6|inst|inst8[30]~35_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [30]));
// synopsys translate_off
defparam \output[30]~I .input_async_reset = "none";
defparam \output[30]~I .input_power_up = "low";
defparam \output[30]~I .input_register_mode = "none";
defparam \output[30]~I .input_sync_reset = "none";
defparam \output[30]~I .oe_async_reset = "none";
defparam \output[30]~I .oe_power_up = "low";
defparam \output[30]~I .oe_register_mode = "none";
defparam \output[30]~I .oe_sync_reset = "none";
defparam \output[30]~I .operation_mode = "output";
defparam \output[30]~I .output_async_reset = "none";
defparam \output[30]~I .output_power_up = "low";
defparam \output[30]~I .output_register_mode = "none";
defparam \output[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[29]~I (
	.datain(\inst6|inst|inst8[29]~37_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [29]));
// synopsys translate_off
defparam \output[29]~I .input_async_reset = "none";
defparam \output[29]~I .input_power_up = "low";
defparam \output[29]~I .input_register_mode = "none";
defparam \output[29]~I .input_sync_reset = "none";
defparam \output[29]~I .oe_async_reset = "none";
defparam \output[29]~I .oe_power_up = "low";
defparam \output[29]~I .oe_register_mode = "none";
defparam \output[29]~I .oe_sync_reset = "none";
defparam \output[29]~I .operation_mode = "output";
defparam \output[29]~I .output_async_reset = "none";
defparam \output[29]~I .output_power_up = "low";
defparam \output[29]~I .output_register_mode = "none";
defparam \output[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[28]~I (
	.datain(\inst6|inst|inst8[28]~39_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [28]));
// synopsys translate_off
defparam \output[28]~I .input_async_reset = "none";
defparam \output[28]~I .input_power_up = "low";
defparam \output[28]~I .input_register_mode = "none";
defparam \output[28]~I .input_sync_reset = "none";
defparam \output[28]~I .oe_async_reset = "none";
defparam \output[28]~I .oe_power_up = "low";
defparam \output[28]~I .oe_register_mode = "none";
defparam \output[28]~I .oe_sync_reset = "none";
defparam \output[28]~I .operation_mode = "output";
defparam \output[28]~I .output_async_reset = "none";
defparam \output[28]~I .output_power_up = "low";
defparam \output[28]~I .output_register_mode = "none";
defparam \output[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[27]~I (
	.datain(\inst6|inst|inst8[27]~41_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [27]));
// synopsys translate_off
defparam \output[27]~I .input_async_reset = "none";
defparam \output[27]~I .input_power_up = "low";
defparam \output[27]~I .input_register_mode = "none";
defparam \output[27]~I .input_sync_reset = "none";
defparam \output[27]~I .oe_async_reset = "none";
defparam \output[27]~I .oe_power_up = "low";
defparam \output[27]~I .oe_register_mode = "none";
defparam \output[27]~I .oe_sync_reset = "none";
defparam \output[27]~I .operation_mode = "output";
defparam \output[27]~I .output_async_reset = "none";
defparam \output[27]~I .output_power_up = "low";
defparam \output[27]~I .output_register_mode = "none";
defparam \output[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[26]~I (
	.datain(\inst6|inst|inst8[26]~43_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [26]));
// synopsys translate_off
defparam \output[26]~I .input_async_reset = "none";
defparam \output[26]~I .input_power_up = "low";
defparam \output[26]~I .input_register_mode = "none";
defparam \output[26]~I .input_sync_reset = "none";
defparam \output[26]~I .oe_async_reset = "none";
defparam \output[26]~I .oe_power_up = "low";
defparam \output[26]~I .oe_register_mode = "none";
defparam \output[26]~I .oe_sync_reset = "none";
defparam \output[26]~I .operation_mode = "output";
defparam \output[26]~I .output_async_reset = "none";
defparam \output[26]~I .output_power_up = "low";
defparam \output[26]~I .output_register_mode = "none";
defparam \output[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[25]~I (
	.datain(\inst6|inst|inst8[25]~45_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [25]));
// synopsys translate_off
defparam \output[25]~I .input_async_reset = "none";
defparam \output[25]~I .input_power_up = "low";
defparam \output[25]~I .input_register_mode = "none";
defparam \output[25]~I .input_sync_reset = "none";
defparam \output[25]~I .oe_async_reset = "none";
defparam \output[25]~I .oe_power_up = "low";
defparam \output[25]~I .oe_register_mode = "none";
defparam \output[25]~I .oe_sync_reset = "none";
defparam \output[25]~I .operation_mode = "output";
defparam \output[25]~I .output_async_reset = "none";
defparam \output[25]~I .output_power_up = "low";
defparam \output[25]~I .output_register_mode = "none";
defparam \output[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[24]~I (
	.datain(\inst6|inst|inst8[24]~47_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [24]));
// synopsys translate_off
defparam \output[24]~I .input_async_reset = "none";
defparam \output[24]~I .input_power_up = "low";
defparam \output[24]~I .input_register_mode = "none";
defparam \output[24]~I .input_sync_reset = "none";
defparam \output[24]~I .oe_async_reset = "none";
defparam \output[24]~I .oe_power_up = "low";
defparam \output[24]~I .oe_register_mode = "none";
defparam \output[24]~I .oe_sync_reset = "none";
defparam \output[24]~I .operation_mode = "output";
defparam \output[24]~I .output_async_reset = "none";
defparam \output[24]~I .output_power_up = "low";
defparam \output[24]~I .output_register_mode = "none";
defparam \output[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[23]~I (
	.datain(\inst6|inst|inst8[23]~49_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [23]));
// synopsys translate_off
defparam \output[23]~I .input_async_reset = "none";
defparam \output[23]~I .input_power_up = "low";
defparam \output[23]~I .input_register_mode = "none";
defparam \output[23]~I .input_sync_reset = "none";
defparam \output[23]~I .oe_async_reset = "none";
defparam \output[23]~I .oe_power_up = "low";
defparam \output[23]~I .oe_register_mode = "none";
defparam \output[23]~I .oe_sync_reset = "none";
defparam \output[23]~I .operation_mode = "output";
defparam \output[23]~I .output_async_reset = "none";
defparam \output[23]~I .output_power_up = "low";
defparam \output[23]~I .output_register_mode = "none";
defparam \output[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[22]~I (
	.datain(\inst6|inst|inst8[22]~51_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [22]));
// synopsys translate_off
defparam \output[22]~I .input_async_reset = "none";
defparam \output[22]~I .input_power_up = "low";
defparam \output[22]~I .input_register_mode = "none";
defparam \output[22]~I .input_sync_reset = "none";
defparam \output[22]~I .oe_async_reset = "none";
defparam \output[22]~I .oe_power_up = "low";
defparam \output[22]~I .oe_register_mode = "none";
defparam \output[22]~I .oe_sync_reset = "none";
defparam \output[22]~I .operation_mode = "output";
defparam \output[22]~I .output_async_reset = "none";
defparam \output[22]~I .output_power_up = "low";
defparam \output[22]~I .output_register_mode = "none";
defparam \output[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[21]~I (
	.datain(\inst6|inst|inst8[21]~53_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [21]));
// synopsys translate_off
defparam \output[21]~I .input_async_reset = "none";
defparam \output[21]~I .input_power_up = "low";
defparam \output[21]~I .input_register_mode = "none";
defparam \output[21]~I .input_sync_reset = "none";
defparam \output[21]~I .oe_async_reset = "none";
defparam \output[21]~I .oe_power_up = "low";
defparam \output[21]~I .oe_register_mode = "none";
defparam \output[21]~I .oe_sync_reset = "none";
defparam \output[21]~I .operation_mode = "output";
defparam \output[21]~I .output_async_reset = "none";
defparam \output[21]~I .output_power_up = "low";
defparam \output[21]~I .output_register_mode = "none";
defparam \output[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[20]~I (
	.datain(\inst6|inst|inst8[20]~55_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [20]));
// synopsys translate_off
defparam \output[20]~I .input_async_reset = "none";
defparam \output[20]~I .input_power_up = "low";
defparam \output[20]~I .input_register_mode = "none";
defparam \output[20]~I .input_sync_reset = "none";
defparam \output[20]~I .oe_async_reset = "none";
defparam \output[20]~I .oe_power_up = "low";
defparam \output[20]~I .oe_register_mode = "none";
defparam \output[20]~I .oe_sync_reset = "none";
defparam \output[20]~I .operation_mode = "output";
defparam \output[20]~I .output_async_reset = "none";
defparam \output[20]~I .output_power_up = "low";
defparam \output[20]~I .output_register_mode = "none";
defparam \output[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[19]~I (
	.datain(\inst6|inst|inst8[19]~57_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [19]));
// synopsys translate_off
defparam \output[19]~I .input_async_reset = "none";
defparam \output[19]~I .input_power_up = "low";
defparam \output[19]~I .input_register_mode = "none";
defparam \output[19]~I .input_sync_reset = "none";
defparam \output[19]~I .oe_async_reset = "none";
defparam \output[19]~I .oe_power_up = "low";
defparam \output[19]~I .oe_register_mode = "none";
defparam \output[19]~I .oe_sync_reset = "none";
defparam \output[19]~I .operation_mode = "output";
defparam \output[19]~I .output_async_reset = "none";
defparam \output[19]~I .output_power_up = "low";
defparam \output[19]~I .output_register_mode = "none";
defparam \output[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[18]~I (
	.datain(\inst6|inst|inst8[18]~59_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [18]));
// synopsys translate_off
defparam \output[18]~I .input_async_reset = "none";
defparam \output[18]~I .input_power_up = "low";
defparam \output[18]~I .input_register_mode = "none";
defparam \output[18]~I .input_sync_reset = "none";
defparam \output[18]~I .oe_async_reset = "none";
defparam \output[18]~I .oe_power_up = "low";
defparam \output[18]~I .oe_register_mode = "none";
defparam \output[18]~I .oe_sync_reset = "none";
defparam \output[18]~I .operation_mode = "output";
defparam \output[18]~I .output_async_reset = "none";
defparam \output[18]~I .output_power_up = "low";
defparam \output[18]~I .output_register_mode = "none";
defparam \output[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[17]~I (
	.datain(\inst6|inst|inst8[17]~61_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [17]));
// synopsys translate_off
defparam \output[17]~I .input_async_reset = "none";
defparam \output[17]~I .input_power_up = "low";
defparam \output[17]~I .input_register_mode = "none";
defparam \output[17]~I .input_sync_reset = "none";
defparam \output[17]~I .oe_async_reset = "none";
defparam \output[17]~I .oe_power_up = "low";
defparam \output[17]~I .oe_register_mode = "none";
defparam \output[17]~I .oe_sync_reset = "none";
defparam \output[17]~I .operation_mode = "output";
defparam \output[17]~I .output_async_reset = "none";
defparam \output[17]~I .output_power_up = "low";
defparam \output[17]~I .output_register_mode = "none";
defparam \output[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[16]~I (
	.datain(\inst6|inst|inst8[16]~63_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [16]));
// synopsys translate_off
defparam \output[16]~I .input_async_reset = "none";
defparam \output[16]~I .input_power_up = "low";
defparam \output[16]~I .input_register_mode = "none";
defparam \output[16]~I .input_sync_reset = "none";
defparam \output[16]~I .oe_async_reset = "none";
defparam \output[16]~I .oe_power_up = "low";
defparam \output[16]~I .oe_register_mode = "none";
defparam \output[16]~I .oe_sync_reset = "none";
defparam \output[16]~I .operation_mode = "output";
defparam \output[16]~I .output_async_reset = "none";
defparam \output[16]~I .output_power_up = "low";
defparam \output[16]~I .output_register_mode = "none";
defparam \output[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[15]~I (
	.datain(\inst6|inst|inst8[15]~65_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [15]));
// synopsys translate_off
defparam \output[15]~I .input_async_reset = "none";
defparam \output[15]~I .input_power_up = "low";
defparam \output[15]~I .input_register_mode = "none";
defparam \output[15]~I .input_sync_reset = "none";
defparam \output[15]~I .oe_async_reset = "none";
defparam \output[15]~I .oe_power_up = "low";
defparam \output[15]~I .oe_register_mode = "none";
defparam \output[15]~I .oe_sync_reset = "none";
defparam \output[15]~I .operation_mode = "output";
defparam \output[15]~I .output_async_reset = "none";
defparam \output[15]~I .output_power_up = "low";
defparam \output[15]~I .output_register_mode = "none";
defparam \output[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[14]~I (
	.datain(\inst6|inst|inst8[14]~67_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [14]));
// synopsys translate_off
defparam \output[14]~I .input_async_reset = "none";
defparam \output[14]~I .input_power_up = "low";
defparam \output[14]~I .input_register_mode = "none";
defparam \output[14]~I .input_sync_reset = "none";
defparam \output[14]~I .oe_async_reset = "none";
defparam \output[14]~I .oe_power_up = "low";
defparam \output[14]~I .oe_register_mode = "none";
defparam \output[14]~I .oe_sync_reset = "none";
defparam \output[14]~I .operation_mode = "output";
defparam \output[14]~I .output_async_reset = "none";
defparam \output[14]~I .output_power_up = "low";
defparam \output[14]~I .output_register_mode = "none";
defparam \output[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[13]~I (
	.datain(\inst6|inst|inst8[13]~69_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [13]));
// synopsys translate_off
defparam \output[13]~I .input_async_reset = "none";
defparam \output[13]~I .input_power_up = "low";
defparam \output[13]~I .input_register_mode = "none";
defparam \output[13]~I .input_sync_reset = "none";
defparam \output[13]~I .oe_async_reset = "none";
defparam \output[13]~I .oe_power_up = "low";
defparam \output[13]~I .oe_register_mode = "none";
defparam \output[13]~I .oe_sync_reset = "none";
defparam \output[13]~I .operation_mode = "output";
defparam \output[13]~I .output_async_reset = "none";
defparam \output[13]~I .output_power_up = "low";
defparam \output[13]~I .output_register_mode = "none";
defparam \output[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[12]~I (
	.datain(\inst6|inst|inst8[12]~71_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [12]));
// synopsys translate_off
defparam \output[12]~I .input_async_reset = "none";
defparam \output[12]~I .input_power_up = "low";
defparam \output[12]~I .input_register_mode = "none";
defparam \output[12]~I .input_sync_reset = "none";
defparam \output[12]~I .oe_async_reset = "none";
defparam \output[12]~I .oe_power_up = "low";
defparam \output[12]~I .oe_register_mode = "none";
defparam \output[12]~I .oe_sync_reset = "none";
defparam \output[12]~I .operation_mode = "output";
defparam \output[12]~I .output_async_reset = "none";
defparam \output[12]~I .output_power_up = "low";
defparam \output[12]~I .output_register_mode = "none";
defparam \output[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[11]~I (
	.datain(\inst6|inst|inst8[11]~73_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [11]));
// synopsys translate_off
defparam \output[11]~I .input_async_reset = "none";
defparam \output[11]~I .input_power_up = "low";
defparam \output[11]~I .input_register_mode = "none";
defparam \output[11]~I .input_sync_reset = "none";
defparam \output[11]~I .oe_async_reset = "none";
defparam \output[11]~I .oe_power_up = "low";
defparam \output[11]~I .oe_register_mode = "none";
defparam \output[11]~I .oe_sync_reset = "none";
defparam \output[11]~I .operation_mode = "output";
defparam \output[11]~I .output_async_reset = "none";
defparam \output[11]~I .output_power_up = "low";
defparam \output[11]~I .output_register_mode = "none";
defparam \output[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[10]~I (
	.datain(\inst6|inst|inst8[10]~75_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [10]));
// synopsys translate_off
defparam \output[10]~I .input_async_reset = "none";
defparam \output[10]~I .input_power_up = "low";
defparam \output[10]~I .input_register_mode = "none";
defparam \output[10]~I .input_sync_reset = "none";
defparam \output[10]~I .oe_async_reset = "none";
defparam \output[10]~I .oe_power_up = "low";
defparam \output[10]~I .oe_register_mode = "none";
defparam \output[10]~I .oe_sync_reset = "none";
defparam \output[10]~I .operation_mode = "output";
defparam \output[10]~I .output_async_reset = "none";
defparam \output[10]~I .output_power_up = "low";
defparam \output[10]~I .output_register_mode = "none";
defparam \output[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[9]~I (
	.datain(\inst6|inst|inst8[9]~77_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [9]));
// synopsys translate_off
defparam \output[9]~I .input_async_reset = "none";
defparam \output[9]~I .input_power_up = "low";
defparam \output[9]~I .input_register_mode = "none";
defparam \output[9]~I .input_sync_reset = "none";
defparam \output[9]~I .oe_async_reset = "none";
defparam \output[9]~I .oe_power_up = "low";
defparam \output[9]~I .oe_register_mode = "none";
defparam \output[9]~I .oe_sync_reset = "none";
defparam \output[9]~I .operation_mode = "output";
defparam \output[9]~I .output_async_reset = "none";
defparam \output[9]~I .output_power_up = "low";
defparam \output[9]~I .output_register_mode = "none";
defparam \output[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[8]~I (
	.datain(\inst6|inst|inst8[8]~79_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [8]));
// synopsys translate_off
defparam \output[8]~I .input_async_reset = "none";
defparam \output[8]~I .input_power_up = "low";
defparam \output[8]~I .input_register_mode = "none";
defparam \output[8]~I .input_sync_reset = "none";
defparam \output[8]~I .oe_async_reset = "none";
defparam \output[8]~I .oe_power_up = "low";
defparam \output[8]~I .oe_register_mode = "none";
defparam \output[8]~I .oe_sync_reset = "none";
defparam \output[8]~I .operation_mode = "output";
defparam \output[8]~I .output_async_reset = "none";
defparam \output[8]~I .output_power_up = "low";
defparam \output[8]~I .output_register_mode = "none";
defparam \output[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[7]~I (
	.datain(\inst6|inst|inst8[7]~81_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [7]));
// synopsys translate_off
defparam \output[7]~I .input_async_reset = "none";
defparam \output[7]~I .input_power_up = "low";
defparam \output[7]~I .input_register_mode = "none";
defparam \output[7]~I .input_sync_reset = "none";
defparam \output[7]~I .oe_async_reset = "none";
defparam \output[7]~I .oe_power_up = "low";
defparam \output[7]~I .oe_register_mode = "none";
defparam \output[7]~I .oe_sync_reset = "none";
defparam \output[7]~I .operation_mode = "output";
defparam \output[7]~I .output_async_reset = "none";
defparam \output[7]~I .output_power_up = "low";
defparam \output[7]~I .output_register_mode = "none";
defparam \output[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[6]~I (
	.datain(\inst6|inst|inst8[6]~83_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [6]));
// synopsys translate_off
defparam \output[6]~I .input_async_reset = "none";
defparam \output[6]~I .input_power_up = "low";
defparam \output[6]~I .input_register_mode = "none";
defparam \output[6]~I .input_sync_reset = "none";
defparam \output[6]~I .oe_async_reset = "none";
defparam \output[6]~I .oe_power_up = "low";
defparam \output[6]~I .oe_register_mode = "none";
defparam \output[6]~I .oe_sync_reset = "none";
defparam \output[6]~I .operation_mode = "output";
defparam \output[6]~I .output_async_reset = "none";
defparam \output[6]~I .output_power_up = "low";
defparam \output[6]~I .output_register_mode = "none";
defparam \output[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[5]~I (
	.datain(\inst6|inst|inst8[5]~85_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [5]));
// synopsys translate_off
defparam \output[5]~I .input_async_reset = "none";
defparam \output[5]~I .input_power_up = "low";
defparam \output[5]~I .input_register_mode = "none";
defparam \output[5]~I .input_sync_reset = "none";
defparam \output[5]~I .oe_async_reset = "none";
defparam \output[5]~I .oe_power_up = "low";
defparam \output[5]~I .oe_register_mode = "none";
defparam \output[5]~I .oe_sync_reset = "none";
defparam \output[5]~I .operation_mode = "output";
defparam \output[5]~I .output_async_reset = "none";
defparam \output[5]~I .output_power_up = "low";
defparam \output[5]~I .output_register_mode = "none";
defparam \output[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[4]~I (
	.datain(\inst6|inst|inst8[4]~87_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [4]));
// synopsys translate_off
defparam \output[4]~I .input_async_reset = "none";
defparam \output[4]~I .input_power_up = "low";
defparam \output[4]~I .input_register_mode = "none";
defparam \output[4]~I .input_sync_reset = "none";
defparam \output[4]~I .oe_async_reset = "none";
defparam \output[4]~I .oe_power_up = "low";
defparam \output[4]~I .oe_register_mode = "none";
defparam \output[4]~I .oe_sync_reset = "none";
defparam \output[4]~I .operation_mode = "output";
defparam \output[4]~I .output_async_reset = "none";
defparam \output[4]~I .output_power_up = "low";
defparam \output[4]~I .output_register_mode = "none";
defparam \output[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[3]~I (
	.datain(\inst6|inst|inst8[3]~89_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[2]~I (
	.datain(\inst6|inst|inst8[2]~91_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[1]~I (
	.datain(\inst6|inst|inst8[1]~93_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output[0]~I (
	.datain(\inst6|inst|inst8[0]~95_combout ),
	.oe(\inst18|inst3|inst2~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[31]~I (
	.datain(\inst|inst|inst84|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[31]));
// synopsys translate_off
defparam \MAR_OUT[31]~I .input_async_reset = "none";
defparam \MAR_OUT[31]~I .input_power_up = "low";
defparam \MAR_OUT[31]~I .input_register_mode = "none";
defparam \MAR_OUT[31]~I .input_sync_reset = "none";
defparam \MAR_OUT[31]~I .oe_async_reset = "none";
defparam \MAR_OUT[31]~I .oe_power_up = "low";
defparam \MAR_OUT[31]~I .oe_register_mode = "none";
defparam \MAR_OUT[31]~I .oe_sync_reset = "none";
defparam \MAR_OUT[31]~I .operation_mode = "output";
defparam \MAR_OUT[31]~I .output_async_reset = "none";
defparam \MAR_OUT[31]~I .output_power_up = "low";
defparam \MAR_OUT[31]~I .output_register_mode = "none";
defparam \MAR_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[30]~I (
	.datain(\inst|inst|inst84|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[30]));
// synopsys translate_off
defparam \MAR_OUT[30]~I .input_async_reset = "none";
defparam \MAR_OUT[30]~I .input_power_up = "low";
defparam \MAR_OUT[30]~I .input_register_mode = "none";
defparam \MAR_OUT[30]~I .input_sync_reset = "none";
defparam \MAR_OUT[30]~I .oe_async_reset = "none";
defparam \MAR_OUT[30]~I .oe_power_up = "low";
defparam \MAR_OUT[30]~I .oe_register_mode = "none";
defparam \MAR_OUT[30]~I .oe_sync_reset = "none";
defparam \MAR_OUT[30]~I .operation_mode = "output";
defparam \MAR_OUT[30]~I .output_async_reset = "none";
defparam \MAR_OUT[30]~I .output_power_up = "low";
defparam \MAR_OUT[30]~I .output_register_mode = "none";
defparam \MAR_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[29]~I (
	.datain(\inst|inst|inst84|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[29]));
// synopsys translate_off
defparam \MAR_OUT[29]~I .input_async_reset = "none";
defparam \MAR_OUT[29]~I .input_power_up = "low";
defparam \MAR_OUT[29]~I .input_register_mode = "none";
defparam \MAR_OUT[29]~I .input_sync_reset = "none";
defparam \MAR_OUT[29]~I .oe_async_reset = "none";
defparam \MAR_OUT[29]~I .oe_power_up = "low";
defparam \MAR_OUT[29]~I .oe_register_mode = "none";
defparam \MAR_OUT[29]~I .oe_sync_reset = "none";
defparam \MAR_OUT[29]~I .operation_mode = "output";
defparam \MAR_OUT[29]~I .output_async_reset = "none";
defparam \MAR_OUT[29]~I .output_power_up = "low";
defparam \MAR_OUT[29]~I .output_register_mode = "none";
defparam \MAR_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[28]~I (
	.datain(\inst|inst|inst84|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[28]));
// synopsys translate_off
defparam \MAR_OUT[28]~I .input_async_reset = "none";
defparam \MAR_OUT[28]~I .input_power_up = "low";
defparam \MAR_OUT[28]~I .input_register_mode = "none";
defparam \MAR_OUT[28]~I .input_sync_reset = "none";
defparam \MAR_OUT[28]~I .oe_async_reset = "none";
defparam \MAR_OUT[28]~I .oe_power_up = "low";
defparam \MAR_OUT[28]~I .oe_register_mode = "none";
defparam \MAR_OUT[28]~I .oe_sync_reset = "none";
defparam \MAR_OUT[28]~I .operation_mode = "output";
defparam \MAR_OUT[28]~I .output_async_reset = "none";
defparam \MAR_OUT[28]~I .output_power_up = "low";
defparam \MAR_OUT[28]~I .output_register_mode = "none";
defparam \MAR_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[27]~I (
	.datain(\inst|inst|inst4|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[27]));
// synopsys translate_off
defparam \MAR_OUT[27]~I .input_async_reset = "none";
defparam \MAR_OUT[27]~I .input_power_up = "low";
defparam \MAR_OUT[27]~I .input_register_mode = "none";
defparam \MAR_OUT[27]~I .input_sync_reset = "none";
defparam \MAR_OUT[27]~I .oe_async_reset = "none";
defparam \MAR_OUT[27]~I .oe_power_up = "low";
defparam \MAR_OUT[27]~I .oe_register_mode = "none";
defparam \MAR_OUT[27]~I .oe_sync_reset = "none";
defparam \MAR_OUT[27]~I .operation_mode = "output";
defparam \MAR_OUT[27]~I .output_async_reset = "none";
defparam \MAR_OUT[27]~I .output_power_up = "low";
defparam \MAR_OUT[27]~I .output_register_mode = "none";
defparam \MAR_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[26]~I (
	.datain(\inst|inst|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[26]));
// synopsys translate_off
defparam \MAR_OUT[26]~I .input_async_reset = "none";
defparam \MAR_OUT[26]~I .input_power_up = "low";
defparam \MAR_OUT[26]~I .input_register_mode = "none";
defparam \MAR_OUT[26]~I .input_sync_reset = "none";
defparam \MAR_OUT[26]~I .oe_async_reset = "none";
defparam \MAR_OUT[26]~I .oe_power_up = "low";
defparam \MAR_OUT[26]~I .oe_register_mode = "none";
defparam \MAR_OUT[26]~I .oe_sync_reset = "none";
defparam \MAR_OUT[26]~I .operation_mode = "output";
defparam \MAR_OUT[26]~I .output_async_reset = "none";
defparam \MAR_OUT[26]~I .output_power_up = "low";
defparam \MAR_OUT[26]~I .output_register_mode = "none";
defparam \MAR_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[25]~I (
	.datain(\inst|inst|inst4|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[25]));
// synopsys translate_off
defparam \MAR_OUT[25]~I .input_async_reset = "none";
defparam \MAR_OUT[25]~I .input_power_up = "low";
defparam \MAR_OUT[25]~I .input_register_mode = "none";
defparam \MAR_OUT[25]~I .input_sync_reset = "none";
defparam \MAR_OUT[25]~I .oe_async_reset = "none";
defparam \MAR_OUT[25]~I .oe_power_up = "low";
defparam \MAR_OUT[25]~I .oe_register_mode = "none";
defparam \MAR_OUT[25]~I .oe_sync_reset = "none";
defparam \MAR_OUT[25]~I .operation_mode = "output";
defparam \MAR_OUT[25]~I .output_async_reset = "none";
defparam \MAR_OUT[25]~I .output_power_up = "low";
defparam \MAR_OUT[25]~I .output_register_mode = "none";
defparam \MAR_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[24]~I (
	.datain(\inst|inst|inst4|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[24]));
// synopsys translate_off
defparam \MAR_OUT[24]~I .input_async_reset = "none";
defparam \MAR_OUT[24]~I .input_power_up = "low";
defparam \MAR_OUT[24]~I .input_register_mode = "none";
defparam \MAR_OUT[24]~I .input_sync_reset = "none";
defparam \MAR_OUT[24]~I .oe_async_reset = "none";
defparam \MAR_OUT[24]~I .oe_power_up = "low";
defparam \MAR_OUT[24]~I .oe_register_mode = "none";
defparam \MAR_OUT[24]~I .oe_sync_reset = "none";
defparam \MAR_OUT[24]~I .operation_mode = "output";
defparam \MAR_OUT[24]~I .output_async_reset = "none";
defparam \MAR_OUT[24]~I .output_power_up = "low";
defparam \MAR_OUT[24]~I .output_register_mode = "none";
defparam \MAR_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[23]~I (
	.datain(\inst|inst|inst7|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[23]));
// synopsys translate_off
defparam \MAR_OUT[23]~I .input_async_reset = "none";
defparam \MAR_OUT[23]~I .input_power_up = "low";
defparam \MAR_OUT[23]~I .input_register_mode = "none";
defparam \MAR_OUT[23]~I .input_sync_reset = "none";
defparam \MAR_OUT[23]~I .oe_async_reset = "none";
defparam \MAR_OUT[23]~I .oe_power_up = "low";
defparam \MAR_OUT[23]~I .oe_register_mode = "none";
defparam \MAR_OUT[23]~I .oe_sync_reset = "none";
defparam \MAR_OUT[23]~I .operation_mode = "output";
defparam \MAR_OUT[23]~I .output_async_reset = "none";
defparam \MAR_OUT[23]~I .output_power_up = "low";
defparam \MAR_OUT[23]~I .output_register_mode = "none";
defparam \MAR_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[22]~I (
	.datain(\inst|inst|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[22]));
// synopsys translate_off
defparam \MAR_OUT[22]~I .input_async_reset = "none";
defparam \MAR_OUT[22]~I .input_power_up = "low";
defparam \MAR_OUT[22]~I .input_register_mode = "none";
defparam \MAR_OUT[22]~I .input_sync_reset = "none";
defparam \MAR_OUT[22]~I .oe_async_reset = "none";
defparam \MAR_OUT[22]~I .oe_power_up = "low";
defparam \MAR_OUT[22]~I .oe_register_mode = "none";
defparam \MAR_OUT[22]~I .oe_sync_reset = "none";
defparam \MAR_OUT[22]~I .operation_mode = "output";
defparam \MAR_OUT[22]~I .output_async_reset = "none";
defparam \MAR_OUT[22]~I .output_power_up = "low";
defparam \MAR_OUT[22]~I .output_register_mode = "none";
defparam \MAR_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[21]~I (
	.datain(\inst|inst|inst7|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[21]));
// synopsys translate_off
defparam \MAR_OUT[21]~I .input_async_reset = "none";
defparam \MAR_OUT[21]~I .input_power_up = "low";
defparam \MAR_OUT[21]~I .input_register_mode = "none";
defparam \MAR_OUT[21]~I .input_sync_reset = "none";
defparam \MAR_OUT[21]~I .oe_async_reset = "none";
defparam \MAR_OUT[21]~I .oe_power_up = "low";
defparam \MAR_OUT[21]~I .oe_register_mode = "none";
defparam \MAR_OUT[21]~I .oe_sync_reset = "none";
defparam \MAR_OUT[21]~I .operation_mode = "output";
defparam \MAR_OUT[21]~I .output_async_reset = "none";
defparam \MAR_OUT[21]~I .output_power_up = "low";
defparam \MAR_OUT[21]~I .output_register_mode = "none";
defparam \MAR_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[20]~I (
	.datain(\inst|inst|inst7|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[20]));
// synopsys translate_off
defparam \MAR_OUT[20]~I .input_async_reset = "none";
defparam \MAR_OUT[20]~I .input_power_up = "low";
defparam \MAR_OUT[20]~I .input_register_mode = "none";
defparam \MAR_OUT[20]~I .input_sync_reset = "none";
defparam \MAR_OUT[20]~I .oe_async_reset = "none";
defparam \MAR_OUT[20]~I .oe_power_up = "low";
defparam \MAR_OUT[20]~I .oe_register_mode = "none";
defparam \MAR_OUT[20]~I .oe_sync_reset = "none";
defparam \MAR_OUT[20]~I .operation_mode = "output";
defparam \MAR_OUT[20]~I .output_async_reset = "none";
defparam \MAR_OUT[20]~I .output_power_up = "low";
defparam \MAR_OUT[20]~I .output_register_mode = "none";
defparam \MAR_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[19]~I (
	.datain(\inst|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[19]));
// synopsys translate_off
defparam \MAR_OUT[19]~I .input_async_reset = "none";
defparam \MAR_OUT[19]~I .input_power_up = "low";
defparam \MAR_OUT[19]~I .input_register_mode = "none";
defparam \MAR_OUT[19]~I .input_sync_reset = "none";
defparam \MAR_OUT[19]~I .oe_async_reset = "none";
defparam \MAR_OUT[19]~I .oe_power_up = "low";
defparam \MAR_OUT[19]~I .oe_register_mode = "none";
defparam \MAR_OUT[19]~I .oe_sync_reset = "none";
defparam \MAR_OUT[19]~I .operation_mode = "output";
defparam \MAR_OUT[19]~I .output_async_reset = "none";
defparam \MAR_OUT[19]~I .output_power_up = "low";
defparam \MAR_OUT[19]~I .output_register_mode = "none";
defparam \MAR_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[18]~I (
	.datain(\inst|inst|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[18]));
// synopsys translate_off
defparam \MAR_OUT[18]~I .input_async_reset = "none";
defparam \MAR_OUT[18]~I .input_power_up = "low";
defparam \MAR_OUT[18]~I .input_register_mode = "none";
defparam \MAR_OUT[18]~I .input_sync_reset = "none";
defparam \MAR_OUT[18]~I .oe_async_reset = "none";
defparam \MAR_OUT[18]~I .oe_power_up = "low";
defparam \MAR_OUT[18]~I .oe_register_mode = "none";
defparam \MAR_OUT[18]~I .oe_sync_reset = "none";
defparam \MAR_OUT[18]~I .operation_mode = "output";
defparam \MAR_OUT[18]~I .output_async_reset = "none";
defparam \MAR_OUT[18]~I .output_power_up = "low";
defparam \MAR_OUT[18]~I .output_register_mode = "none";
defparam \MAR_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[17]~I (
	.datain(\inst|inst|inst3|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[17]));
// synopsys translate_off
defparam \MAR_OUT[17]~I .input_async_reset = "none";
defparam \MAR_OUT[17]~I .input_power_up = "low";
defparam \MAR_OUT[17]~I .input_register_mode = "none";
defparam \MAR_OUT[17]~I .input_sync_reset = "none";
defparam \MAR_OUT[17]~I .oe_async_reset = "none";
defparam \MAR_OUT[17]~I .oe_power_up = "low";
defparam \MAR_OUT[17]~I .oe_register_mode = "none";
defparam \MAR_OUT[17]~I .oe_sync_reset = "none";
defparam \MAR_OUT[17]~I .operation_mode = "output";
defparam \MAR_OUT[17]~I .output_async_reset = "none";
defparam \MAR_OUT[17]~I .output_power_up = "low";
defparam \MAR_OUT[17]~I .output_register_mode = "none";
defparam \MAR_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[16]~I (
	.datain(\inst|inst|inst3|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[16]));
// synopsys translate_off
defparam \MAR_OUT[16]~I .input_async_reset = "none";
defparam \MAR_OUT[16]~I .input_power_up = "low";
defparam \MAR_OUT[16]~I .input_register_mode = "none";
defparam \MAR_OUT[16]~I .input_sync_reset = "none";
defparam \MAR_OUT[16]~I .oe_async_reset = "none";
defparam \MAR_OUT[16]~I .oe_power_up = "low";
defparam \MAR_OUT[16]~I .oe_register_mode = "none";
defparam \MAR_OUT[16]~I .oe_sync_reset = "none";
defparam \MAR_OUT[16]~I .operation_mode = "output";
defparam \MAR_OUT[16]~I .output_async_reset = "none";
defparam \MAR_OUT[16]~I .output_power_up = "low";
defparam \MAR_OUT[16]~I .output_register_mode = "none";
defparam \MAR_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[15]~I (
	.datain(\inst|inst|inst6|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[15]));
// synopsys translate_off
defparam \MAR_OUT[15]~I .input_async_reset = "none";
defparam \MAR_OUT[15]~I .input_power_up = "low";
defparam \MAR_OUT[15]~I .input_register_mode = "none";
defparam \MAR_OUT[15]~I .input_sync_reset = "none";
defparam \MAR_OUT[15]~I .oe_async_reset = "none";
defparam \MAR_OUT[15]~I .oe_power_up = "low";
defparam \MAR_OUT[15]~I .oe_register_mode = "none";
defparam \MAR_OUT[15]~I .oe_sync_reset = "none";
defparam \MAR_OUT[15]~I .operation_mode = "output";
defparam \MAR_OUT[15]~I .output_async_reset = "none";
defparam \MAR_OUT[15]~I .output_power_up = "low";
defparam \MAR_OUT[15]~I .output_register_mode = "none";
defparam \MAR_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[14]~I (
	.datain(\inst|inst|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[14]));
// synopsys translate_off
defparam \MAR_OUT[14]~I .input_async_reset = "none";
defparam \MAR_OUT[14]~I .input_power_up = "low";
defparam \MAR_OUT[14]~I .input_register_mode = "none";
defparam \MAR_OUT[14]~I .input_sync_reset = "none";
defparam \MAR_OUT[14]~I .oe_async_reset = "none";
defparam \MAR_OUT[14]~I .oe_power_up = "low";
defparam \MAR_OUT[14]~I .oe_register_mode = "none";
defparam \MAR_OUT[14]~I .oe_sync_reset = "none";
defparam \MAR_OUT[14]~I .operation_mode = "output";
defparam \MAR_OUT[14]~I .output_async_reset = "none";
defparam \MAR_OUT[14]~I .output_power_up = "low";
defparam \MAR_OUT[14]~I .output_register_mode = "none";
defparam \MAR_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[13]~I (
	.datain(\inst|inst|inst6|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[13]));
// synopsys translate_off
defparam \MAR_OUT[13]~I .input_async_reset = "none";
defparam \MAR_OUT[13]~I .input_power_up = "low";
defparam \MAR_OUT[13]~I .input_register_mode = "none";
defparam \MAR_OUT[13]~I .input_sync_reset = "none";
defparam \MAR_OUT[13]~I .oe_async_reset = "none";
defparam \MAR_OUT[13]~I .oe_power_up = "low";
defparam \MAR_OUT[13]~I .oe_register_mode = "none";
defparam \MAR_OUT[13]~I .oe_sync_reset = "none";
defparam \MAR_OUT[13]~I .operation_mode = "output";
defparam \MAR_OUT[13]~I .output_async_reset = "none";
defparam \MAR_OUT[13]~I .output_power_up = "low";
defparam \MAR_OUT[13]~I .output_register_mode = "none";
defparam \MAR_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[12]~I (
	.datain(\inst|inst|inst6|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[12]));
// synopsys translate_off
defparam \MAR_OUT[12]~I .input_async_reset = "none";
defparam \MAR_OUT[12]~I .input_power_up = "low";
defparam \MAR_OUT[12]~I .input_register_mode = "none";
defparam \MAR_OUT[12]~I .input_sync_reset = "none";
defparam \MAR_OUT[12]~I .oe_async_reset = "none";
defparam \MAR_OUT[12]~I .oe_power_up = "low";
defparam \MAR_OUT[12]~I .oe_register_mode = "none";
defparam \MAR_OUT[12]~I .oe_sync_reset = "none";
defparam \MAR_OUT[12]~I .operation_mode = "output";
defparam \MAR_OUT[12]~I .output_async_reset = "none";
defparam \MAR_OUT[12]~I .output_power_up = "low";
defparam \MAR_OUT[12]~I .output_register_mode = "none";
defparam \MAR_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[11]~I (
	.datain(\inst|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[11]));
// synopsys translate_off
defparam \MAR_OUT[11]~I .input_async_reset = "none";
defparam \MAR_OUT[11]~I .input_power_up = "low";
defparam \MAR_OUT[11]~I .input_register_mode = "none";
defparam \MAR_OUT[11]~I .input_sync_reset = "none";
defparam \MAR_OUT[11]~I .oe_async_reset = "none";
defparam \MAR_OUT[11]~I .oe_power_up = "low";
defparam \MAR_OUT[11]~I .oe_register_mode = "none";
defparam \MAR_OUT[11]~I .oe_sync_reset = "none";
defparam \MAR_OUT[11]~I .operation_mode = "output";
defparam \MAR_OUT[11]~I .output_async_reset = "none";
defparam \MAR_OUT[11]~I .output_power_up = "low";
defparam \MAR_OUT[11]~I .output_register_mode = "none";
defparam \MAR_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[10]~I (
	.datain(\inst|inst|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[10]));
// synopsys translate_off
defparam \MAR_OUT[10]~I .input_async_reset = "none";
defparam \MAR_OUT[10]~I .input_power_up = "low";
defparam \MAR_OUT[10]~I .input_register_mode = "none";
defparam \MAR_OUT[10]~I .input_sync_reset = "none";
defparam \MAR_OUT[10]~I .oe_async_reset = "none";
defparam \MAR_OUT[10]~I .oe_power_up = "low";
defparam \MAR_OUT[10]~I .oe_register_mode = "none";
defparam \MAR_OUT[10]~I .oe_sync_reset = "none";
defparam \MAR_OUT[10]~I .operation_mode = "output";
defparam \MAR_OUT[10]~I .output_async_reset = "none";
defparam \MAR_OUT[10]~I .output_power_up = "low";
defparam \MAR_OUT[10]~I .output_register_mode = "none";
defparam \MAR_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[9]~I (
	.datain(\inst|inst|inst2|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[9]));
// synopsys translate_off
defparam \MAR_OUT[9]~I .input_async_reset = "none";
defparam \MAR_OUT[9]~I .input_power_up = "low";
defparam \MAR_OUT[9]~I .input_register_mode = "none";
defparam \MAR_OUT[9]~I .input_sync_reset = "none";
defparam \MAR_OUT[9]~I .oe_async_reset = "none";
defparam \MAR_OUT[9]~I .oe_power_up = "low";
defparam \MAR_OUT[9]~I .oe_register_mode = "none";
defparam \MAR_OUT[9]~I .oe_sync_reset = "none";
defparam \MAR_OUT[9]~I .operation_mode = "output";
defparam \MAR_OUT[9]~I .output_async_reset = "none";
defparam \MAR_OUT[9]~I .output_power_up = "low";
defparam \MAR_OUT[9]~I .output_register_mode = "none";
defparam \MAR_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[8]~I (
	.datain(\inst|inst|inst2|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[8]));
// synopsys translate_off
defparam \MAR_OUT[8]~I .input_async_reset = "none";
defparam \MAR_OUT[8]~I .input_power_up = "low";
defparam \MAR_OUT[8]~I .input_register_mode = "none";
defparam \MAR_OUT[8]~I .input_sync_reset = "none";
defparam \MAR_OUT[8]~I .oe_async_reset = "none";
defparam \MAR_OUT[8]~I .oe_power_up = "low";
defparam \MAR_OUT[8]~I .oe_register_mode = "none";
defparam \MAR_OUT[8]~I .oe_sync_reset = "none";
defparam \MAR_OUT[8]~I .operation_mode = "output";
defparam \MAR_OUT[8]~I .output_async_reset = "none";
defparam \MAR_OUT[8]~I .output_power_up = "low";
defparam \MAR_OUT[8]~I .output_register_mode = "none";
defparam \MAR_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[7]~I (
	.datain(\inst|inst|inst5|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[7]));
// synopsys translate_off
defparam \MAR_OUT[7]~I .input_async_reset = "none";
defparam \MAR_OUT[7]~I .input_power_up = "low";
defparam \MAR_OUT[7]~I .input_register_mode = "none";
defparam \MAR_OUT[7]~I .input_sync_reset = "none";
defparam \MAR_OUT[7]~I .oe_async_reset = "none";
defparam \MAR_OUT[7]~I .oe_power_up = "low";
defparam \MAR_OUT[7]~I .oe_register_mode = "none";
defparam \MAR_OUT[7]~I .oe_sync_reset = "none";
defparam \MAR_OUT[7]~I .operation_mode = "output";
defparam \MAR_OUT[7]~I .output_async_reset = "none";
defparam \MAR_OUT[7]~I .output_power_up = "low";
defparam \MAR_OUT[7]~I .output_register_mode = "none";
defparam \MAR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[6]~I (
	.datain(\inst|inst|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[6]));
// synopsys translate_off
defparam \MAR_OUT[6]~I .input_async_reset = "none";
defparam \MAR_OUT[6]~I .input_power_up = "low";
defparam \MAR_OUT[6]~I .input_register_mode = "none";
defparam \MAR_OUT[6]~I .input_sync_reset = "none";
defparam \MAR_OUT[6]~I .oe_async_reset = "none";
defparam \MAR_OUT[6]~I .oe_power_up = "low";
defparam \MAR_OUT[6]~I .oe_register_mode = "none";
defparam \MAR_OUT[6]~I .oe_sync_reset = "none";
defparam \MAR_OUT[6]~I .operation_mode = "output";
defparam \MAR_OUT[6]~I .output_async_reset = "none";
defparam \MAR_OUT[6]~I .output_power_up = "low";
defparam \MAR_OUT[6]~I .output_register_mode = "none";
defparam \MAR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[5]~I (
	.datain(\inst|inst|inst5|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[5]));
// synopsys translate_off
defparam \MAR_OUT[5]~I .input_async_reset = "none";
defparam \MAR_OUT[5]~I .input_power_up = "low";
defparam \MAR_OUT[5]~I .input_register_mode = "none";
defparam \MAR_OUT[5]~I .input_sync_reset = "none";
defparam \MAR_OUT[5]~I .oe_async_reset = "none";
defparam \MAR_OUT[5]~I .oe_power_up = "low";
defparam \MAR_OUT[5]~I .oe_register_mode = "none";
defparam \MAR_OUT[5]~I .oe_sync_reset = "none";
defparam \MAR_OUT[5]~I .operation_mode = "output";
defparam \MAR_OUT[5]~I .output_async_reset = "none";
defparam \MAR_OUT[5]~I .output_power_up = "low";
defparam \MAR_OUT[5]~I .output_register_mode = "none";
defparam \MAR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[4]~I (
	.datain(\inst|inst|inst5|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[4]));
// synopsys translate_off
defparam \MAR_OUT[4]~I .input_async_reset = "none";
defparam \MAR_OUT[4]~I .input_power_up = "low";
defparam \MAR_OUT[4]~I .input_register_mode = "none";
defparam \MAR_OUT[4]~I .input_sync_reset = "none";
defparam \MAR_OUT[4]~I .oe_async_reset = "none";
defparam \MAR_OUT[4]~I .oe_power_up = "low";
defparam \MAR_OUT[4]~I .oe_register_mode = "none";
defparam \MAR_OUT[4]~I .oe_sync_reset = "none";
defparam \MAR_OUT[4]~I .operation_mode = "output";
defparam \MAR_OUT[4]~I .output_async_reset = "none";
defparam \MAR_OUT[4]~I .output_power_up = "low";
defparam \MAR_OUT[4]~I .output_register_mode = "none";
defparam \MAR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[3]~I (
	.datain(\inst|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[3]));
// synopsys translate_off
defparam \MAR_OUT[3]~I .input_async_reset = "none";
defparam \MAR_OUT[3]~I .input_power_up = "low";
defparam \MAR_OUT[3]~I .input_register_mode = "none";
defparam \MAR_OUT[3]~I .input_sync_reset = "none";
defparam \MAR_OUT[3]~I .oe_async_reset = "none";
defparam \MAR_OUT[3]~I .oe_power_up = "low";
defparam \MAR_OUT[3]~I .oe_register_mode = "none";
defparam \MAR_OUT[3]~I .oe_sync_reset = "none";
defparam \MAR_OUT[3]~I .operation_mode = "output";
defparam \MAR_OUT[3]~I .output_async_reset = "none";
defparam \MAR_OUT[3]~I .output_power_up = "low";
defparam \MAR_OUT[3]~I .output_register_mode = "none";
defparam \MAR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[2]~I (
	.datain(\inst|inst|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[2]));
// synopsys translate_off
defparam \MAR_OUT[2]~I .input_async_reset = "none";
defparam \MAR_OUT[2]~I .input_power_up = "low";
defparam \MAR_OUT[2]~I .input_register_mode = "none";
defparam \MAR_OUT[2]~I .input_sync_reset = "none";
defparam \MAR_OUT[2]~I .oe_async_reset = "none";
defparam \MAR_OUT[2]~I .oe_power_up = "low";
defparam \MAR_OUT[2]~I .oe_register_mode = "none";
defparam \MAR_OUT[2]~I .oe_sync_reset = "none";
defparam \MAR_OUT[2]~I .operation_mode = "output";
defparam \MAR_OUT[2]~I .output_async_reset = "none";
defparam \MAR_OUT[2]~I .output_power_up = "low";
defparam \MAR_OUT[2]~I .output_register_mode = "none";
defparam \MAR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[1]~I (
	.datain(\inst|inst|inst1|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[1]));
// synopsys translate_off
defparam \MAR_OUT[1]~I .input_async_reset = "none";
defparam \MAR_OUT[1]~I .input_power_up = "low";
defparam \MAR_OUT[1]~I .input_register_mode = "none";
defparam \MAR_OUT[1]~I .input_sync_reset = "none";
defparam \MAR_OUT[1]~I .oe_async_reset = "none";
defparam \MAR_OUT[1]~I .oe_power_up = "low";
defparam \MAR_OUT[1]~I .oe_register_mode = "none";
defparam \MAR_OUT[1]~I .oe_sync_reset = "none";
defparam \MAR_OUT[1]~I .operation_mode = "output";
defparam \MAR_OUT[1]~I .output_async_reset = "none";
defparam \MAR_OUT[1]~I .output_power_up = "low";
defparam \MAR_OUT[1]~I .output_register_mode = "none";
defparam \MAR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[0]~I (
	.datain(\inst|inst|inst1|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[0]));
// synopsys translate_off
defparam \MAR_OUT[0]~I .input_async_reset = "none";
defparam \MAR_OUT[0]~I .input_power_up = "low";
defparam \MAR_OUT[0]~I .input_register_mode = "none";
defparam \MAR_OUT[0]~I .input_sync_reset = "none";
defparam \MAR_OUT[0]~I .oe_async_reset = "none";
defparam \MAR_OUT[0]~I .oe_power_up = "low";
defparam \MAR_OUT[0]~I .oe_register_mode = "none";
defparam \MAR_OUT[0]~I .oe_sync_reset = "none";
defparam \MAR_OUT[0]~I .operation_mode = "output";
defparam \MAR_OUT[0]~I .output_async_reset = "none";
defparam \MAR_OUT[0]~I .output_power_up = "low";
defparam \MAR_OUT[0]~I .output_register_mode = "none";
defparam \MAR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[7]));
// synopsys translate_off
defparam \MRB_OUT[7]~I .input_async_reset = "none";
defparam \MRB_OUT[7]~I .input_power_up = "low";
defparam \MRB_OUT[7]~I .input_register_mode = "none";
defparam \MRB_OUT[7]~I .input_sync_reset = "none";
defparam \MRB_OUT[7]~I .oe_async_reset = "none";
defparam \MRB_OUT[7]~I .oe_power_up = "low";
defparam \MRB_OUT[7]~I .oe_register_mode = "none";
defparam \MRB_OUT[7]~I .oe_sync_reset = "none";
defparam \MRB_OUT[7]~I .operation_mode = "output";
defparam \MRB_OUT[7]~I .output_async_reset = "none";
defparam \MRB_OUT[7]~I .output_power_up = "low";
defparam \MRB_OUT[7]~I .output_register_mode = "none";
defparam \MRB_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[6]));
// synopsys translate_off
defparam \MRB_OUT[6]~I .input_async_reset = "none";
defparam \MRB_OUT[6]~I .input_power_up = "low";
defparam \MRB_OUT[6]~I .input_register_mode = "none";
defparam \MRB_OUT[6]~I .input_sync_reset = "none";
defparam \MRB_OUT[6]~I .oe_async_reset = "none";
defparam \MRB_OUT[6]~I .oe_power_up = "low";
defparam \MRB_OUT[6]~I .oe_register_mode = "none";
defparam \MRB_OUT[6]~I .oe_sync_reset = "none";
defparam \MRB_OUT[6]~I .operation_mode = "output";
defparam \MRB_OUT[6]~I .output_async_reset = "none";
defparam \MRB_OUT[6]~I .output_power_up = "low";
defparam \MRB_OUT[6]~I .output_register_mode = "none";
defparam \MRB_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[5]));
// synopsys translate_off
defparam \MRB_OUT[5]~I .input_async_reset = "none";
defparam \MRB_OUT[5]~I .input_power_up = "low";
defparam \MRB_OUT[5]~I .input_register_mode = "none";
defparam \MRB_OUT[5]~I .input_sync_reset = "none";
defparam \MRB_OUT[5]~I .oe_async_reset = "none";
defparam \MRB_OUT[5]~I .oe_power_up = "low";
defparam \MRB_OUT[5]~I .oe_register_mode = "none";
defparam \MRB_OUT[5]~I .oe_sync_reset = "none";
defparam \MRB_OUT[5]~I .operation_mode = "output";
defparam \MRB_OUT[5]~I .output_async_reset = "none";
defparam \MRB_OUT[5]~I .output_power_up = "low";
defparam \MRB_OUT[5]~I .output_register_mode = "none";
defparam \MRB_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[4]));
// synopsys translate_off
defparam \MRB_OUT[4]~I .input_async_reset = "none";
defparam \MRB_OUT[4]~I .input_power_up = "low";
defparam \MRB_OUT[4]~I .input_register_mode = "none";
defparam \MRB_OUT[4]~I .input_sync_reset = "none";
defparam \MRB_OUT[4]~I .oe_async_reset = "none";
defparam \MRB_OUT[4]~I .oe_power_up = "low";
defparam \MRB_OUT[4]~I .oe_register_mode = "none";
defparam \MRB_OUT[4]~I .oe_sync_reset = "none";
defparam \MRB_OUT[4]~I .operation_mode = "output";
defparam \MRB_OUT[4]~I .output_async_reset = "none";
defparam \MRB_OUT[4]~I .output_power_up = "low";
defparam \MRB_OUT[4]~I .output_register_mode = "none";
defparam \MRB_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[3]));
// synopsys translate_off
defparam \MRB_OUT[3]~I .input_async_reset = "none";
defparam \MRB_OUT[3]~I .input_power_up = "low";
defparam \MRB_OUT[3]~I .input_register_mode = "none";
defparam \MRB_OUT[3]~I .input_sync_reset = "none";
defparam \MRB_OUT[3]~I .oe_async_reset = "none";
defparam \MRB_OUT[3]~I .oe_power_up = "low";
defparam \MRB_OUT[3]~I .oe_register_mode = "none";
defparam \MRB_OUT[3]~I .oe_sync_reset = "none";
defparam \MRB_OUT[3]~I .operation_mode = "output";
defparam \MRB_OUT[3]~I .output_async_reset = "none";
defparam \MRB_OUT[3]~I .output_power_up = "low";
defparam \MRB_OUT[3]~I .output_register_mode = "none";
defparam \MRB_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[2]));
// synopsys translate_off
defparam \MRB_OUT[2]~I .input_async_reset = "none";
defparam \MRB_OUT[2]~I .input_power_up = "low";
defparam \MRB_OUT[2]~I .input_register_mode = "none";
defparam \MRB_OUT[2]~I .input_sync_reset = "none";
defparam \MRB_OUT[2]~I .oe_async_reset = "none";
defparam \MRB_OUT[2]~I .oe_power_up = "low";
defparam \MRB_OUT[2]~I .oe_register_mode = "none";
defparam \MRB_OUT[2]~I .oe_sync_reset = "none";
defparam \MRB_OUT[2]~I .operation_mode = "output";
defparam \MRB_OUT[2]~I .output_async_reset = "none";
defparam \MRB_OUT[2]~I .output_power_up = "low";
defparam \MRB_OUT[2]~I .output_register_mode = "none";
defparam \MRB_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[1]));
// synopsys translate_off
defparam \MRB_OUT[1]~I .input_async_reset = "none";
defparam \MRB_OUT[1]~I .input_power_up = "low";
defparam \MRB_OUT[1]~I .input_register_mode = "none";
defparam \MRB_OUT[1]~I .input_sync_reset = "none";
defparam \MRB_OUT[1]~I .oe_async_reset = "none";
defparam \MRB_OUT[1]~I .oe_power_up = "low";
defparam \MRB_OUT[1]~I .oe_register_mode = "none";
defparam \MRB_OUT[1]~I .oe_sync_reset = "none";
defparam \MRB_OUT[1]~I .operation_mode = "output";
defparam \MRB_OUT[1]~I .output_async_reset = "none";
defparam \MRB_OUT[1]~I .output_power_up = "low";
defparam \MRB_OUT[1]~I .output_register_mode = "none";
defparam \MRB_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MRB_OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MRB_OUT[0]));
// synopsys translate_off
defparam \MRB_OUT[0]~I .input_async_reset = "none";
defparam \MRB_OUT[0]~I .input_power_up = "low";
defparam \MRB_OUT[0]~I .input_register_mode = "none";
defparam \MRB_OUT[0]~I .input_sync_reset = "none";
defparam \MRB_OUT[0]~I .oe_async_reset = "none";
defparam \MRB_OUT[0]~I .oe_power_up = "low";
defparam \MRB_OUT[0]~I .oe_register_mode = "none";
defparam \MRB_OUT[0]~I .oe_sync_reset = "none";
defparam \MRB_OUT[0]~I .operation_mode = "output";
defparam \MRB_OUT[0]~I .output_async_reset = "none";
defparam \MRB_OUT[0]~I .output_power_up = "low";
defparam \MRB_OUT[0]~I .output_register_mode = "none";
defparam \MRB_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[31]~I (
	.datain(\inst11|inst|inst84|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[31]));
// synopsys translate_off
defparam \OUT_A[31]~I .input_async_reset = "none";
defparam \OUT_A[31]~I .input_power_up = "low";
defparam \OUT_A[31]~I .input_register_mode = "none";
defparam \OUT_A[31]~I .input_sync_reset = "none";
defparam \OUT_A[31]~I .oe_async_reset = "none";
defparam \OUT_A[31]~I .oe_power_up = "low";
defparam \OUT_A[31]~I .oe_register_mode = "none";
defparam \OUT_A[31]~I .oe_sync_reset = "none";
defparam \OUT_A[31]~I .operation_mode = "output";
defparam \OUT_A[31]~I .output_async_reset = "none";
defparam \OUT_A[31]~I .output_power_up = "low";
defparam \OUT_A[31]~I .output_register_mode = "none";
defparam \OUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[30]~I (
	.datain(\inst11|inst|inst84|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[30]));
// synopsys translate_off
defparam \OUT_A[30]~I .input_async_reset = "none";
defparam \OUT_A[30]~I .input_power_up = "low";
defparam \OUT_A[30]~I .input_register_mode = "none";
defparam \OUT_A[30]~I .input_sync_reset = "none";
defparam \OUT_A[30]~I .oe_async_reset = "none";
defparam \OUT_A[30]~I .oe_power_up = "low";
defparam \OUT_A[30]~I .oe_register_mode = "none";
defparam \OUT_A[30]~I .oe_sync_reset = "none";
defparam \OUT_A[30]~I .operation_mode = "output";
defparam \OUT_A[30]~I .output_async_reset = "none";
defparam \OUT_A[30]~I .output_power_up = "low";
defparam \OUT_A[30]~I .output_register_mode = "none";
defparam \OUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[29]~I (
	.datain(\inst11|inst|inst84|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[29]));
// synopsys translate_off
defparam \OUT_A[29]~I .input_async_reset = "none";
defparam \OUT_A[29]~I .input_power_up = "low";
defparam \OUT_A[29]~I .input_register_mode = "none";
defparam \OUT_A[29]~I .input_sync_reset = "none";
defparam \OUT_A[29]~I .oe_async_reset = "none";
defparam \OUT_A[29]~I .oe_power_up = "low";
defparam \OUT_A[29]~I .oe_register_mode = "none";
defparam \OUT_A[29]~I .oe_sync_reset = "none";
defparam \OUT_A[29]~I .operation_mode = "output";
defparam \OUT_A[29]~I .output_async_reset = "none";
defparam \OUT_A[29]~I .output_power_up = "low";
defparam \OUT_A[29]~I .output_register_mode = "none";
defparam \OUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[28]~I (
	.datain(\inst11|inst|inst84|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[28]));
// synopsys translate_off
defparam \OUT_A[28]~I .input_async_reset = "none";
defparam \OUT_A[28]~I .input_power_up = "low";
defparam \OUT_A[28]~I .input_register_mode = "none";
defparam \OUT_A[28]~I .input_sync_reset = "none";
defparam \OUT_A[28]~I .oe_async_reset = "none";
defparam \OUT_A[28]~I .oe_power_up = "low";
defparam \OUT_A[28]~I .oe_register_mode = "none";
defparam \OUT_A[28]~I .oe_sync_reset = "none";
defparam \OUT_A[28]~I .operation_mode = "output";
defparam \OUT_A[28]~I .output_async_reset = "none";
defparam \OUT_A[28]~I .output_power_up = "low";
defparam \OUT_A[28]~I .output_register_mode = "none";
defparam \OUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[27]~I (
	.datain(\inst11|inst|inst4|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[27]));
// synopsys translate_off
defparam \OUT_A[27]~I .input_async_reset = "none";
defparam \OUT_A[27]~I .input_power_up = "low";
defparam \OUT_A[27]~I .input_register_mode = "none";
defparam \OUT_A[27]~I .input_sync_reset = "none";
defparam \OUT_A[27]~I .oe_async_reset = "none";
defparam \OUT_A[27]~I .oe_power_up = "low";
defparam \OUT_A[27]~I .oe_register_mode = "none";
defparam \OUT_A[27]~I .oe_sync_reset = "none";
defparam \OUT_A[27]~I .operation_mode = "output";
defparam \OUT_A[27]~I .output_async_reset = "none";
defparam \OUT_A[27]~I .output_power_up = "low";
defparam \OUT_A[27]~I .output_register_mode = "none";
defparam \OUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[26]~I (
	.datain(\inst11|inst|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[26]));
// synopsys translate_off
defparam \OUT_A[26]~I .input_async_reset = "none";
defparam \OUT_A[26]~I .input_power_up = "low";
defparam \OUT_A[26]~I .input_register_mode = "none";
defparam \OUT_A[26]~I .input_sync_reset = "none";
defparam \OUT_A[26]~I .oe_async_reset = "none";
defparam \OUT_A[26]~I .oe_power_up = "low";
defparam \OUT_A[26]~I .oe_register_mode = "none";
defparam \OUT_A[26]~I .oe_sync_reset = "none";
defparam \OUT_A[26]~I .operation_mode = "output";
defparam \OUT_A[26]~I .output_async_reset = "none";
defparam \OUT_A[26]~I .output_power_up = "low";
defparam \OUT_A[26]~I .output_register_mode = "none";
defparam \OUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[25]~I (
	.datain(\inst11|inst|inst4|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[25]));
// synopsys translate_off
defparam \OUT_A[25]~I .input_async_reset = "none";
defparam \OUT_A[25]~I .input_power_up = "low";
defparam \OUT_A[25]~I .input_register_mode = "none";
defparam \OUT_A[25]~I .input_sync_reset = "none";
defparam \OUT_A[25]~I .oe_async_reset = "none";
defparam \OUT_A[25]~I .oe_power_up = "low";
defparam \OUT_A[25]~I .oe_register_mode = "none";
defparam \OUT_A[25]~I .oe_sync_reset = "none";
defparam \OUT_A[25]~I .operation_mode = "output";
defparam \OUT_A[25]~I .output_async_reset = "none";
defparam \OUT_A[25]~I .output_power_up = "low";
defparam \OUT_A[25]~I .output_register_mode = "none";
defparam \OUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[24]~I (
	.datain(\inst11|inst|inst4|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[24]));
// synopsys translate_off
defparam \OUT_A[24]~I .input_async_reset = "none";
defparam \OUT_A[24]~I .input_power_up = "low";
defparam \OUT_A[24]~I .input_register_mode = "none";
defparam \OUT_A[24]~I .input_sync_reset = "none";
defparam \OUT_A[24]~I .oe_async_reset = "none";
defparam \OUT_A[24]~I .oe_power_up = "low";
defparam \OUT_A[24]~I .oe_register_mode = "none";
defparam \OUT_A[24]~I .oe_sync_reset = "none";
defparam \OUT_A[24]~I .operation_mode = "output";
defparam \OUT_A[24]~I .output_async_reset = "none";
defparam \OUT_A[24]~I .output_power_up = "low";
defparam \OUT_A[24]~I .output_register_mode = "none";
defparam \OUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[23]~I (
	.datain(\inst11|inst|inst7|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[23]));
// synopsys translate_off
defparam \OUT_A[23]~I .input_async_reset = "none";
defparam \OUT_A[23]~I .input_power_up = "low";
defparam \OUT_A[23]~I .input_register_mode = "none";
defparam \OUT_A[23]~I .input_sync_reset = "none";
defparam \OUT_A[23]~I .oe_async_reset = "none";
defparam \OUT_A[23]~I .oe_power_up = "low";
defparam \OUT_A[23]~I .oe_register_mode = "none";
defparam \OUT_A[23]~I .oe_sync_reset = "none";
defparam \OUT_A[23]~I .operation_mode = "output";
defparam \OUT_A[23]~I .output_async_reset = "none";
defparam \OUT_A[23]~I .output_power_up = "low";
defparam \OUT_A[23]~I .output_register_mode = "none";
defparam \OUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[22]~I (
	.datain(\inst11|inst|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[22]));
// synopsys translate_off
defparam \OUT_A[22]~I .input_async_reset = "none";
defparam \OUT_A[22]~I .input_power_up = "low";
defparam \OUT_A[22]~I .input_register_mode = "none";
defparam \OUT_A[22]~I .input_sync_reset = "none";
defparam \OUT_A[22]~I .oe_async_reset = "none";
defparam \OUT_A[22]~I .oe_power_up = "low";
defparam \OUT_A[22]~I .oe_register_mode = "none";
defparam \OUT_A[22]~I .oe_sync_reset = "none";
defparam \OUT_A[22]~I .operation_mode = "output";
defparam \OUT_A[22]~I .output_async_reset = "none";
defparam \OUT_A[22]~I .output_power_up = "low";
defparam \OUT_A[22]~I .output_register_mode = "none";
defparam \OUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[21]~I (
	.datain(\inst11|inst|inst7|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[21]));
// synopsys translate_off
defparam \OUT_A[21]~I .input_async_reset = "none";
defparam \OUT_A[21]~I .input_power_up = "low";
defparam \OUT_A[21]~I .input_register_mode = "none";
defparam \OUT_A[21]~I .input_sync_reset = "none";
defparam \OUT_A[21]~I .oe_async_reset = "none";
defparam \OUT_A[21]~I .oe_power_up = "low";
defparam \OUT_A[21]~I .oe_register_mode = "none";
defparam \OUT_A[21]~I .oe_sync_reset = "none";
defparam \OUT_A[21]~I .operation_mode = "output";
defparam \OUT_A[21]~I .output_async_reset = "none";
defparam \OUT_A[21]~I .output_power_up = "low";
defparam \OUT_A[21]~I .output_register_mode = "none";
defparam \OUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[20]~I (
	.datain(\inst11|inst|inst7|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[20]));
// synopsys translate_off
defparam \OUT_A[20]~I .input_async_reset = "none";
defparam \OUT_A[20]~I .input_power_up = "low";
defparam \OUT_A[20]~I .input_register_mode = "none";
defparam \OUT_A[20]~I .input_sync_reset = "none";
defparam \OUT_A[20]~I .oe_async_reset = "none";
defparam \OUT_A[20]~I .oe_power_up = "low";
defparam \OUT_A[20]~I .oe_register_mode = "none";
defparam \OUT_A[20]~I .oe_sync_reset = "none";
defparam \OUT_A[20]~I .operation_mode = "output";
defparam \OUT_A[20]~I .output_async_reset = "none";
defparam \OUT_A[20]~I .output_power_up = "low";
defparam \OUT_A[20]~I .output_register_mode = "none";
defparam \OUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[19]~I (
	.datain(\inst11|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[19]));
// synopsys translate_off
defparam \OUT_A[19]~I .input_async_reset = "none";
defparam \OUT_A[19]~I .input_power_up = "low";
defparam \OUT_A[19]~I .input_register_mode = "none";
defparam \OUT_A[19]~I .input_sync_reset = "none";
defparam \OUT_A[19]~I .oe_async_reset = "none";
defparam \OUT_A[19]~I .oe_power_up = "low";
defparam \OUT_A[19]~I .oe_register_mode = "none";
defparam \OUT_A[19]~I .oe_sync_reset = "none";
defparam \OUT_A[19]~I .operation_mode = "output";
defparam \OUT_A[19]~I .output_async_reset = "none";
defparam \OUT_A[19]~I .output_power_up = "low";
defparam \OUT_A[19]~I .output_register_mode = "none";
defparam \OUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[18]~I (
	.datain(\inst11|inst|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[18]));
// synopsys translate_off
defparam \OUT_A[18]~I .input_async_reset = "none";
defparam \OUT_A[18]~I .input_power_up = "low";
defparam \OUT_A[18]~I .input_register_mode = "none";
defparam \OUT_A[18]~I .input_sync_reset = "none";
defparam \OUT_A[18]~I .oe_async_reset = "none";
defparam \OUT_A[18]~I .oe_power_up = "low";
defparam \OUT_A[18]~I .oe_register_mode = "none";
defparam \OUT_A[18]~I .oe_sync_reset = "none";
defparam \OUT_A[18]~I .operation_mode = "output";
defparam \OUT_A[18]~I .output_async_reset = "none";
defparam \OUT_A[18]~I .output_power_up = "low";
defparam \OUT_A[18]~I .output_register_mode = "none";
defparam \OUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[17]~I (
	.datain(\inst11|inst|inst3|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[17]));
// synopsys translate_off
defparam \OUT_A[17]~I .input_async_reset = "none";
defparam \OUT_A[17]~I .input_power_up = "low";
defparam \OUT_A[17]~I .input_register_mode = "none";
defparam \OUT_A[17]~I .input_sync_reset = "none";
defparam \OUT_A[17]~I .oe_async_reset = "none";
defparam \OUT_A[17]~I .oe_power_up = "low";
defparam \OUT_A[17]~I .oe_register_mode = "none";
defparam \OUT_A[17]~I .oe_sync_reset = "none";
defparam \OUT_A[17]~I .operation_mode = "output";
defparam \OUT_A[17]~I .output_async_reset = "none";
defparam \OUT_A[17]~I .output_power_up = "low";
defparam \OUT_A[17]~I .output_register_mode = "none";
defparam \OUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[16]~I (
	.datain(\inst11|inst|inst3|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[16]));
// synopsys translate_off
defparam \OUT_A[16]~I .input_async_reset = "none";
defparam \OUT_A[16]~I .input_power_up = "low";
defparam \OUT_A[16]~I .input_register_mode = "none";
defparam \OUT_A[16]~I .input_sync_reset = "none";
defparam \OUT_A[16]~I .oe_async_reset = "none";
defparam \OUT_A[16]~I .oe_power_up = "low";
defparam \OUT_A[16]~I .oe_register_mode = "none";
defparam \OUT_A[16]~I .oe_sync_reset = "none";
defparam \OUT_A[16]~I .operation_mode = "output";
defparam \OUT_A[16]~I .output_async_reset = "none";
defparam \OUT_A[16]~I .output_power_up = "low";
defparam \OUT_A[16]~I .output_register_mode = "none";
defparam \OUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[15]~I (
	.datain(\inst11|inst|inst6|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[15]));
// synopsys translate_off
defparam \OUT_A[15]~I .input_async_reset = "none";
defparam \OUT_A[15]~I .input_power_up = "low";
defparam \OUT_A[15]~I .input_register_mode = "none";
defparam \OUT_A[15]~I .input_sync_reset = "none";
defparam \OUT_A[15]~I .oe_async_reset = "none";
defparam \OUT_A[15]~I .oe_power_up = "low";
defparam \OUT_A[15]~I .oe_register_mode = "none";
defparam \OUT_A[15]~I .oe_sync_reset = "none";
defparam \OUT_A[15]~I .operation_mode = "output";
defparam \OUT_A[15]~I .output_async_reset = "none";
defparam \OUT_A[15]~I .output_power_up = "low";
defparam \OUT_A[15]~I .output_register_mode = "none";
defparam \OUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[14]~I (
	.datain(\inst11|inst|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[14]));
// synopsys translate_off
defparam \OUT_A[14]~I .input_async_reset = "none";
defparam \OUT_A[14]~I .input_power_up = "low";
defparam \OUT_A[14]~I .input_register_mode = "none";
defparam \OUT_A[14]~I .input_sync_reset = "none";
defparam \OUT_A[14]~I .oe_async_reset = "none";
defparam \OUT_A[14]~I .oe_power_up = "low";
defparam \OUT_A[14]~I .oe_register_mode = "none";
defparam \OUT_A[14]~I .oe_sync_reset = "none";
defparam \OUT_A[14]~I .operation_mode = "output";
defparam \OUT_A[14]~I .output_async_reset = "none";
defparam \OUT_A[14]~I .output_power_up = "low";
defparam \OUT_A[14]~I .output_register_mode = "none";
defparam \OUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[13]~I (
	.datain(\inst11|inst|inst6|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[13]));
// synopsys translate_off
defparam \OUT_A[13]~I .input_async_reset = "none";
defparam \OUT_A[13]~I .input_power_up = "low";
defparam \OUT_A[13]~I .input_register_mode = "none";
defparam \OUT_A[13]~I .input_sync_reset = "none";
defparam \OUT_A[13]~I .oe_async_reset = "none";
defparam \OUT_A[13]~I .oe_power_up = "low";
defparam \OUT_A[13]~I .oe_register_mode = "none";
defparam \OUT_A[13]~I .oe_sync_reset = "none";
defparam \OUT_A[13]~I .operation_mode = "output";
defparam \OUT_A[13]~I .output_async_reset = "none";
defparam \OUT_A[13]~I .output_power_up = "low";
defparam \OUT_A[13]~I .output_register_mode = "none";
defparam \OUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[12]~I (
	.datain(\inst11|inst|inst6|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[12]));
// synopsys translate_off
defparam \OUT_A[12]~I .input_async_reset = "none";
defparam \OUT_A[12]~I .input_power_up = "low";
defparam \OUT_A[12]~I .input_register_mode = "none";
defparam \OUT_A[12]~I .input_sync_reset = "none";
defparam \OUT_A[12]~I .oe_async_reset = "none";
defparam \OUT_A[12]~I .oe_power_up = "low";
defparam \OUT_A[12]~I .oe_register_mode = "none";
defparam \OUT_A[12]~I .oe_sync_reset = "none";
defparam \OUT_A[12]~I .operation_mode = "output";
defparam \OUT_A[12]~I .output_async_reset = "none";
defparam \OUT_A[12]~I .output_power_up = "low";
defparam \OUT_A[12]~I .output_register_mode = "none";
defparam \OUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[11]~I (
	.datain(\inst11|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[11]));
// synopsys translate_off
defparam \OUT_A[11]~I .input_async_reset = "none";
defparam \OUT_A[11]~I .input_power_up = "low";
defparam \OUT_A[11]~I .input_register_mode = "none";
defparam \OUT_A[11]~I .input_sync_reset = "none";
defparam \OUT_A[11]~I .oe_async_reset = "none";
defparam \OUT_A[11]~I .oe_power_up = "low";
defparam \OUT_A[11]~I .oe_register_mode = "none";
defparam \OUT_A[11]~I .oe_sync_reset = "none";
defparam \OUT_A[11]~I .operation_mode = "output";
defparam \OUT_A[11]~I .output_async_reset = "none";
defparam \OUT_A[11]~I .output_power_up = "low";
defparam \OUT_A[11]~I .output_register_mode = "none";
defparam \OUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[10]~I (
	.datain(\inst11|inst|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[10]));
// synopsys translate_off
defparam \OUT_A[10]~I .input_async_reset = "none";
defparam \OUT_A[10]~I .input_power_up = "low";
defparam \OUT_A[10]~I .input_register_mode = "none";
defparam \OUT_A[10]~I .input_sync_reset = "none";
defparam \OUT_A[10]~I .oe_async_reset = "none";
defparam \OUT_A[10]~I .oe_power_up = "low";
defparam \OUT_A[10]~I .oe_register_mode = "none";
defparam \OUT_A[10]~I .oe_sync_reset = "none";
defparam \OUT_A[10]~I .operation_mode = "output";
defparam \OUT_A[10]~I .output_async_reset = "none";
defparam \OUT_A[10]~I .output_power_up = "low";
defparam \OUT_A[10]~I .output_register_mode = "none";
defparam \OUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[9]~I (
	.datain(\inst11|inst|inst2|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[9]));
// synopsys translate_off
defparam \OUT_A[9]~I .input_async_reset = "none";
defparam \OUT_A[9]~I .input_power_up = "low";
defparam \OUT_A[9]~I .input_register_mode = "none";
defparam \OUT_A[9]~I .input_sync_reset = "none";
defparam \OUT_A[9]~I .oe_async_reset = "none";
defparam \OUT_A[9]~I .oe_power_up = "low";
defparam \OUT_A[9]~I .oe_register_mode = "none";
defparam \OUT_A[9]~I .oe_sync_reset = "none";
defparam \OUT_A[9]~I .operation_mode = "output";
defparam \OUT_A[9]~I .output_async_reset = "none";
defparam \OUT_A[9]~I .output_power_up = "low";
defparam \OUT_A[9]~I .output_register_mode = "none";
defparam \OUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[8]~I (
	.datain(\inst11|inst|inst2|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[8]));
// synopsys translate_off
defparam \OUT_A[8]~I .input_async_reset = "none";
defparam \OUT_A[8]~I .input_power_up = "low";
defparam \OUT_A[8]~I .input_register_mode = "none";
defparam \OUT_A[8]~I .input_sync_reset = "none";
defparam \OUT_A[8]~I .oe_async_reset = "none";
defparam \OUT_A[8]~I .oe_power_up = "low";
defparam \OUT_A[8]~I .oe_register_mode = "none";
defparam \OUT_A[8]~I .oe_sync_reset = "none";
defparam \OUT_A[8]~I .operation_mode = "output";
defparam \OUT_A[8]~I .output_async_reset = "none";
defparam \OUT_A[8]~I .output_power_up = "low";
defparam \OUT_A[8]~I .output_register_mode = "none";
defparam \OUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[7]~I (
	.datain(\inst11|inst|inst5|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[7]));
// synopsys translate_off
defparam \OUT_A[7]~I .input_async_reset = "none";
defparam \OUT_A[7]~I .input_power_up = "low";
defparam \OUT_A[7]~I .input_register_mode = "none";
defparam \OUT_A[7]~I .input_sync_reset = "none";
defparam \OUT_A[7]~I .oe_async_reset = "none";
defparam \OUT_A[7]~I .oe_power_up = "low";
defparam \OUT_A[7]~I .oe_register_mode = "none";
defparam \OUT_A[7]~I .oe_sync_reset = "none";
defparam \OUT_A[7]~I .operation_mode = "output";
defparam \OUT_A[7]~I .output_async_reset = "none";
defparam \OUT_A[7]~I .output_power_up = "low";
defparam \OUT_A[7]~I .output_register_mode = "none";
defparam \OUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[6]~I (
	.datain(\inst11|inst|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[6]));
// synopsys translate_off
defparam \OUT_A[6]~I .input_async_reset = "none";
defparam \OUT_A[6]~I .input_power_up = "low";
defparam \OUT_A[6]~I .input_register_mode = "none";
defparam \OUT_A[6]~I .input_sync_reset = "none";
defparam \OUT_A[6]~I .oe_async_reset = "none";
defparam \OUT_A[6]~I .oe_power_up = "low";
defparam \OUT_A[6]~I .oe_register_mode = "none";
defparam \OUT_A[6]~I .oe_sync_reset = "none";
defparam \OUT_A[6]~I .operation_mode = "output";
defparam \OUT_A[6]~I .output_async_reset = "none";
defparam \OUT_A[6]~I .output_power_up = "low";
defparam \OUT_A[6]~I .output_register_mode = "none";
defparam \OUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[5]~I (
	.datain(\inst11|inst|inst5|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[5]));
// synopsys translate_off
defparam \OUT_A[5]~I .input_async_reset = "none";
defparam \OUT_A[5]~I .input_power_up = "low";
defparam \OUT_A[5]~I .input_register_mode = "none";
defparam \OUT_A[5]~I .input_sync_reset = "none";
defparam \OUT_A[5]~I .oe_async_reset = "none";
defparam \OUT_A[5]~I .oe_power_up = "low";
defparam \OUT_A[5]~I .oe_register_mode = "none";
defparam \OUT_A[5]~I .oe_sync_reset = "none";
defparam \OUT_A[5]~I .operation_mode = "output";
defparam \OUT_A[5]~I .output_async_reset = "none";
defparam \OUT_A[5]~I .output_power_up = "low";
defparam \OUT_A[5]~I .output_register_mode = "none";
defparam \OUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[4]~I (
	.datain(\inst11|inst|inst5|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[4]));
// synopsys translate_off
defparam \OUT_A[4]~I .input_async_reset = "none";
defparam \OUT_A[4]~I .input_power_up = "low";
defparam \OUT_A[4]~I .input_register_mode = "none";
defparam \OUT_A[4]~I .input_sync_reset = "none";
defparam \OUT_A[4]~I .oe_async_reset = "none";
defparam \OUT_A[4]~I .oe_power_up = "low";
defparam \OUT_A[4]~I .oe_register_mode = "none";
defparam \OUT_A[4]~I .oe_sync_reset = "none";
defparam \OUT_A[4]~I .operation_mode = "output";
defparam \OUT_A[4]~I .output_async_reset = "none";
defparam \OUT_A[4]~I .output_power_up = "low";
defparam \OUT_A[4]~I .output_register_mode = "none";
defparam \OUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[3]~I (
	.datain(\inst11|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[3]));
// synopsys translate_off
defparam \OUT_A[3]~I .input_async_reset = "none";
defparam \OUT_A[3]~I .input_power_up = "low";
defparam \OUT_A[3]~I .input_register_mode = "none";
defparam \OUT_A[3]~I .input_sync_reset = "none";
defparam \OUT_A[3]~I .oe_async_reset = "none";
defparam \OUT_A[3]~I .oe_power_up = "low";
defparam \OUT_A[3]~I .oe_register_mode = "none";
defparam \OUT_A[3]~I .oe_sync_reset = "none";
defparam \OUT_A[3]~I .operation_mode = "output";
defparam \OUT_A[3]~I .output_async_reset = "none";
defparam \OUT_A[3]~I .output_power_up = "low";
defparam \OUT_A[3]~I .output_register_mode = "none";
defparam \OUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[2]~I (
	.datain(\inst11|inst|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[2]));
// synopsys translate_off
defparam \OUT_A[2]~I .input_async_reset = "none";
defparam \OUT_A[2]~I .input_power_up = "low";
defparam \OUT_A[2]~I .input_register_mode = "none";
defparam \OUT_A[2]~I .input_sync_reset = "none";
defparam \OUT_A[2]~I .oe_async_reset = "none";
defparam \OUT_A[2]~I .oe_power_up = "low";
defparam \OUT_A[2]~I .oe_register_mode = "none";
defparam \OUT_A[2]~I .oe_sync_reset = "none";
defparam \OUT_A[2]~I .operation_mode = "output";
defparam \OUT_A[2]~I .output_async_reset = "none";
defparam \OUT_A[2]~I .output_power_up = "low";
defparam \OUT_A[2]~I .output_register_mode = "none";
defparam \OUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[1]~I (
	.datain(\inst11|inst|inst1|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[1]));
// synopsys translate_off
defparam \OUT_A[1]~I .input_async_reset = "none";
defparam \OUT_A[1]~I .input_power_up = "low";
defparam \OUT_A[1]~I .input_register_mode = "none";
defparam \OUT_A[1]~I .input_sync_reset = "none";
defparam \OUT_A[1]~I .oe_async_reset = "none";
defparam \OUT_A[1]~I .oe_power_up = "low";
defparam \OUT_A[1]~I .oe_register_mode = "none";
defparam \OUT_A[1]~I .oe_sync_reset = "none";
defparam \OUT_A[1]~I .operation_mode = "output";
defparam \OUT_A[1]~I .output_async_reset = "none";
defparam \OUT_A[1]~I .output_power_up = "low";
defparam \OUT_A[1]~I .output_register_mode = "none";
defparam \OUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[0]~I (
	.datain(\inst11|inst|inst1|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[0]));
// synopsys translate_off
defparam \OUT_A[0]~I .input_async_reset = "none";
defparam \OUT_A[0]~I .input_power_up = "low";
defparam \OUT_A[0]~I .input_register_mode = "none";
defparam \OUT_A[0]~I .input_sync_reset = "none";
defparam \OUT_A[0]~I .oe_async_reset = "none";
defparam \OUT_A[0]~I .oe_power_up = "low";
defparam \OUT_A[0]~I .oe_register_mode = "none";
defparam \OUT_A[0]~I .oe_sync_reset = "none";
defparam \OUT_A[0]~I .operation_mode = "output";
defparam \OUT_A[0]~I .output_async_reset = "none";
defparam \OUT_A[0]~I .output_power_up = "low";
defparam \OUT_A[0]~I .output_register_mode = "none";
defparam \OUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[31]~I (
	.datain(\inst3|inst|inst84|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[31]));
// synopsys translate_off
defparam \PC_OUT[31]~I .input_async_reset = "none";
defparam \PC_OUT[31]~I .input_power_up = "low";
defparam \PC_OUT[31]~I .input_register_mode = "none";
defparam \PC_OUT[31]~I .input_sync_reset = "none";
defparam \PC_OUT[31]~I .oe_async_reset = "none";
defparam \PC_OUT[31]~I .oe_power_up = "low";
defparam \PC_OUT[31]~I .oe_register_mode = "none";
defparam \PC_OUT[31]~I .oe_sync_reset = "none";
defparam \PC_OUT[31]~I .operation_mode = "output";
defparam \PC_OUT[31]~I .output_async_reset = "none";
defparam \PC_OUT[31]~I .output_power_up = "low";
defparam \PC_OUT[31]~I .output_register_mode = "none";
defparam \PC_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[30]~I (
	.datain(\inst3|inst|inst84|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[30]));
// synopsys translate_off
defparam \PC_OUT[30]~I .input_async_reset = "none";
defparam \PC_OUT[30]~I .input_power_up = "low";
defparam \PC_OUT[30]~I .input_register_mode = "none";
defparam \PC_OUT[30]~I .input_sync_reset = "none";
defparam \PC_OUT[30]~I .oe_async_reset = "none";
defparam \PC_OUT[30]~I .oe_power_up = "low";
defparam \PC_OUT[30]~I .oe_register_mode = "none";
defparam \PC_OUT[30]~I .oe_sync_reset = "none";
defparam \PC_OUT[30]~I .operation_mode = "output";
defparam \PC_OUT[30]~I .output_async_reset = "none";
defparam \PC_OUT[30]~I .output_power_up = "low";
defparam \PC_OUT[30]~I .output_register_mode = "none";
defparam \PC_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[29]~I (
	.datain(\inst3|inst|inst84|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[29]));
// synopsys translate_off
defparam \PC_OUT[29]~I .input_async_reset = "none";
defparam \PC_OUT[29]~I .input_power_up = "low";
defparam \PC_OUT[29]~I .input_register_mode = "none";
defparam \PC_OUT[29]~I .input_sync_reset = "none";
defparam \PC_OUT[29]~I .oe_async_reset = "none";
defparam \PC_OUT[29]~I .oe_power_up = "low";
defparam \PC_OUT[29]~I .oe_register_mode = "none";
defparam \PC_OUT[29]~I .oe_sync_reset = "none";
defparam \PC_OUT[29]~I .operation_mode = "output";
defparam \PC_OUT[29]~I .output_async_reset = "none";
defparam \PC_OUT[29]~I .output_power_up = "low";
defparam \PC_OUT[29]~I .output_register_mode = "none";
defparam \PC_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[28]~I (
	.datain(\inst3|inst|inst84|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[28]));
// synopsys translate_off
defparam \PC_OUT[28]~I .input_async_reset = "none";
defparam \PC_OUT[28]~I .input_power_up = "low";
defparam \PC_OUT[28]~I .input_register_mode = "none";
defparam \PC_OUT[28]~I .input_sync_reset = "none";
defparam \PC_OUT[28]~I .oe_async_reset = "none";
defparam \PC_OUT[28]~I .oe_power_up = "low";
defparam \PC_OUT[28]~I .oe_register_mode = "none";
defparam \PC_OUT[28]~I .oe_sync_reset = "none";
defparam \PC_OUT[28]~I .operation_mode = "output";
defparam \PC_OUT[28]~I .output_async_reset = "none";
defparam \PC_OUT[28]~I .output_power_up = "low";
defparam \PC_OUT[28]~I .output_register_mode = "none";
defparam \PC_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[27]~I (
	.datain(\inst3|inst|inst4|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[27]));
// synopsys translate_off
defparam \PC_OUT[27]~I .input_async_reset = "none";
defparam \PC_OUT[27]~I .input_power_up = "low";
defparam \PC_OUT[27]~I .input_register_mode = "none";
defparam \PC_OUT[27]~I .input_sync_reset = "none";
defparam \PC_OUT[27]~I .oe_async_reset = "none";
defparam \PC_OUT[27]~I .oe_power_up = "low";
defparam \PC_OUT[27]~I .oe_register_mode = "none";
defparam \PC_OUT[27]~I .oe_sync_reset = "none";
defparam \PC_OUT[27]~I .operation_mode = "output";
defparam \PC_OUT[27]~I .output_async_reset = "none";
defparam \PC_OUT[27]~I .output_power_up = "low";
defparam \PC_OUT[27]~I .output_register_mode = "none";
defparam \PC_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[26]~I (
	.datain(\inst3|inst|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[26]));
// synopsys translate_off
defparam \PC_OUT[26]~I .input_async_reset = "none";
defparam \PC_OUT[26]~I .input_power_up = "low";
defparam \PC_OUT[26]~I .input_register_mode = "none";
defparam \PC_OUT[26]~I .input_sync_reset = "none";
defparam \PC_OUT[26]~I .oe_async_reset = "none";
defparam \PC_OUT[26]~I .oe_power_up = "low";
defparam \PC_OUT[26]~I .oe_register_mode = "none";
defparam \PC_OUT[26]~I .oe_sync_reset = "none";
defparam \PC_OUT[26]~I .operation_mode = "output";
defparam \PC_OUT[26]~I .output_async_reset = "none";
defparam \PC_OUT[26]~I .output_power_up = "low";
defparam \PC_OUT[26]~I .output_register_mode = "none";
defparam \PC_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[25]~I (
	.datain(\inst3|inst|inst4|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[25]));
// synopsys translate_off
defparam \PC_OUT[25]~I .input_async_reset = "none";
defparam \PC_OUT[25]~I .input_power_up = "low";
defparam \PC_OUT[25]~I .input_register_mode = "none";
defparam \PC_OUT[25]~I .input_sync_reset = "none";
defparam \PC_OUT[25]~I .oe_async_reset = "none";
defparam \PC_OUT[25]~I .oe_power_up = "low";
defparam \PC_OUT[25]~I .oe_register_mode = "none";
defparam \PC_OUT[25]~I .oe_sync_reset = "none";
defparam \PC_OUT[25]~I .operation_mode = "output";
defparam \PC_OUT[25]~I .output_async_reset = "none";
defparam \PC_OUT[25]~I .output_power_up = "low";
defparam \PC_OUT[25]~I .output_register_mode = "none";
defparam \PC_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[24]~I (
	.datain(\inst3|inst|inst4|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[24]));
// synopsys translate_off
defparam \PC_OUT[24]~I .input_async_reset = "none";
defparam \PC_OUT[24]~I .input_power_up = "low";
defparam \PC_OUT[24]~I .input_register_mode = "none";
defparam \PC_OUT[24]~I .input_sync_reset = "none";
defparam \PC_OUT[24]~I .oe_async_reset = "none";
defparam \PC_OUT[24]~I .oe_power_up = "low";
defparam \PC_OUT[24]~I .oe_register_mode = "none";
defparam \PC_OUT[24]~I .oe_sync_reset = "none";
defparam \PC_OUT[24]~I .operation_mode = "output";
defparam \PC_OUT[24]~I .output_async_reset = "none";
defparam \PC_OUT[24]~I .output_power_up = "low";
defparam \PC_OUT[24]~I .output_register_mode = "none";
defparam \PC_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[23]~I (
	.datain(\inst3|inst|inst7|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[23]));
// synopsys translate_off
defparam \PC_OUT[23]~I .input_async_reset = "none";
defparam \PC_OUT[23]~I .input_power_up = "low";
defparam \PC_OUT[23]~I .input_register_mode = "none";
defparam \PC_OUT[23]~I .input_sync_reset = "none";
defparam \PC_OUT[23]~I .oe_async_reset = "none";
defparam \PC_OUT[23]~I .oe_power_up = "low";
defparam \PC_OUT[23]~I .oe_register_mode = "none";
defparam \PC_OUT[23]~I .oe_sync_reset = "none";
defparam \PC_OUT[23]~I .operation_mode = "output";
defparam \PC_OUT[23]~I .output_async_reset = "none";
defparam \PC_OUT[23]~I .output_power_up = "low";
defparam \PC_OUT[23]~I .output_register_mode = "none";
defparam \PC_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[22]~I (
	.datain(\inst3|inst|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[22]));
// synopsys translate_off
defparam \PC_OUT[22]~I .input_async_reset = "none";
defparam \PC_OUT[22]~I .input_power_up = "low";
defparam \PC_OUT[22]~I .input_register_mode = "none";
defparam \PC_OUT[22]~I .input_sync_reset = "none";
defparam \PC_OUT[22]~I .oe_async_reset = "none";
defparam \PC_OUT[22]~I .oe_power_up = "low";
defparam \PC_OUT[22]~I .oe_register_mode = "none";
defparam \PC_OUT[22]~I .oe_sync_reset = "none";
defparam \PC_OUT[22]~I .operation_mode = "output";
defparam \PC_OUT[22]~I .output_async_reset = "none";
defparam \PC_OUT[22]~I .output_power_up = "low";
defparam \PC_OUT[22]~I .output_register_mode = "none";
defparam \PC_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[21]~I (
	.datain(\inst3|inst|inst7|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[21]));
// synopsys translate_off
defparam \PC_OUT[21]~I .input_async_reset = "none";
defparam \PC_OUT[21]~I .input_power_up = "low";
defparam \PC_OUT[21]~I .input_register_mode = "none";
defparam \PC_OUT[21]~I .input_sync_reset = "none";
defparam \PC_OUT[21]~I .oe_async_reset = "none";
defparam \PC_OUT[21]~I .oe_power_up = "low";
defparam \PC_OUT[21]~I .oe_register_mode = "none";
defparam \PC_OUT[21]~I .oe_sync_reset = "none";
defparam \PC_OUT[21]~I .operation_mode = "output";
defparam \PC_OUT[21]~I .output_async_reset = "none";
defparam \PC_OUT[21]~I .output_power_up = "low";
defparam \PC_OUT[21]~I .output_register_mode = "none";
defparam \PC_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[20]~I (
	.datain(\inst3|inst|inst7|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[20]));
// synopsys translate_off
defparam \PC_OUT[20]~I .input_async_reset = "none";
defparam \PC_OUT[20]~I .input_power_up = "low";
defparam \PC_OUT[20]~I .input_register_mode = "none";
defparam \PC_OUT[20]~I .input_sync_reset = "none";
defparam \PC_OUT[20]~I .oe_async_reset = "none";
defparam \PC_OUT[20]~I .oe_power_up = "low";
defparam \PC_OUT[20]~I .oe_register_mode = "none";
defparam \PC_OUT[20]~I .oe_sync_reset = "none";
defparam \PC_OUT[20]~I .operation_mode = "output";
defparam \PC_OUT[20]~I .output_async_reset = "none";
defparam \PC_OUT[20]~I .output_power_up = "low";
defparam \PC_OUT[20]~I .output_register_mode = "none";
defparam \PC_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[19]~I (
	.datain(\inst3|inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[19]));
// synopsys translate_off
defparam \PC_OUT[19]~I .input_async_reset = "none";
defparam \PC_OUT[19]~I .input_power_up = "low";
defparam \PC_OUT[19]~I .input_register_mode = "none";
defparam \PC_OUT[19]~I .input_sync_reset = "none";
defparam \PC_OUT[19]~I .oe_async_reset = "none";
defparam \PC_OUT[19]~I .oe_power_up = "low";
defparam \PC_OUT[19]~I .oe_register_mode = "none";
defparam \PC_OUT[19]~I .oe_sync_reset = "none";
defparam \PC_OUT[19]~I .operation_mode = "output";
defparam \PC_OUT[19]~I .output_async_reset = "none";
defparam \PC_OUT[19]~I .output_power_up = "low";
defparam \PC_OUT[19]~I .output_register_mode = "none";
defparam \PC_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[18]~I (
	.datain(\inst3|inst|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[18]));
// synopsys translate_off
defparam \PC_OUT[18]~I .input_async_reset = "none";
defparam \PC_OUT[18]~I .input_power_up = "low";
defparam \PC_OUT[18]~I .input_register_mode = "none";
defparam \PC_OUT[18]~I .input_sync_reset = "none";
defparam \PC_OUT[18]~I .oe_async_reset = "none";
defparam \PC_OUT[18]~I .oe_power_up = "low";
defparam \PC_OUT[18]~I .oe_register_mode = "none";
defparam \PC_OUT[18]~I .oe_sync_reset = "none";
defparam \PC_OUT[18]~I .operation_mode = "output";
defparam \PC_OUT[18]~I .output_async_reset = "none";
defparam \PC_OUT[18]~I .output_power_up = "low";
defparam \PC_OUT[18]~I .output_register_mode = "none";
defparam \PC_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[17]~I (
	.datain(\inst3|inst|inst3|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[17]));
// synopsys translate_off
defparam \PC_OUT[17]~I .input_async_reset = "none";
defparam \PC_OUT[17]~I .input_power_up = "low";
defparam \PC_OUT[17]~I .input_register_mode = "none";
defparam \PC_OUT[17]~I .input_sync_reset = "none";
defparam \PC_OUT[17]~I .oe_async_reset = "none";
defparam \PC_OUT[17]~I .oe_power_up = "low";
defparam \PC_OUT[17]~I .oe_register_mode = "none";
defparam \PC_OUT[17]~I .oe_sync_reset = "none";
defparam \PC_OUT[17]~I .operation_mode = "output";
defparam \PC_OUT[17]~I .output_async_reset = "none";
defparam \PC_OUT[17]~I .output_power_up = "low";
defparam \PC_OUT[17]~I .output_register_mode = "none";
defparam \PC_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[16]~I (
	.datain(\inst3|inst|inst3|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[16]));
// synopsys translate_off
defparam \PC_OUT[16]~I .input_async_reset = "none";
defparam \PC_OUT[16]~I .input_power_up = "low";
defparam \PC_OUT[16]~I .input_register_mode = "none";
defparam \PC_OUT[16]~I .input_sync_reset = "none";
defparam \PC_OUT[16]~I .oe_async_reset = "none";
defparam \PC_OUT[16]~I .oe_power_up = "low";
defparam \PC_OUT[16]~I .oe_register_mode = "none";
defparam \PC_OUT[16]~I .oe_sync_reset = "none";
defparam \PC_OUT[16]~I .operation_mode = "output";
defparam \PC_OUT[16]~I .output_async_reset = "none";
defparam \PC_OUT[16]~I .output_power_up = "low";
defparam \PC_OUT[16]~I .output_register_mode = "none";
defparam \PC_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[15]~I (
	.datain(\inst3|inst|inst6|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[15]));
// synopsys translate_off
defparam \PC_OUT[15]~I .input_async_reset = "none";
defparam \PC_OUT[15]~I .input_power_up = "low";
defparam \PC_OUT[15]~I .input_register_mode = "none";
defparam \PC_OUT[15]~I .input_sync_reset = "none";
defparam \PC_OUT[15]~I .oe_async_reset = "none";
defparam \PC_OUT[15]~I .oe_power_up = "low";
defparam \PC_OUT[15]~I .oe_register_mode = "none";
defparam \PC_OUT[15]~I .oe_sync_reset = "none";
defparam \PC_OUT[15]~I .operation_mode = "output";
defparam \PC_OUT[15]~I .output_async_reset = "none";
defparam \PC_OUT[15]~I .output_power_up = "low";
defparam \PC_OUT[15]~I .output_register_mode = "none";
defparam \PC_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[14]~I (
	.datain(\inst3|inst|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[14]));
// synopsys translate_off
defparam \PC_OUT[14]~I .input_async_reset = "none";
defparam \PC_OUT[14]~I .input_power_up = "low";
defparam \PC_OUT[14]~I .input_register_mode = "none";
defparam \PC_OUT[14]~I .input_sync_reset = "none";
defparam \PC_OUT[14]~I .oe_async_reset = "none";
defparam \PC_OUT[14]~I .oe_power_up = "low";
defparam \PC_OUT[14]~I .oe_register_mode = "none";
defparam \PC_OUT[14]~I .oe_sync_reset = "none";
defparam \PC_OUT[14]~I .operation_mode = "output";
defparam \PC_OUT[14]~I .output_async_reset = "none";
defparam \PC_OUT[14]~I .output_power_up = "low";
defparam \PC_OUT[14]~I .output_register_mode = "none";
defparam \PC_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[13]~I (
	.datain(\inst3|inst|inst6|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[13]));
// synopsys translate_off
defparam \PC_OUT[13]~I .input_async_reset = "none";
defparam \PC_OUT[13]~I .input_power_up = "low";
defparam \PC_OUT[13]~I .input_register_mode = "none";
defparam \PC_OUT[13]~I .input_sync_reset = "none";
defparam \PC_OUT[13]~I .oe_async_reset = "none";
defparam \PC_OUT[13]~I .oe_power_up = "low";
defparam \PC_OUT[13]~I .oe_register_mode = "none";
defparam \PC_OUT[13]~I .oe_sync_reset = "none";
defparam \PC_OUT[13]~I .operation_mode = "output";
defparam \PC_OUT[13]~I .output_async_reset = "none";
defparam \PC_OUT[13]~I .output_power_up = "low";
defparam \PC_OUT[13]~I .output_register_mode = "none";
defparam \PC_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[12]~I (
	.datain(\inst3|inst|inst6|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[12]));
// synopsys translate_off
defparam \PC_OUT[12]~I .input_async_reset = "none";
defparam \PC_OUT[12]~I .input_power_up = "low";
defparam \PC_OUT[12]~I .input_register_mode = "none";
defparam \PC_OUT[12]~I .input_sync_reset = "none";
defparam \PC_OUT[12]~I .oe_async_reset = "none";
defparam \PC_OUT[12]~I .oe_power_up = "low";
defparam \PC_OUT[12]~I .oe_register_mode = "none";
defparam \PC_OUT[12]~I .oe_sync_reset = "none";
defparam \PC_OUT[12]~I .operation_mode = "output";
defparam \PC_OUT[12]~I .output_async_reset = "none";
defparam \PC_OUT[12]~I .output_power_up = "low";
defparam \PC_OUT[12]~I .output_register_mode = "none";
defparam \PC_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[11]~I (
	.datain(\inst3|inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[11]));
// synopsys translate_off
defparam \PC_OUT[11]~I .input_async_reset = "none";
defparam \PC_OUT[11]~I .input_power_up = "low";
defparam \PC_OUT[11]~I .input_register_mode = "none";
defparam \PC_OUT[11]~I .input_sync_reset = "none";
defparam \PC_OUT[11]~I .oe_async_reset = "none";
defparam \PC_OUT[11]~I .oe_power_up = "low";
defparam \PC_OUT[11]~I .oe_register_mode = "none";
defparam \PC_OUT[11]~I .oe_sync_reset = "none";
defparam \PC_OUT[11]~I .operation_mode = "output";
defparam \PC_OUT[11]~I .output_async_reset = "none";
defparam \PC_OUT[11]~I .output_power_up = "low";
defparam \PC_OUT[11]~I .output_register_mode = "none";
defparam \PC_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[10]~I (
	.datain(\inst3|inst|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[10]));
// synopsys translate_off
defparam \PC_OUT[10]~I .input_async_reset = "none";
defparam \PC_OUT[10]~I .input_power_up = "low";
defparam \PC_OUT[10]~I .input_register_mode = "none";
defparam \PC_OUT[10]~I .input_sync_reset = "none";
defparam \PC_OUT[10]~I .oe_async_reset = "none";
defparam \PC_OUT[10]~I .oe_power_up = "low";
defparam \PC_OUT[10]~I .oe_register_mode = "none";
defparam \PC_OUT[10]~I .oe_sync_reset = "none";
defparam \PC_OUT[10]~I .operation_mode = "output";
defparam \PC_OUT[10]~I .output_async_reset = "none";
defparam \PC_OUT[10]~I .output_power_up = "low";
defparam \PC_OUT[10]~I .output_register_mode = "none";
defparam \PC_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[9]~I (
	.datain(\inst3|inst|inst2|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[9]));
// synopsys translate_off
defparam \PC_OUT[9]~I .input_async_reset = "none";
defparam \PC_OUT[9]~I .input_power_up = "low";
defparam \PC_OUT[9]~I .input_register_mode = "none";
defparam \PC_OUT[9]~I .input_sync_reset = "none";
defparam \PC_OUT[9]~I .oe_async_reset = "none";
defparam \PC_OUT[9]~I .oe_power_up = "low";
defparam \PC_OUT[9]~I .oe_register_mode = "none";
defparam \PC_OUT[9]~I .oe_sync_reset = "none";
defparam \PC_OUT[9]~I .operation_mode = "output";
defparam \PC_OUT[9]~I .output_async_reset = "none";
defparam \PC_OUT[9]~I .output_power_up = "low";
defparam \PC_OUT[9]~I .output_register_mode = "none";
defparam \PC_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[8]~I (
	.datain(\inst3|inst|inst2|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[8]));
// synopsys translate_off
defparam \PC_OUT[8]~I .input_async_reset = "none";
defparam \PC_OUT[8]~I .input_power_up = "low";
defparam \PC_OUT[8]~I .input_register_mode = "none";
defparam \PC_OUT[8]~I .input_sync_reset = "none";
defparam \PC_OUT[8]~I .oe_async_reset = "none";
defparam \PC_OUT[8]~I .oe_power_up = "low";
defparam \PC_OUT[8]~I .oe_register_mode = "none";
defparam \PC_OUT[8]~I .oe_sync_reset = "none";
defparam \PC_OUT[8]~I .operation_mode = "output";
defparam \PC_OUT[8]~I .output_async_reset = "none";
defparam \PC_OUT[8]~I .output_power_up = "low";
defparam \PC_OUT[8]~I .output_register_mode = "none";
defparam \PC_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[7]~I (
	.datain(\inst3|inst|inst5|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[7]));
// synopsys translate_off
defparam \PC_OUT[7]~I .input_async_reset = "none";
defparam \PC_OUT[7]~I .input_power_up = "low";
defparam \PC_OUT[7]~I .input_register_mode = "none";
defparam \PC_OUT[7]~I .input_sync_reset = "none";
defparam \PC_OUT[7]~I .oe_async_reset = "none";
defparam \PC_OUT[7]~I .oe_power_up = "low";
defparam \PC_OUT[7]~I .oe_register_mode = "none";
defparam \PC_OUT[7]~I .oe_sync_reset = "none";
defparam \PC_OUT[7]~I .operation_mode = "output";
defparam \PC_OUT[7]~I .output_async_reset = "none";
defparam \PC_OUT[7]~I .output_power_up = "low";
defparam \PC_OUT[7]~I .output_register_mode = "none";
defparam \PC_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[6]~I (
	.datain(\inst3|inst|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[6]));
// synopsys translate_off
defparam \PC_OUT[6]~I .input_async_reset = "none";
defparam \PC_OUT[6]~I .input_power_up = "low";
defparam \PC_OUT[6]~I .input_register_mode = "none";
defparam \PC_OUT[6]~I .input_sync_reset = "none";
defparam \PC_OUT[6]~I .oe_async_reset = "none";
defparam \PC_OUT[6]~I .oe_power_up = "low";
defparam \PC_OUT[6]~I .oe_register_mode = "none";
defparam \PC_OUT[6]~I .oe_sync_reset = "none";
defparam \PC_OUT[6]~I .operation_mode = "output";
defparam \PC_OUT[6]~I .output_async_reset = "none";
defparam \PC_OUT[6]~I .output_power_up = "low";
defparam \PC_OUT[6]~I .output_register_mode = "none";
defparam \PC_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[5]~I (
	.datain(\inst3|inst|inst5|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[5]));
// synopsys translate_off
defparam \PC_OUT[5]~I .input_async_reset = "none";
defparam \PC_OUT[5]~I .input_power_up = "low";
defparam \PC_OUT[5]~I .input_register_mode = "none";
defparam \PC_OUT[5]~I .input_sync_reset = "none";
defparam \PC_OUT[5]~I .oe_async_reset = "none";
defparam \PC_OUT[5]~I .oe_power_up = "low";
defparam \PC_OUT[5]~I .oe_register_mode = "none";
defparam \PC_OUT[5]~I .oe_sync_reset = "none";
defparam \PC_OUT[5]~I .operation_mode = "output";
defparam \PC_OUT[5]~I .output_async_reset = "none";
defparam \PC_OUT[5]~I .output_power_up = "low";
defparam \PC_OUT[5]~I .output_register_mode = "none";
defparam \PC_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[4]~I (
	.datain(\inst3|inst|inst5|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[4]));
// synopsys translate_off
defparam \PC_OUT[4]~I .input_async_reset = "none";
defparam \PC_OUT[4]~I .input_power_up = "low";
defparam \PC_OUT[4]~I .input_register_mode = "none";
defparam \PC_OUT[4]~I .input_sync_reset = "none";
defparam \PC_OUT[4]~I .oe_async_reset = "none";
defparam \PC_OUT[4]~I .oe_power_up = "low";
defparam \PC_OUT[4]~I .oe_register_mode = "none";
defparam \PC_OUT[4]~I .oe_sync_reset = "none";
defparam \PC_OUT[4]~I .operation_mode = "output";
defparam \PC_OUT[4]~I .output_async_reset = "none";
defparam \PC_OUT[4]~I .output_power_up = "low";
defparam \PC_OUT[4]~I .output_register_mode = "none";
defparam \PC_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[3]~I (
	.datain(\inst3|inst|inst1|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[3]));
// synopsys translate_off
defparam \PC_OUT[3]~I .input_async_reset = "none";
defparam \PC_OUT[3]~I .input_power_up = "low";
defparam \PC_OUT[3]~I .input_register_mode = "none";
defparam \PC_OUT[3]~I .input_sync_reset = "none";
defparam \PC_OUT[3]~I .oe_async_reset = "none";
defparam \PC_OUT[3]~I .oe_power_up = "low";
defparam \PC_OUT[3]~I .oe_register_mode = "none";
defparam \PC_OUT[3]~I .oe_sync_reset = "none";
defparam \PC_OUT[3]~I .operation_mode = "output";
defparam \PC_OUT[3]~I .output_async_reset = "none";
defparam \PC_OUT[3]~I .output_power_up = "low";
defparam \PC_OUT[3]~I .output_register_mode = "none";
defparam \PC_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[2]~I (
	.datain(\inst3|inst|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[2]));
// synopsys translate_off
defparam \PC_OUT[2]~I .input_async_reset = "none";
defparam \PC_OUT[2]~I .input_power_up = "low";
defparam \PC_OUT[2]~I .input_register_mode = "none";
defparam \PC_OUT[2]~I .input_sync_reset = "none";
defparam \PC_OUT[2]~I .oe_async_reset = "none";
defparam \PC_OUT[2]~I .oe_power_up = "low";
defparam \PC_OUT[2]~I .oe_register_mode = "none";
defparam \PC_OUT[2]~I .oe_sync_reset = "none";
defparam \PC_OUT[2]~I .operation_mode = "output";
defparam \PC_OUT[2]~I .output_async_reset = "none";
defparam \PC_OUT[2]~I .output_power_up = "low";
defparam \PC_OUT[2]~I .output_register_mode = "none";
defparam \PC_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[1]~I (
	.datain(\inst3|inst|inst1|inst2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[1]));
// synopsys translate_off
defparam \PC_OUT[1]~I .input_async_reset = "none";
defparam \PC_OUT[1]~I .input_power_up = "low";
defparam \PC_OUT[1]~I .input_register_mode = "none";
defparam \PC_OUT[1]~I .input_sync_reset = "none";
defparam \PC_OUT[1]~I .oe_async_reset = "none";
defparam \PC_OUT[1]~I .oe_power_up = "low";
defparam \PC_OUT[1]~I .oe_register_mode = "none";
defparam \PC_OUT[1]~I .oe_sync_reset = "none";
defparam \PC_OUT[1]~I .operation_mode = "output";
defparam \PC_OUT[1]~I .output_async_reset = "none";
defparam \PC_OUT[1]~I .output_power_up = "low";
defparam \PC_OUT[1]~I .output_register_mode = "none";
defparam \PC_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[0]~I (
	.datain(\inst3|inst|inst1|inst3678~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[0]));
// synopsys translate_off
defparam \PC_OUT[0]~I .input_async_reset = "none";
defparam \PC_OUT[0]~I .input_power_up = "low";
defparam \PC_OUT[0]~I .input_register_mode = "none";
defparam \PC_OUT[0]~I .input_sync_reset = "none";
defparam \PC_OUT[0]~I .oe_async_reset = "none";
defparam \PC_OUT[0]~I .oe_power_up = "low";
defparam \PC_OUT[0]~I .oe_register_mode = "none";
defparam \PC_OUT[0]~I .oe_sync_reset = "none";
defparam \PC_OUT[0]~I .operation_mode = "output";
defparam \PC_OUT[0]~I .output_async_reset = "none";
defparam \PC_OUT[0]~I .output_power_up = "low";
defparam \PC_OUT[0]~I .output_register_mode = "none";
defparam \PC_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
