<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CHIA2TANSO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CHIA2TANSO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CHIA2TANSO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CHIA2TANSO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA2TANSO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CHIA2TANSO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CHIA2TANSO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CHIA2TANSO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CHIA2TANSO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CHIA2TANSO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CHIA2TANSO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIA2TANSO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CHIA2TANSO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIA2TANSO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CHIA2TANSO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CHIA2TANSO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CHIA2TANSO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CHIA2TANSO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CHIA2TANSO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CHIA2TANSO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CHIA2TANSO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIA2TANSO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA2TANSO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIA2TANSO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIA2TANSO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA2TANSO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CHIA2TANSO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA2TANSO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA2TANSO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CHIA2TANSO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CHIA2TANSO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA2TANSO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIA2TANSO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CHIA2TANSO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CHIA2TANSO_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIA2TANSO_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA2TANSO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIA2XUNG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIA2XUNG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CHIA2XUNG.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chia2tanso.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="chia2tanso.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chia2tanso.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chia2tanso.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CHIA2TANSO_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CHIA2TANSO_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1268620093481408417" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5163343251741091333" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-976875173968082567" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789793" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8476886643074170481" xil_pn:start_ts="1601789793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601789819" xil_pn:in_ck="-499808154740816491" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7512638848492082398" xil_pn:start_ts="1601789813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="CHIA2TANSO.lso"/>
      <outfile xil_pn:name="CHIA2TANSO.ngc"/>
      <outfile xil_pn:name="CHIA2TANSO.ngr"/>
      <outfile xil_pn:name="CHIA2TANSO.prj"/>
      <outfile xil_pn:name="CHIA2TANSO.stx"/>
      <outfile xil_pn:name="CHIA2TANSO.syr"/>
      <outfile xil_pn:name="CHIA2TANSO.xst"/>
      <outfile xil_pn:name="CHIA2TANSO_vhdl.prj"/>
      <outfile xil_pn:name="CHIA2TANSO_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1601790318" xil_pn:in_ck="-6892692623847237480" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3676386819415169700" xil_pn:start_ts="1601790318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601790322" xil_pn:in_ck="84191234409560938" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4058880480331004750" xil_pn:start_ts="1601790318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIA2TANSO.bld"/>
      <outfile xil_pn:name="CHIA2TANSO.ngd"/>
      <outfile xil_pn:name="CHIA2TANSO_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601790325" xil_pn:in_ck="8634953794674125099" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1761500947287708787" xil_pn:start_ts="1601790322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIA2TANSO.pcf"/>
      <outfile xil_pn:name="CHIA2TANSO_map.map"/>
      <outfile xil_pn:name="CHIA2TANSO_map.mrp"/>
      <outfile xil_pn:name="CHIA2TANSO_map.ncd"/>
      <outfile xil_pn:name="CHIA2TANSO_map.ngm"/>
      <outfile xil_pn:name="CHIA2TANSO_map.xrpt"/>
      <outfile xil_pn:name="CHIA2TANSO_summary.xml"/>
      <outfile xil_pn:name="CHIA2TANSO_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601790332" xil_pn:in_ck="-4530981828996265340" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1601790325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIA2TANSO.ncd"/>
      <outfile xil_pn:name="CHIA2TANSO.pad"/>
      <outfile xil_pn:name="CHIA2TANSO.par"/>
      <outfile xil_pn:name="CHIA2TANSO.ptwx"/>
      <outfile xil_pn:name="CHIA2TANSO.unroutes"/>
      <outfile xil_pn:name="CHIA2TANSO.xpi"/>
      <outfile xil_pn:name="CHIA2TANSO_pad.csv"/>
      <outfile xil_pn:name="CHIA2TANSO_pad.txt"/>
      <outfile xil_pn:name="CHIA2TANSO_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601790348" xil_pn:in_ck="-6892692623847245105" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="1406129783654645690" xil_pn:start_ts="1601790343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIA2TANSO.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chia2tanso.bgn"/>
      <outfile xil_pn:name="chia2tanso.bin"/>
      <outfile xil_pn:name="chia2tanso.bit"/>
      <outfile xil_pn:name="chia2tanso.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601790332" xil_pn:in_ck="5185684336034304423" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1601790330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CHIA2TANSO.twr"/>
      <outfile xil_pn:name="CHIA2TANSO.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1601790111" xil_pn:in_ck="-6892692623847244974" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-491477015017730368" xil_pn:start_ts="1601790109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/CHIA2TANSO_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/CHIA2TANSO_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
