INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yangg/project_1/project_1.srcs/sources_1/new/Single_cycle_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_cycle_processor
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-311] analyzing module MUX_reg
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Sign_extention
INFO: [VRFC 10-311] analyzing module Shift_left_two_branch
INFO: [VRFC 10-311] analyzing module Shift_left_two_jump
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module MUX_32
INFO: [VRFC 10-311] analyzing module Instruction_Mem
INFO: [VRFC 10-311] analyzing module ALU_add
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yangg/project_1/project_1.srcs/sim_1/new/Test_Banch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch
