# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Problem_6.srcs/sources_1/new/bitAdder.v"
verilog xil_defaultlib  "../../../Problem_6.srcs/sources_1/new/fourBitRCA.v"
verilog xil_defaultlib  "../../../Problem_6.srcs/sources_1/new/eightBitRCA.v"
verilog xil_defaultlib  "../../../Problem_6.srcs/sim_1/new/eightBitRCASim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
