0.6
2019.1
May 24 2019
15:06:07
C:/Vivado/processor/processor.sim/sim_1/synth/func/xsim/TB_MIPS16_func_synth.v,1651748826,verilog,,,,ALU;Datamem;Datapath;MIPS16;Regfile;glbl,,,,,,,,
C:/Vivado/processor/processor.srcs/sim_1/new/TB_DataMem.sv,1651748821,systemVerilog,,,,TB_MIPS16,,,,,,,,
