Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 30 10:31:25 2024
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 16         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led_o[5] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led_o[6] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led_o[7] relative to the rising and/or falling clock edge(s) of adc_clk.
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 111)
Previous Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 111)
Previous Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 111)
Previous Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 111)
Previous Source: C:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/cfg/ports.xdc (Line: 99)
Related violations: <none>


