INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sources_1/new/snes_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snes_controller
INFO: [VRFC 10-311] analyzing module snes_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/Homebew_Console/VGA_Controller.srcs/sim_1/new/snes_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snes_sim
