
*** Running vivado
    with args -log PEA_top_module_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PEA_top_module_1.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source PEA_top_module_1.tcl -notrace
Command: link_design -top PEA_top_module_1 -part xc7a35ticpg236-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.035 ; gain = 0.000 ; free physical = 12543 ; free virtual = 22918
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:297]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:297]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.047 ; gain = 0.000 ; free physical = 12434 ; free virtual = 22809
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

8 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.047 ; gain = 24.012 ; free physical = 12434 ; free virtual = 22809
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2664.062 ; gain = 32.016 ; free physical = 12425 ; free virtual = 22801

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b59ae74f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.062 ; gain = 0.000 ; free physical = 12067 ; free virtual = 22442

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b59ae74f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2851.203 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b59ae74f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2851.203 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c30361a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2851.203 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10c30361a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2883.219 ; gain = 32.016 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10c30361a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2883.219 ; gain = 32.016 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10c30361a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2883.219 ; gain = 32.016 ; free physical = 11818 ; free virtual = 22193
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.219 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
Ending Logic Optimization Task | Checksum: 18e63024

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2883.219 ; gain = 32.016 ; free physical = 11818 ; free virtual = 22193

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18e63024

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.219 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18e63024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.219 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.219 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
Ending Netlist Obfuscation Task | Checksum: 18e63024

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.219 ; gain = 0.000 ; free physical = 11818 ; free virtual = 22193
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2883.219 ; gain = 251.172 ; free physical = 11818 ; free virtual = 22193
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PEA_top_module_1_drc_opted.rpt -pb PEA_top_module_1_drc_opted.pb -rpx PEA_top_module_1_drc_opted.rpx
Command: report_drc -file PEA_top_module_1_drc_opted.rpt -pb PEA_top_module_1_drc_opted.pb -rpx PEA_top_module_1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/dept/enee/software/xilinx/Vivado/2022.1/data/ip'.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11744 ; free virtual = 22119
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0e7cab3a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11744 ; free virtual = 22119
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11744 ; free virtual = 22119

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111124c1d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11772 ; free virtual = 22148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16600a376

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11788 ; free virtual = 22163

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16600a376

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11788 ; free virtual = 22163
Phase 1 Placer Initialization | Checksum: 16600a376

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11788 ; free virtual = 22163

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1868c0a07

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11787 ; free virtual = 22162

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11ada352e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11787 ; free virtual = 22162

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11ada352e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11787 ; free virtual = 22162

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22149

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 138e4452a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22149
Phase 2.4 Global Placement Core | Checksum: 1dadbec1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22149
Phase 2 Global Placement | Checksum: 1dadbec1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22149

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8d0ad71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22149

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184f97442

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14be3b69e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1159f952d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 145bc7b17

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22148

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11da21832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22148

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cbd64da3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22148
Phase 3 Detail Placement | Checksum: cbd64da3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11773 ; free virtual = 22148

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11c9fd275

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 882a487e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ff7c0e0a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150
Phase 4.1.1.1 BUFG Insertion | Checksum: 11c9fd275

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11774 ; free virtual = 22150

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1715ec74d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146
Phase 4.1 Post Commit Optimization | Checksum: 1715ec74d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1715ec74d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1715ec74d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146
Phase 4.3 Placer Reporting | Checksum: 1715ec74d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22146

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22147

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22147
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147c6f608

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22147
Ending Placer Task | Checksum: cb7ab7db

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11771 ; free virtual = 22147
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2968.707 ; gain = 0.000 ; free physical = 11780 ; free virtual = 22156
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2984.715 ; gain = 8.004 ; free physical = 11777 ; free virtual = 22156
INFO: [Common 17-1381] The checkpoint '/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PEA_top_module_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2992.719 ; gain = 0.000 ; free physical = 11772 ; free virtual = 22149
INFO: [runtcl-4] Executing : report_utilization -file PEA_top_module_1_utilization_placed.rpt -pb PEA_top_module_1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PEA_top_module_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2992.719 ; gain = 0.000 ; free physical = 11778 ; free virtual = 22155
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2992.719 ; gain = 0.000 ; free physical = 11743 ; free virtual = 22122
INFO: [Common 17-1381] The checkpoint '/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9edf0ee1 ConstDB: 0 ShapeSum: 2c9ba8fa RouteDB: 0
Post Restoration Checksum: NetGraph: e7e6ff6b NumContArr: a5acb977 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18d93b8e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3034.262 ; gain = 41.543 ; free physical = 11637 ; free virtual = 22014

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18d93b8e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3040.258 ; gain = 47.539 ; free physical = 11622 ; free virtual = 21999

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18d93b8e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3040.258 ; gain = 47.539 ; free physical = 11622 ; free virtual = 21999
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d0b46077

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3048.258 ; gain = 55.539 ; free physical = 11614 ; free virtual = 21991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.133 | THS=-31.330|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00287013 %
  Global Horizontal Routing Utilization  = 0.00247267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 283
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 269
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 11

Phase 2 Router Initialization | Checksum: 118f37bed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3052.258 ; gain = 59.539 ; free physical = 11612 ; free virtual = 21989

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 118f37bed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3052.258 ; gain = 59.539 ; free physical = 11612 ; free virtual = 21989
Phase 3 Initial Routing | Checksum: f58b69c4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3139.258 ; gain = 146.539 ; free physical = 11583 ; free virtual = 21960
INFO: [Route 35-580] Design has 24 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================================+====================================+=================================================+
| Launch Setup Clock                            | Launch Hold Clock                  | Pin                                             |
+===============================================+====================================+=================================================+
| clk                                           | FSM2/get_command/state_reg[1]      | FSM2/get_command/next_rd_addr_command_reg[7]/D  |
| clk                                           | FSM2/get_command/state_reg[1]      | FSM2/get_command/next_rd_addr_command_reg[5]/D  |
| FSM2/get_command/state_reg[1]                 | FSM2/get_command/state_reg[1]      | FSM2/get_command/FSM_onehot_next_state_reg[0]/D |
| clk                                           | FSM2/get_command/instr_reg_n_0_[4] | FSM2/get_command/next_instr_reg[4]/D            |
| FSM2/get_command/FSM_onehot_state_reg_n_0_[0] | FSM2/get_command/state_reg[0]      | FSM2/get_command/next_rd_addr_command_reg[0]/D  |
+-----------------------------------------------+------------------------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fa4df942

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11573 ; free virtual = 21950

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28fd588ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11581 ; free virtual = 21959
Phase 4 Rip-up And Reroute | Checksum: 28fd588ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11581 ; free virtual = 21959

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 28fd588ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11581 ; free virtual = 21959

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28fd588ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11581 ; free virtual = 21959
Phase 5 Delay and Skew Optimization | Checksum: 28fd588ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11581 ; free virtual = 21959

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a7113e3c

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3184.258 ; gain = 191.539 ; free physical = 11580 ; free virtual = 21957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.325 | THS=-20.080|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 17ebc45e0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11566 ; free virtual = 21943
Phase 6.1 Hold Fix Iter | Checksum: 17ebc45e0

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11566 ; free virtual = 21943

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.564 | THS=-0.928 |

Phase 6.2 Additional Hold Fix | Checksum: 1850eaa1c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11572 ; free virtual = 21949
Phase 6 Post Hold Fix | Checksum: 137c6201d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11572 ; free virtual = 21949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.402216 %
  Global Horizontal Routing Utilization  = 0.383004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 185d0f0b8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11572 ; free virtual = 21949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185d0f0b8

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11571 ; free virtual = 21948

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e87ad4dc

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11573 ; free virtual = 21950

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d0e77a9d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11573 ; free virtual = 21950
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.143  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d0e77a9d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11573 ; free virtual = 21950
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11615 ; free virtual = 21992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 3276.258 ; gain = 283.539 ; free physical = 11615 ; free virtual = 21992
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3292.266 ; gain = 8.004 ; free physical = 11608 ; free virtual = 21988
INFO: [Common 17-1381] The checkpoint '/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PEA_top_module_1_drc_routed.rpt -pb PEA_top_module_1_drc_routed.pb -rpx PEA_top_module_1_drc_routed.rpx
Command: report_drc -file PEA_top_module_1_drc_routed.rpt -pb PEA_top_module_1_drc_routed.pb -rpx PEA_top_module_1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PEA_top_module_1_methodology_drc_routed.rpt -pb PEA_top_module_1_methodology_drc_routed.pb -rpx PEA_top_module_1_methodology_drc_routed.rpx
Command: report_methodology -file PEA_top_module_1_methodology_drc_routed.rpt -pb PEA_top_module_1_methodology_drc_routed.pb -rpx PEA_top_module_1_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/vivado_project_design_2.runs/impl_1/PEA_top_module_1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PEA_top_module_1_power_routed.rpt -pb PEA_top_module_1_power_summary_routed.pb -rpx PEA_top_module_1_power_routed.rpx
Command: report_power -file PEA_top_module_1_power_routed.rpt -pb PEA_top_module_1_power_summary_routed.pb -rpx PEA_top_module_1_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/afs/glue.umd.edu/home/glue/c/s/cschnei1/home/enee408c/team1/master.xdc:295]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PEA_top_module_1_route_status.rpt -pb PEA_top_module_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file PEA_top_module_1_timing_summary_routed.rpt -pb PEA_top_module_1_timing_summary_routed.pb -rpx PEA_top_module_1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PEA_top_module_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PEA_top_module_1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PEA_top_module_1_bus_skew_routed.rpt -pb PEA_top_module_1_bus_skew_routed.pb -rpx PEA_top_module_1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 14:46:41 2022...
