<stg><name>infer_Pipeline_VITIS_LOOP_34_13</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln34 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i125:0 %i_6 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i125:1 %icmp_ln34 = icmp_eq  i8 %i_6, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i125:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i125:3 %add_ln34 = add i8 %i_6, i8 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i125:4 %br_ln34 = br i1 %icmp_ln34, void %for.inc.i125.split, void %for.inc.i132.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i125.split:0 %zext_ln34 = zext i8 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i125.split:3 %Bias0_c_addr = getelementptr i32 %Bias0_c, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="Bias0_c_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i125.split:4 %Bias0_c_load = load i7 %Bias0_c_addr

]]></Node>
<StgValue><ssdm name="Bias0_c_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i125.split:5 %vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i125.split:6 %vec_tmp_load = load i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i125.split:9 %store_ln34 = store i8 %add_ln34, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i125.split:4 %Bias0_c_load = load i7 %Bias0_c_addr

]]></Node>
<StgValue><ssdm name="Bias0_c_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i125.split:6 %vec_tmp_load = load i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i125.split:7 %add_i5 = fadd i32 %vec_tmp_load, i32 %Bias0_c_load

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="28" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i125.split:7 %add_i5 = fadd i32 %vec_tmp_load, i32 %Bias0_c_load

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="29" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i125.split:7 %add_i5 = fadd i32 %vec_tmp_load, i32 %Bias0_c_load

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="30" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i125.split:7 %add_i5 = fadd i32 %vec_tmp_load, i32 %Bias0_c_load

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="31" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i125.split:7 %add_i5 = fadd i32 %vec_tmp_load, i32 %Bias0_c_load

]]></Node>
<StgValue><ssdm name="add_i5"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.inc.i132.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i125.split:1 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i125.split:2 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc.i125.split:8 %store_ln35 = store i32 %add_i5, i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i125.split:10 %br_ln34 = br void %for.inc.i125

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="vec_tmp" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="Bias0_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="Bias0_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln34" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="i" to="store_ln34" fromId="11" toId="12">
</dataflow>
<dataflow id="65" from="i" to="i_6" fromId="11" toId="14">
</dataflow>
<dataflow id="66" from="i_6" to="icmp_ln34" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln34" fromId="67" toId="15">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="75" from="i_6" to="add_ln34" fromId="14" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln34" fromId="76" toId="17">
</dataflow>
<dataflow id="78" from="icmp_ln34" to="br_ln34" fromId="15" toId="18">
</dataflow>
<dataflow id="79" from="i_6" to="zext_ln34" fromId="14" toId="19">
</dataflow>
<dataflow id="80" from="Bias0_c" to="Bias0_c_addr" fromId="59" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_81" to="Bias0_c_addr" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="zext_ln34" to="Bias0_c_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="Bias0_c_addr" to="Bias0_c_load" fromId="20" toId="21">
</dataflow>
<dataflow id="85" from="vec_tmp" to="vec_tmp_addr" fromId="58" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_81" to="vec_tmp_addr" fromId="81" toId="22">
</dataflow>
<dataflow id="87" from="zext_ln34" to="vec_tmp_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="88" from="vec_tmp_addr" to="vec_tmp_load" fromId="22" toId="23">
</dataflow>
<dataflow id="89" from="add_ln34" to="store_ln34" fromId="17" toId="24">
</dataflow>
<dataflow id="90" from="i" to="store_ln34" fromId="11" toId="24">
</dataflow>
<dataflow id="91" from="Bias0_c_addr" to="Bias0_c_load" fromId="20" toId="25">
</dataflow>
<dataflow id="92" from="vec_tmp_addr" to="vec_tmp_load" fromId="22" toId="26">
</dataflow>
<dataflow id="93" from="vec_tmp_load" to="add_i5" fromId="26" toId="27">
</dataflow>
<dataflow id="94" from="Bias0_c_load" to="add_i5" fromId="25" toId="27">
</dataflow>
<dataflow id="95" from="vec_tmp_load" to="add_i5" fromId="26" toId="28">
</dataflow>
<dataflow id="96" from="Bias0_c_load" to="add_i5" fromId="25" toId="28">
</dataflow>
<dataflow id="97" from="vec_tmp_load" to="add_i5" fromId="26" toId="29">
</dataflow>
<dataflow id="98" from="Bias0_c_load" to="add_i5" fromId="25" toId="29">
</dataflow>
<dataflow id="99" from="vec_tmp_load" to="add_i5" fromId="26" toId="30">
</dataflow>
<dataflow id="100" from="Bias0_c_load" to="add_i5" fromId="25" toId="30">
</dataflow>
<dataflow id="101" from="vec_tmp_load" to="add_i5" fromId="26" toId="31">
</dataflow>
<dataflow id="102" from="Bias0_c_load" to="add_i5" fromId="25" toId="31">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln34" fromId="103" toId="32">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln34" fromId="105" toId="32">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln34" fromId="107" toId="32">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specpipeline_ln34" fromId="107" toId="32">
</dataflow>
<dataflow id="110" from="StgValue_107" to="specpipeline_ln34" fromId="107" toId="32">
</dataflow>
<dataflow id="112" from="empty_0" to="specpipeline_ln34" fromId="111" toId="32">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="113" toId="33">
</dataflow>
<dataflow id="116" from="empty_3" to="specloopname_ln34" fromId="115" toId="33">
</dataflow>
<dataflow id="117" from="add_i5" to="store_ln35" fromId="31" toId="34">
</dataflow>
<dataflow id="118" from="vec_tmp_addr" to="store_ln35" fromId="22" toId="34">
</dataflow>
<dataflow id="119" from="icmp_ln34" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln34" to="StgValue_8" fromId="15" toId="8">
</dataflow>
</dataflows>


</stg>
