Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jun 02 16:38:49 2017
| Host         : DESKTOP-LMRPJQ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: my_PS2/clk_50MHz_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_VGA/my_vga_timing/hblnk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/hcount_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_VGA/my_vga_timing/vblnk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_VGA/my_vga_timing/vcount_reg[9]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_clk_divider_2Hz/clk_div_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.335        0.000                      0                  100        0.122        0.000                      0                  100        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        5.335        0.000                      0                   36        0.160        0.000                      0                   36        4.500        0.000                       0                    39  
  clk40MHz_clk_wiz_0        18.154        0.000                      0                   64        0.122        0.000                      0                   64       11.520        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.211ns (26.345%)  route 3.386ns (73.655%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.167     3.589    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.713 r  my_clk_divider_2Hz/count[16]_i_1/O
                         net (fo=1, routed)           0.000     3.713    my_clk_divider_2Hz/count_0[16]
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512     8.517    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[16]/C
                         clock pessimism              0.577     9.093    
                         clock uncertainty           -0.074     9.019    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.029     9.048    my_clk_divider_2Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.211ns (26.334%)  route 3.388ns (73.666%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.169     3.591    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.715 r  my_clk_divider_2Hz/count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.715    my_clk_divider_2Hz/count_0[17]
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512     8.517    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[17]/C
                         clock pessimism              0.577     9.093    
                         clock uncertainty           -0.074     9.019    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031     9.050    my_clk_divider_2Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.239ns (26.780%)  route 3.388ns (73.220%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.169     3.591    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.152     3.743 r  my_clk_divider_2Hz/count[22]_i_1/O
                         net (fo=1, routed)           0.000     3.743    my_clk_divider_2Hz/count_0[22]
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512     8.517    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[22]/C
                         clock pessimism              0.577     9.093    
                         clock uncertainty           -0.074     9.019    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.075     9.094    my_clk_divider_2Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.239ns (26.791%)  route 3.386ns (73.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.167     3.589    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.152     3.741 r  my_clk_divider_2Hz/count[21]_i_1/O
                         net (fo=1, routed)           0.000     3.741    my_clk_divider_2Hz/count_0[21]
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512     8.517    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y35          FDRE                                         r  my_clk_divider_2Hz/count_reg[21]/C
                         clock pessimism              0.577     9.093    
                         clock uncertainty           -0.074     9.019    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.075     9.094    my_clk_divider_2Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.211ns (27.238%)  route 3.235ns (72.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.017     3.438    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.124     3.562 r  my_clk_divider_2Hz/count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.562    my_clk_divider_2Hz/count_0[13]
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511     8.516    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[13]/C
                         clock pessimism              0.601     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.029     9.071    my_clk_divider_2Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.211ns (27.226%)  route 3.237ns (72.774%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.019     3.440    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  my_clk_divider_2Hz/count[14]_i_1/O
                         net (fo=1, routed)           0.000     3.564    my_clk_divider_2Hz/count_0[14]
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511     8.516    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[14]/C
                         clock pessimism              0.601     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031     9.073    my_clk_divider_2Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.239ns (27.681%)  route 3.237ns (72.319%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.019     3.440    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     3.592 r  my_clk_divider_2Hz/count[23]_i_1/O
                         net (fo=1, routed)           0.000     3.592    my_clk_divider_2Hz/count_0[23]
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511     8.516    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
                         clock pessimism              0.601     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.075     9.117    my_clk_divider_2Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.239ns (27.693%)  route 3.235ns (72.307%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          1.017     3.438    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     3.590 r  my_clk_divider_2Hz/count[20]_i_1/O
                         net (fo=1, routed)           0.000     3.590    my_clk_divider_2Hz/count_0[20]
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511     8.516    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[20]/C
                         clock pessimism              0.601     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.075     9.117    my_clk_divider_2Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.211ns (28.895%)  route 2.980ns (71.105%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          0.762     3.183    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.124     3.307 r  my_clk_divider_2Hz/count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.307    my_clk_divider_2Hz/count_0[11]
    SLICE_X5Y33          FDRE                                         r  my_clk_divider_2Hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.510     8.515    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y33          FDRE                                         r  my_clk_divider_2Hz/count_reg[11]/C
                         clock pessimism              0.577     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031     9.048    my_clk_divider_2Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 my_clk_divider_2Hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.211ns (28.923%)  route 2.976ns (71.077%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.628    -0.884    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y34          FDRE                                         r  my_clk_divider_2Hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  my_clk_divider_2Hz/count_reg[23]/Q
                         net (fo=2, routed)           0.661     0.196    my_clk_divider_2Hz/count[23]
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.296     0.492 r  my_clk_divider_2Hz/count[23]_i_7/O
                         net (fo=1, routed)           0.572     1.064    my_clk_divider_2Hz/count[23]_i_7_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.124     1.188 r  my_clk_divider_2Hz/count[23]_i_6/O
                         net (fo=1, routed)           0.432     1.620    my_clk_divider_2Hz/count[23]_i_6_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     1.744 r  my_clk_divider_2Hz/count[23]_i_3/O
                         net (fo=1, routed)           0.553     2.298    my_clk_divider_2Hz/count[23]_i_3_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.422 r  my_clk_divider_2Hz/count[23]_i_2/O
                         net (fo=24, routed)          0.758     3.179    my_clk_divider_2Hz/count[23]_i_2_n_0
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.124     3.303 r  my_clk_divider_2Hz/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.303    my_clk_divider_2Hz/count_0[10]
    SLICE_X5Y33          FDRE                                         r  my_clk_divider_2Hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.510     8.515    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y33          FDRE                                         r  my_clk_divider_2Hz/count_reg[10]/C
                         clock pessimism              0.577     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.029     9.046    my_clk_divider_2Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  5.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  my_clk_wiz/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    my_clk_wiz/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    my_clk_wiz/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  my_clk_wiz/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    my_clk_wiz/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    my_clk_wiz/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_CORE/my_New_Brick/new_brick_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_CORE/my_New_Brick/new_brick_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.589    -0.592    my_CORE/my_New_Brick/clk100MHz
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  my_CORE/my_New_Brick/new_brick_flag_reg/Q
                         net (fo=4, routed)           0.079    -0.349    my_CORE/my_New_Brick/new_brick_flag
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.858    -0.832    my_CORE/my_New_Brick/clk100MHz
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_done_reg/C
                         clock pessimism              0.239    -0.592    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.060    -0.532    my_CORE/my_New_Brick/new_brick_done_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_CORE/my_New_Brick/new_brick_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_CORE/my_New_Brick/new_brick_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.589    -0.592    my_CORE/my_New_Brick/clk100MHz
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  my_CORE/my_New_Brick/new_brick_done_reg/Q
                         net (fo=1, routed)           0.059    -0.385    my_CORE/my_New_Brick/p_0_in[0]
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.098    -0.287 r  my_CORE/my_New_Brick/new_brick_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.287    my_CORE/my_New_Brick/new_brick_flag_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.858    -0.832    my_CORE/my_New_Brick/clk100MHz
    SLICE_X6Y34          FDRE                                         r  my_CORE/my_New_Brick/new_brick_flag_reg/C
                         clock pessimism              0.239    -0.592    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.120    -0.472    my_CORE/my_New_Brick/new_brick_flag_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 my_clk_divider_2Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    -0.596    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y30          FDRE                                         r  my_clk_divider_2Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  my_clk_divider_2Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.288    my_clk_divider_2Hz/count[0]
    SLICE_X5Y30          LUT1 (Prop_lut1_I0_O)        0.045    -0.243 r  my_clk_divider_2Hz/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    my_clk_divider_2Hz/count_0[0]
    SLICE_X5Y30          FDRE                                         r  my_clk_divider_2Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.854    -0.836    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y30          FDRE                                         r  my_clk_divider_2Hz/count_reg[0]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091    -0.505    my_clk_divider_2Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 my_clk_divider_2Hz/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_divider_2Hz/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    -0.595    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y31          FDRE                                         r  my_clk_divider_2Hz/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_clk_divider_2Hz/clk_div_reg/Q
                         net (fo=8, routed)           0.170    -0.284    my_clk_divider_2Hz/CLK
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  my_clk_divider_2Hz/clk_div_i_1/O
                         net (fo=1, routed)           0.000    -0.239    my_clk_divider_2Hz/clk_div_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  my_clk_divider_2Hz/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.855    -0.835    my_clk_divider_2Hz/clk100MHz
    SLICE_X5Y31          FDRE                                         r  my_clk_divider_2Hz/clk_div_reg/C
                         clock pessimism              0.239    -0.595    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091    -0.504    my_clk_divider_2Hz/clk_div_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  my_clk_wiz/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    my_clk_wiz/inst/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -1.035    my_clk_wiz/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.035    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 my_PS2/clk_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_PS2/clk_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563    -0.618    my_PS2/clk100MHz
    SLICE_X36Y46         FDRE                                         r  my_PS2/clk_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  my_PS2/clk_50MHz_reg/Q
                         net (fo=2, routed)           0.185    -0.293    my_PS2/clk_50MHz_reg_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.248 r  my_PS2/clk_50MHz_i_1/O
                         net (fo=1, routed)           0.000    -0.248    my_PS2/clk_50MHz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  my_PS2/clk_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.832    -0.858    my_PS2/clk100MHz
    SLICE_X36Y46         FDRE                                         r  my_PS2/clk_50MHz_reg/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    my_PS2/clk_50MHz_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  my_clk_wiz/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.709    my_clk_wiz/inst/seq_reg1[2]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -1.013    my_clk_wiz/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.013    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_wiz/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  my_clk_wiz/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.639    my_clk_wiz/inst/seq_reg1[3]
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    my_clk_wiz/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_wiz/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_wiz/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y34      my_CORE/my_New_Brick/new_brick_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y33      my_clk_divider_2Hz/count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34      my_CORE/my_New_Brick/new_brick_done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34      my_CORE/my_New_Brick/new_brick_done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y34      my_clk_divider_2Hz/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y30      my_clk_divider_2Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y35      my_clk_divider_2Hz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34      my_CORE/my_New_Brick/new_brick_done_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/nolabel_line71/vsync_out_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.309ns (19.527%)  route 5.394ns (80.473%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.627    -0.885    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  my_VGA/my_vga_timing/vcount_reg[6]/Q
                         net (fo=10, routed)          1.309     0.881    my_VGA/my_vga_timing/Q[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     1.005 r  my_VGA/my_vga_timing/vcount[8]_i_3/O
                         net (fo=1, routed)           0.689     1.694    my_VGA/my_vga_timing/vcount[8]_i_3_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.818 f  my_VGA/my_vga_timing/vcount[8]_i_2/O
                         net (fo=14, routed)          1.172     2.990    my_VGA/my_vga_timing/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I1_O)        0.124     3.114 r  my_VGA/my_vga_timing/vcount[6]_i_2/O
                         net (fo=4, routed)           1.014     4.128    my_VGA/my_vga_timing/vcount_nxt[6]
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.154     4.282 r  my_VGA/my_vga_timing/vblnk_i_3/O
                         net (fo=2, routed)           0.589     4.871    my_VGA/my_vga_timing/vblnk_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.327     5.198 r  my_VGA/my_vga_timing/vsync_out_reg_srl3_i_1/O
                         net (fo=1, routed)           0.621     5.819    my_VGA/nolabel_line71/vsync_nxt
    SLICE_X2Y29          SRL16E                                       r  my_VGA/nolabel_line71/vsync_out_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.508    23.513    my_VGA/nolabel_line71/clk40MHz
    SLICE_X2Y29          SRL16E                                       r  my_VGA/nolabel_line71/vsync_out_reg_srl3/CLK
                         clock pessimism              0.578    24.090    
                         clock uncertainty           -0.087    24.003    
    SLICE_X2Y29          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    23.973    my_VGA/nolabel_line71/vsync_out_reg_srl3
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.862ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.430ns (23.597%)  route 4.630ns (76.403%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.627    -0.885    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  my_VGA/my_vga_timing/vcount_reg[6]/Q
                         net (fo=10, routed)          1.309     0.881    my_VGA/my_vga_timing/Q[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     1.005 f  my_VGA/my_vga_timing/vcount[8]_i_3/O
                         net (fo=1, routed)           0.689     1.694    my_VGA/my_vga_timing/vcount[8]_i_3_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.818 r  my_VGA/my_vga_timing/vcount[8]_i_2/O
                         net (fo=14, routed)          0.717     2.535    my_VGA/my_vga_timing/vcount[8]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124     2.659 f  my_VGA/my_vga_timing/vcount[9]_i_2/O
                         net (fo=3, routed)           0.811     3.470    my_VGA/my_vga_timing/vcount[9]_i_2_n_0
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.152     3.622 r  my_VGA/my_vga_timing/vblnk_i_6/O
                         net (fo=1, routed)           0.436     4.059    my_VGA/my_vga_timing/vblnk_i_6_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.326     4.385 f  my_VGA/my_vga_timing/vblnk_i_4/O
                         net (fo=1, routed)           0.667     5.051    my_VGA/my_vga_timing/vblnk_i_4_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     5.175 r  my_VGA/my_vga_timing/vblnk_i_1/O
                         net (fo=1, routed)           0.000     5.175    my_VGA/my_vga_timing/vblnk_nxt
    SLICE_X1Y32          FDRE                                         r  my_VGA/my_vga_timing/vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.511    23.516    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y32          FDRE                                         r  my_VGA/my_vga_timing/vblnk_reg/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.031    24.037    my_VGA/my_vga_timing/vblnk_reg
  -------------------------------------------------------------------
                         required time                         24.037    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 18.862    

Slack (MET) :             19.585ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/nolabel_line71/hsync_out_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.339ns (25.506%)  route 3.911ns (74.494%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.240     1.778    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.152     1.930 r  my_VGA/my_vga_timing/hcount[10]_i_2/O
                         net (fo=3, routed)           0.819     2.749    my_VGA/my_vga_timing/hcount[10]_i_2_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.348     3.097 f  my_VGA/my_vga_timing/hcount[10]_i_1/O
                         net (fo=3, routed)           0.619     3.716    my_VGA/my_vga_timing/hcount_nxt[10]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.840 r  my_VGA/my_vga_timing/hsync_out_reg_srl3_i_1/O
                         net (fo=1, routed)           0.520     4.360    my_VGA/nolabel_line71/hsync_nxt
    SLICE_X2Y29          SRL16E                                       r  my_VGA/nolabel_line71/hsync_out_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.508    23.513    my_VGA/nolabel_line71/clk40MHz
    SLICE_X2Y29          SRL16E                                       r  my_VGA/nolabel_line71/hsync_out_reg_srl3/CLK
                         clock pessimism              0.564    24.076    
                         clock uncertainty           -0.087    23.989    
    SLICE_X2Y29          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    23.945    my_VGA/nolabel_line71/hsync_out_reg_srl3
  -------------------------------------------------------------------
                         required time                         23.945    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                 19.585    

Slack (MET) :             20.030ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.243ns (27.102%)  route 3.343ns (72.898%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.240     1.778    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.152     1.930 r  my_VGA/my_vga_timing/hcount[10]_i_2/O
                         net (fo=3, routed)           0.819     2.749    my_VGA/my_vga_timing/hcount[10]_i_2_n_0
    SLICE_X1Y30          LUT3 (Prop_lut3_I1_O)        0.376     3.125 r  my_VGA/my_vga_timing/hcount[9]_i_1/O
                         net (fo=1, routed)           0.572     3.697    my_VGA/my_vga_timing/hcount_nxt[9]
    SLICE_X1Y30          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.508    23.513    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y30          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[9]/C
                         clock pessimism              0.564    24.076    
                         clock uncertainty           -0.087    23.989    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.263    23.726    my_VGA/my_vga_timing/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         23.726    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                 20.030    

Slack (MET) :             20.052ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.952ns (19.788%)  route 3.859ns (80.212%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.627    -0.885    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  my_VGA/my_vga_timing/vcount_reg[6]/Q
                         net (fo=10, routed)          1.309     0.881    my_VGA/my_vga_timing/Q[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     1.005 r  my_VGA/my_vga_timing/vcount[8]_i_3/O
                         net (fo=1, routed)           0.689     1.694    my_VGA/my_vga_timing/vcount[8]_i_3_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.818 f  my_VGA/my_vga_timing/vcount[8]_i_2/O
                         net (fo=14, routed)          0.717     2.535    my_VGA/my_vga_timing/vcount[8]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  my_VGA/my_vga_timing/vcount[9]_i_2/O
                         net (fo=3, routed)           0.812     3.471    my_VGA/my_vga_timing/vcount[9]_i_2_n_0
    SLICE_X1Y32          LUT3 (Prop_lut3_I2_O)        0.124     3.595 r  my_VGA/my_vga_timing/vcount[9]_i_1/O
                         net (fo=2, routed)           0.331     3.926    my_VGA/my_vga_timing/vcount_nxt[9]
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.511    23.516    my_VGA/my_vga_timing/clk40MHz
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[9]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)       -0.028    23.978    my_VGA/my_vga_timing/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                 20.052    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/hblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.339ns (27.485%)  route 3.533ns (72.515%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 23.513 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.240     1.778    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.152     1.930 r  my_VGA/my_vga_timing/hcount[10]_i_2/O
                         net (fo=3, routed)           0.819     2.749    my_VGA/my_vga_timing/hcount[10]_i_2_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.348     3.097 r  my_VGA/my_vga_timing/hcount[10]_i_1/O
                         net (fo=3, routed)           0.761     3.858    my_VGA/my_vga_timing/hcount_nxt[10]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124     3.982 r  my_VGA/my_vga_timing/hblnk_i_1/O
                         net (fo=1, routed)           0.000     3.982    my_VGA/my_vga_timing/hblnk_nxt
    SLICE_X2Y30          FDRE                                         r  my_VGA/my_vga_timing/hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.508    23.513    my_VGA/my_vga_timing/clk40MHz
    SLICE_X2Y30          FDRE                                         r  my_VGA/my_vga_timing/hblnk_reg/C
                         clock pessimism              0.564    24.076    
                         clock uncertainty           -0.087    23.989    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    24.066    my_VGA/my_vga_timing/hblnk_reg
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.135ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.991ns (22.053%)  route 3.503ns (77.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.414     1.952    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  my_VGA/my_vga_timing/vcount[10]_i_2/O
                         net (fo=19, routed)          1.016     3.092    my_VGA/my_vga_timing/vcount[10]_i_2_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.152     3.244 r  my_VGA/my_vga_timing/vcount[2]_i_1/O
                         net (fo=3, routed)           0.360     3.604    my_VGA/my_vga_timing/vcount_nxt[2]
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.511    23.516    my_VGA/my_vga_timing/clk40MHz
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[2]/C
                         clock pessimism              0.564    24.079    
                         clock uncertainty           -0.087    23.992    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)       -0.253    23.739    my_VGA/my_vga_timing/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                 20.135    

Slack (MET) :             20.156ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.963ns (20.568%)  route 3.719ns (79.432%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.414     1.952    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  my_VGA/my_vga_timing/vcount[10]_i_2/O
                         net (fo=19, routed)          1.201     3.278    my_VGA/my_vga_timing/vcount[10]_i_2_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  my_VGA/my_vga_timing/vcount[3]_i_1/O
                         net (fo=2, routed)           0.391     3.793    my_VGA/my_vga_timing/vcount_nxt[3]
    SLICE_X2Y33          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.512    23.517    my_VGA/my_vga_timing/clk40MHz
    SLICE_X2Y33          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[3]/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)       -0.045    23.948    my_VGA/my_vga_timing/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         23.948    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 20.156    

Slack (MET) :             20.456ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.828ns (18.863%)  route 3.561ns (81.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.627    -0.885    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  my_VGA/my_vga_timing/vcount_reg[6]/Q
                         net (fo=10, routed)          1.309     0.881    my_VGA/my_vga_timing/Q[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.124     1.005 r  my_VGA/my_vga_timing/vcount[8]_i_3/O
                         net (fo=1, routed)           0.689     1.694    my_VGA/my_vga_timing/vcount[8]_i_3_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.818 f  my_VGA/my_vga_timing/vcount[8]_i_2/O
                         net (fo=14, routed)          1.172     2.990    my_VGA/my_vga_timing/vcount[8]_i_2_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I1_O)        0.124     3.114 r  my_VGA/my_vga_timing/vcount[6]_i_2/O
                         net (fo=4, routed)           0.391     3.505    my_VGA/my_vga_timing/vcount_nxt[6]
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.509    23.514    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[6]/C
                         clock pessimism              0.602    24.115    
                         clock uncertainty           -0.087    24.028    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    23.961    my_VGA/my_vga_timing/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         23.961    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 20.456    

Slack (MET) :             20.598ns  (required time - arrival time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.963ns (22.630%)  route 3.292ns (77.370%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.622    -0.890    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  my_VGA/my_vga_timing/hcount_reg[1]/Q
                         net (fo=7, routed)           0.713     0.242    my_VGA/my_vga_timing/hcount__0[1]
    SLICE_X4Y29          LUT4 (Prop_lut4_I2_O)        0.296     0.538 r  my_VGA/my_vga_timing/b_reg[3]_i_7/O
                         net (fo=11, routed)          1.414     1.952    my_VGA/my_vga_timing/b_reg[3]_i_7_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  my_VGA/my_vga_timing/vcount[10]_i_2/O
                         net (fo=19, routed)          0.813     2.889    my_VGA/my_vga_timing/vcount[10]_i_2_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.013 r  my_VGA/my_vga_timing/vcount[5]_i_1/O
                         net (fo=3, routed)           0.353     3.366    my_VGA/my_vga_timing/vcount_nxt[5]
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          1.511    23.516    my_VGA/my_vga_timing/clk40MHz
    SLICE_X2Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[5]/C
                         clock pessimism              0.564    24.079    
                         clock uncertainty           -0.087    23.992    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)       -0.028    23.964    my_VGA/my_vga_timing/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         23.964    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 20.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_wiz/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  my_clk_wiz/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_wiz/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    my_clk_wiz/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_wiz/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_wiz/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_wiz/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  my_clk_wiz/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    my_clk_wiz/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_wiz/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_wiz/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  my_clk_wiz/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    my_clk_wiz/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 my_VGA/nolabel_line71/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/Red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.080%)  route 0.179ns (55.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.587    -0.594    my_VGA/nolabel_line71/clk40MHz
    SLICE_X4Y32          FDRE                                         r  my_VGA/nolabel_line71/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  my_VGA/nolabel_line71/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.179    -0.274    my_VGA/nolabel_line71_n_4
    SLICE_X3Y32          FDRE                                         r  my_VGA/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.858    -0.832    my_VGA/clk40MHz
    SLICE_X3Y32          FDRE                                         r  my_VGA/Red_reg[3]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.066    -0.491    my_VGA/Red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 my_VGA/nolabel_line71/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/Blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.590    -0.591    my_VGA/nolabel_line71/clk40MHz
    SLICE_X1Y33          FDRE                                         r  my_VGA/nolabel_line71/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_VGA/nolabel_line71/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.274    my_VGA/nolabel_line71_n_9
    SLICE_X0Y33          FDRE                                         r  my_VGA/Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.859    -0.831    my_VGA/clk40MHz
    SLICE_X0Y33          FDRE                                         r  my_VGA/Blue_reg[2]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.070    -0.508    my_VGA/Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 my_VGA/nolabel_line71/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/Green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.954%)  route 0.180ns (56.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.590    my_VGA/nolabel_line71/clk40MHz
    SLICE_X0Y34          FDSE                                         r  my_VGA/nolabel_line71/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  my_VGA/nolabel_line71/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.180    -0.270    my_VGA/nolabel_line71_n_6
    SLICE_X0Y37          FDRE                                         r  my_VGA/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.862    -0.828    my_VGA/clk40MHz
    SLICE_X0Y37          FDRE                                         r  my_VGA/Green_reg[3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070    -0.504    my_VGA/Green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 my_VGA/my_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.273%)  route 0.187ns (49.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.586    -0.595    my_VGA/my_vga_timing/clk40MHz
    SLICE_X3Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_VGA/my_vga_timing/hcount_reg[3]/Q
                         net (fo=5, routed)           0.187    -0.267    my_VGA/my_vga_timing/hcount__0[3]
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.048    -0.219 r  my_VGA/my_vga_timing/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    my_VGA/my_vga_timing/hcount[4]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.853    -0.837    my_VGA/my_vga_timing/clk40MHz
    SLICE_X4Y29          FDRE                                         r  my_VGA/my_vga_timing/hcount_reg[4]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105    -0.457    my_VGA/my_vga_timing/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 my_VGA/my_draw_background/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/nolabel_line71/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.419%)  route 0.161ns (49.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.590    -0.591    my_VGA/my_draw_background/clk40MHz
    SLICE_X2Y33          FDRE                                         r  my_VGA/my_draw_background/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  my_VGA/my_draw_background/rgb_out_reg[3]/Q
                         net (fo=2, routed)           0.161    -0.266    my_VGA/nolabel_line71/rgb_out_reg[11]_0[0]
    SLICE_X1Y33          FDRE                                         r  my_VGA/nolabel_line71/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.859    -0.831    my_VGA/nolabel_line71/clk40MHz
    SLICE_X1Y33          FDRE                                         r  my_VGA/nolabel_line71/rgb_out_reg[2]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.070    -0.507    my_VGA/nolabel_line71/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_draw_background/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.661%)  route 0.215ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.588    -0.593    my_VGA/my_vga_timing/clk40MHz
    SLICE_X3Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_VGA/my_vga_timing/vcount_reg[8]/Q
                         net (fo=7, routed)           0.215    -0.238    my_VGA/my_draw_background/vcount_reg[8][3]
    SLICE_X5Y32          FDRE                                         r  my_VGA/my_draw_background/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.856    -0.834    my_VGA/my_draw_background/clk40MHz
    SLICE_X5Y32          FDRE                                         r  my_VGA/my_draw_background/vcount_out_reg[8]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.072    -0.487    my_VGA/my_draw_background/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_vga_timing/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.589    -0.592    my_VGA/my_vga_timing/clk40MHz
    SLICE_X3Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_VGA/my_vga_timing/vcount_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.272    my_VGA/my_vga_timing/vcount__0[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.042    -0.230 r  my_VGA/my_vga_timing/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    my_VGA/my_vga_timing/vcount_nxt[1]
    SLICE_X3Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.858    -0.832    my_VGA/my_vga_timing/clk40MHz
    SLICE_X3Y32          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107    -0.485    my_VGA/my_vga_timing/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_VGA/my_vga_timing/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_VGA/my_draw_background/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.188%)  route 0.219ns (60.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.588    -0.593    my_VGA/my_vga_timing/clk40MHz
    SLICE_X1Y31          FDRE                                         r  my_VGA/my_vga_timing/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_VGA/my_vga_timing/vcount_reg[7]/Q
                         net (fo=9, routed)           0.219    -0.234    my_VGA/my_draw_background/vcount_reg[8][2]
    SLICE_X5Y32          FDRE                                         r  my_VGA/my_draw_background/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_wiz/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_wiz/inst/clkout2_buf/O
                         net (fo=55, routed)          0.856    -0.834    my_VGA/my_draw_background/clk40MHz
    SLICE_X5Y32          FDRE                                         r  my_VGA/my_draw_background/vcount_out_reg[7]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.070    -0.489    my_VGA/my_draw_background/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    my_clk_wiz/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_wiz/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y33      my_VGA/Blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y33      my_VGA/Blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y33      my_VGA/Green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      my_VGA/Green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      my_VGA/Red_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y32      my_VGA/Red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y29      my_VGA/hsync_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y33      my_VGA/my_vga_timing/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y33      my_VGA/my_draw_background/rgb_out_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      my_VGA/nolabel_line71/rgb_out_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/vsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y29      my_VGA/nolabel_line71/vsync_out_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      my_VGA/Green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y32      my_VGA/Red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y32      my_VGA/my_vga_timing/vblnk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y32      my_VGA/my_vga_timing/vcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



