0.6
2018.2
Oct  1 2018
18:29:25
/home/sieber/Arquitectura/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v,1552757108,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim/glbl.v,1552757125,verilog,,,,glbl,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v,1552757109,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v,,CPU,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v,1552766327,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v,,ControlUnit,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v,1552768472,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v,,Data_memory,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v,1552767571,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v,,Datapath,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v,1552767122,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v,,Decoder,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v,1552768545,verilog,,/home/sieber/Arquitectura/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,,Program_memory,,,,,,,,
/home/sieber/Arquitectura/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v,1552768601,verilog,,,,allTest,,,,,,,,
