\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+ID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Macro\+\_\+group}{\pageref{group__macro__group}}{}
\item \contentsline{section}{Enum\+\_\+group}{\pageref{group__enum__group}}{}
\item \contentsline{section}{Struct\+\_\+group}{\pageref{group__struct__group}}{}
\item \contentsline{section}{Globals\+\_\+group}{\pageref{group__globals__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Function\+\_\+group}{\pageref{group__function__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Pin\+\_\+mux}{\pageref{group__pin__mux}}{}
\item \contentsline{section}{Generic\+List}{\pageref{group___generic_list}}{}
\item \contentsline{section}{Serialmanager}{\pageref{group__serialmanager}}{}
\item \contentsline{section}{Serial\+\_\+port\+\_\+uart}{\pageref{group__serial__port__uart}}{}
\item \contentsline{section}{U\+A\+R\+T\+\_\+\+Adapter}{\pageref{group___u_a_r_t___adapter}}{}
\item \contentsline{section}{Interrupt vector numbers}{\pageref{group___interrupt__vector__numbers}}{}
\item \contentsline{section}{Cortex M0 Core Configuration}{\pageref{group___cortex___core___configuration}}{}
\item \contentsline{section}{Mapping Information}{\pageref{group___mapping___information}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Edma\+\_\+request}{\pageref{group__edma__request}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Device Peripheral Access Layer}{\pageref{group___peripheral__access__layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC Peripheral Access Layer}{\pageref{group___a_d_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC Register Masks}{\pageref{group___a_d_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+MP Peripheral Access Layer}{\pageref{group___c_m_p___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+MP Register Masks}{\pageref{group___c_m_p___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+AC Peripheral Access Layer}{\pageref{group___d_a_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+AC Register Masks}{\pageref{group___d_a_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Peripheral Access Layer}{\pageref{group___d_m_a___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Register Masks}{\pageref{group___d_m_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX Peripheral Access Layer}{\pageref{group___d_m_a_m_u_x___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX Register Masks}{\pageref{group___d_m_a_m_u_x___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+G\+P\+IO Peripheral Access Layer}{\pageref{group___f_g_p_i_o___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+G\+P\+IO Register Masks}{\pageref{group___f_g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+E\+X\+IO Peripheral Access Layer}{\pageref{group___f_l_e_x_i_o___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+E\+X\+IO Register Masks}{\pageref{group___f_l_e_x_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+T\+FA Peripheral Access Layer}{\pageref{group___f_t_f_a___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+T\+FA Register Masks}{\pageref{group___f_t_f_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Peripheral Access Layer}{\pageref{group___g_p_i_o___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Register Masks}{\pageref{group___g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Peripheral Access Layer}{\pageref{group___i2_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Register Masks}{\pageref{group___i2_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+CD Peripheral Access Layer}{\pageref{group___l_c_d___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+CD Register Masks}{\pageref{group___l_c_d___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU Peripheral Access Layer}{\pageref{group___l_l_w_u___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU Register Masks}{\pageref{group___l_l_w_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR Peripheral Access Layer}{\pageref{group___l_p_t_m_r___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR Register Masks}{\pageref{group___l_p_t_m_r___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+P\+U\+A\+RT Peripheral Access Layer}{\pageref{group___l_p_u_a_r_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+U\+A\+RT Register Masks}{\pageref{group___l_p_u_a_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CG Peripheral Access Layer}{\pageref{group___m_c_g___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CG Register Masks}{\pageref{group___m_c_g___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CM Peripheral Access Layer}{\pageref{group___m_c_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CM Register Masks}{\pageref{group___m_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+TB Peripheral Access Layer}{\pageref{group___m_t_b___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+TB Register Masks}{\pageref{group___m_t_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+T\+B\+D\+WT Peripheral Access Layer}{\pageref{group___m_t_b_d_w_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+T\+B\+D\+WT Register Masks}{\pageref{group___m_t_b_d_w_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NV Peripheral Access Layer}{\pageref{group___n_v___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NV Register Masks}{\pageref{group___n_v___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{O\+SC Peripheral Access Layer}{\pageref{group___o_s_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{O\+SC Register Masks}{\pageref{group___o_s_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+IT Peripheral Access Layer}{\pageref{group___p_i_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+IT Register Masks}{\pageref{group___p_i_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+MC Peripheral Access Layer}{\pageref{group___p_m_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+MC Register Masks}{\pageref{group___p_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT Peripheral Access Layer}{\pageref{group___p_o_r_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT Register Masks}{\pageref{group___p_o_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CM Peripheral Access Layer}{\pageref{group___r_c_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CM Register Masks}{\pageref{group___r_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+F\+S\+YS Peripheral Access Layer}{\pageref{group___r_f_s_y_s___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+F\+S\+YS Register Masks}{\pageref{group___r_f_s_y_s___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+OM Peripheral Access Layer}{\pageref{group___r_o_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+OM Register Masks}{\pageref{group___r_o_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+TC Peripheral Access Layer}{\pageref{group___r_t_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+TC Register Masks}{\pageref{group___r_t_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+IM Peripheral Access Layer}{\pageref{group___s_i_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+IM Register Masks}{\pageref{group___s_i_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+MC Peripheral Access Layer}{\pageref{group___s_m_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+MC Register Masks}{\pageref{group___s_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+PI Peripheral Access Layer}{\pageref{group___s_p_i___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+PI Register Masks}{\pageref{group___s_p_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+PM Peripheral Access Layer}{\pageref{group___t_p_m___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+PM Register Masks}{\pageref{group___t_p_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Peripheral Access Layer}{\pageref{group___u_a_r_t___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT Register Masks}{\pageref{group___u_a_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+SB Peripheral Access Layer}{\pageref{group___u_s_b___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+SB Register Masks}{\pageref{group___u_s_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{V\+R\+EF Peripheral Access Layer}{\pageref{group___v_r_e_f___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{V\+R\+EF Register Masks}{\pageref{group___v_r_e_f___register___masks}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Macros for use with bit field definitions (xxx\+\_\+\+S\+H\+I\+FT, xxx\+\_\+\+M\+A\+SK).}{\pageref{group___bit___field___generic___macros}}{}
\item \contentsline{section}{S\+DK Compatibility}{\pageref{group___s_d_k___compatibility___symbols}}{}
\item \contentsline{section}{Clock}{\pageref{group__clock}}{}
\item \contentsline{section}{Ksdk\+\_\+common}{\pageref{group__ksdk__common}}{}
\item \contentsline{section}{Dma}{\pageref{group__dma}}{}
\item \contentsline{section}{Dmamux}{\pageref{group__dmamux}}{}
\item \contentsline{section}{Flash\+\_\+driver}{\pageref{group__flash__driver}}{}
\item \contentsline{section}{Ftfx\+\_\+cache\+\_\+driver}{\pageref{group__ftfx__cache__driver}}{}
\item \contentsline{section}{Ftfx\+\_\+controller}{\pageref{group__ftfx__controller}}{}
\item \contentsline{section}{Ftfx\+\_\+feature}{\pageref{group__ftfx__feature}}{}
\item \contentsline{section}{Ftfx\+\_\+flash\+\_\+driver}{\pageref{group__ftfx__flash__driver}}{}
\item \contentsline{section}{Ftfx\+\_\+flexnvm\+\_\+driver}{\pageref{group__ftfx__flexnvm__driver}}{}
\item \contentsline{section}{Ftfx\+\_\+utilities}{\pageref{group__ftfx__utilities}}{}
\item \contentsline{section}{Gpio}{\pageref{group__gpio}}{}
\item \contentsline{section}{Gpio\+\_\+driver}{\pageref{group__gpio__driver}}{}
\item \contentsline{section}{Fgpio\+\_\+driver}{\pageref{group__fgpio__driver}}{}
\item \contentsline{section}{I2c\+\_\+driver}{\pageref{group__i2c__driver}}{}
\item \contentsline{section}{I2c\+\_\+dma\+\_\+driver}{\pageref{group__i2c__dma__driver}}{}
\item \contentsline{section}{Llwu}{\pageref{group__llwu}}{}
\item \contentsline{section}{Lptmr}{\pageref{group__lptmr}}{}
\item \contentsline{section}{Lpuart\+\_\+driver}{\pageref{group__lpuart__driver}}{}
\item \contentsline{section}{Pmc}{\pageref{group__pmc}}{}
\item \contentsline{section}{Port}{\pageref{group__port}}{}
\item \contentsline{section}{Rcm}{\pageref{group__rcm}}{}
\item \contentsline{section}{Smc}{\pageref{group__smc}}{}
\item \contentsline{section}{Spi\+\_\+driver}{\pageref{group__spi__driver}}{}
\item \contentsline{section}{Spi\+\_\+dma\+\_\+driver}{\pageref{group__spi__dma__driver}}{}
\item \contentsline{section}{Tpm}{\pageref{group__tpm}}{}
\item \contentsline{section}{Uart\+\_\+driver}{\pageref{group__uart__driver}}{}
\item \contentsline{section}{Sf\+\_\+enum\+\_\+group}{\pageref{group__sf__enum__group}}{}
\item \contentsline{section}{Sf\+\_\+struct\+\_\+group}{\pageref{group__sf__struct__group}}{}
\item \contentsline{section}{Sf\+\_\+functions\+\_\+group}{\pageref{group__sf__functions__group}}{}
\item \contentsline{section}{Models\+\_\+group}{\pageref{group__models__group}}{}
\item \contentsline{section}{Sf\+\_\+conf\+\_\+types\+\_\+group}{\pageref{group__sf__conf__types__group}}{}
\item \contentsline{section}{Sf\+\_\+conf\+\_\+func\+\_\+group}{\pageref{group__sf__conf__func__group}}{}
\item \contentsline{section}{Debugconsole}{\pageref{group__debugconsole}}{}
\end{DoxyCompactList}
