// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Variane_testharness__Syms.h"


//======================

void Variane_testharness::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Variane_testharness::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Variane_testharness::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Variane_testharness::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
        vlTOPp->traceInitSub4(userp, tracep);
        vlTOPp->traceInitSub5(userp, tracep);
        vlTOPp->traceInitSub6(userp, tracep);
        vlTOPp->traceInitSub7(userp, tracep);
        vlTOPp->traceInitSub8(userp, tracep);
        vlTOPp->traceInitSub9(userp, tracep);
        vlTOPp->traceInitSub10(userp, tracep);
        vlTOPp->traceInitSub11(userp, tracep);
        vlTOPp->traceInitSub12(userp, tracep);
        vlTOPp->traceInitSub13(userp, tracep);
        vlTOPp->traceInitSub14(userp, tracep);
        vlTOPp->traceInitSub30(userp, tracep);
    }
}

void Variane_testharness::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+32406,"clk_i", false,-1);
        tracep->declBit(c+32407,"rtc_i", false,-1);
        tracep->declBit(c+32408,"rst_ni", false,-1);
        tracep->declBus(c+32409,"exit_o", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness AXI_ADDRESS_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness InclSimDTM", false,-1);
        tracep->declBus(c+32431,"ariane_testharness NUM_WORDS", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness StallRandomOutput", false,-1);
        tracep->declBit(c+32432,"ariane_testharness StallRandomInput", false,-1);
        tracep->declBit(c+32406,"ariane_testharness clk_i", false,-1);
        tracep->declBit(c+32407,"ariane_testharness rtc_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness rst_ni", false,-1);
        tracep->declBus(c+32409,"ariane_testharness exit_o", false,-1, 31,0);
        tracep->declBus(c+32433,"ariane_testharness hart_id", false,-1, 7,0);
        tracep->declBit(c+32434,"ariane_testharness test_en", false,-1);
        tracep->declBit(c+25701,"ariane_testharness ndmreset", false,-1);
        tracep->declBit(c+32410,"ariane_testharness ndmreset_n", false,-1);
        tracep->declBit(c+25702,"ariane_testharness debug_req_core", false,-1);
        tracep->declBus(c+1,"ariane_testharness jtag_enable", false,-1, 31,0);
        tracep->declBit(c+32408,"ariane_testharness init_done", false,-1);
        tracep->declBus(c+25287,"ariane_testharness jtag_exit", false,-1, 31,0);
        tracep->declBus(c+25288,"ariane_testharness dmi_exit", false,-1, 31,0);
        tracep->declBit(c+25289,"ariane_testharness jtag_TCK", false,-1);
        tracep->declBit(c+25290,"ariane_testharness jtag_TMS", false,-1);
        tracep->declBit(c+25291,"ariane_testharness jtag_TDI", false,-1);
        tracep->declBit(c+25292,"ariane_testharness jtag_TRSTn", false,-1);
        tracep->declBit(c+32411,"ariane_testharness jtag_TDO_data", false,-1);
        tracep->declBit(c+32412,"ariane_testharness jtag_TDO_driven", false,-1);
        tracep->declBit(c+32244,"ariane_testharness debug_req_valid", false,-1);
        tracep->declBit(c+25703,"ariane_testharness debug_req_ready", false,-1);
        tracep->declBit(c+25704,"ariane_testharness debug_resp_valid", false,-1);
        tracep->declBit(c+32413,"ariane_testharness debug_resp_ready", false,-1);
        tracep->declBit(c+32245,"ariane_testharness jtag_req_valid", false,-1);
        tracep->declBus(c+32435,"ariane_testharness jtag_req_bits_addr", false,-1, 6,0);
        tracep->declBus(c+32436,"ariane_testharness jtag_req_bits_op", false,-1, 1,0);
        tracep->declBus(c+32437,"ariane_testharness jtag_req_bits_data", false,-1, 31,0);
        tracep->declBit(c+32246,"ariane_testharness jtag_resp_ready", false,-1);
        tracep->declBit(c+32247,"ariane_testharness jtag_resp_valid", false,-1);
        tracep->declBit(c+25293,"ariane_testharness dmi_req_valid", false,-1);
        tracep->declBit(c+25294,"ariane_testharness dmi_resp_ready", false,-1);
        tracep->declBit(c+25705,"ariane_testharness dmi_resp_valid", false,-1);
        tracep->declBus(c+25706,"ariane_testharness jtag_dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness jtag_dmi_req op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness jtag_dmi_req data", false,-1, 31,0);
        tracep->declBus(c+25295,"ariane_testharness dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+25296,"ariane_testharness dmi_req op", false,-1, 1,0);
        tracep->declBus(c+25297,"ariane_testharness dmi_req data", false,-1, 31,0);
        tracep->declBus(c+25709,"ariane_testharness debug_req addr", false,-1, 6,0);
        tracep->declBus(c+25710,"ariane_testharness debug_req op", false,-1, 1,0);
        tracep->declBus(c+25711,"ariane_testharness debug_req data", false,-1, 31,0);
        tracep->declBus(c+32248,"ariane_testharness debug_resp data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness debug_resp resp", false,-1, 1,0);
        tracep->declBit(c+2,"ariane_testharness debug_enable", false,-1);
        tracep->declBus(c+25298,"ariane_testharness debug_req_bits_op", false,-1, 1,0);
        tracep->declBus(c+32438,"ariane_testharness DmiDelCycles", false,-1, 31,0);
        tracep->declBit(c+25712,"ariane_testharness debug_req_core_ungtd", false,-1);
        tracep->declBus(c+25713,"ariane_testharness dmi_del_cnt_d", false,-1, 31,0);
        tracep->declBus(c+25714,"ariane_testharness dmi_del_cnt_q", false,-1, 31,0);
        tracep->declBus(c+25715,"ariane_testharness dm_axi_m_req aw id", false,-1, 3,0);
        tracep->declQuad(c+25716,"ariane_testharness dm_axi_m_req aw addr", false,-1, 63,0);
        tracep->declBus(c+25718,"ariane_testharness dm_axi_m_req aw len", false,-1, 7,0);
        tracep->declBus(c+25719,"ariane_testharness dm_axi_m_req aw size", false,-1, 2,0);
        tracep->declBus(c+25720,"ariane_testharness dm_axi_m_req aw burst", false,-1, 1,0);
        tracep->declBit(c+25721,"ariane_testharness dm_axi_m_req aw lock", false,-1);
        tracep->declBus(c+25722,"ariane_testharness dm_axi_m_req aw cache", false,-1, 3,0);
        tracep->declBus(c+25723,"ariane_testharness dm_axi_m_req aw prot", false,-1, 2,0);
        tracep->declBus(c+25724,"ariane_testharness dm_axi_m_req aw qos", false,-1, 3,0);
        tracep->declBus(c+25725,"ariane_testharness dm_axi_m_req aw region", false,-1, 3,0);
        tracep->declBus(c+25726,"ariane_testharness dm_axi_m_req aw atop", false,-1, 5,0);
        tracep->declBus(c+25727,"ariane_testharness dm_axi_m_req aw user", false,-1, 0,0);
        tracep->declBit(c+25728,"ariane_testharness dm_axi_m_req aw_valid", false,-1);
        tracep->declQuad(c+25729,"ariane_testharness dm_axi_m_req w data", false,-1, 63,0);
        tracep->declBus(c+25731,"ariane_testharness dm_axi_m_req w strb", false,-1, 7,0);
        tracep->declBit(c+25732,"ariane_testharness dm_axi_m_req w last", false,-1);
        tracep->declBus(c+25733,"ariane_testharness dm_axi_m_req w user", false,-1, 0,0);
        tracep->declBit(c+25734,"ariane_testharness dm_axi_m_req w_valid", false,-1);
        tracep->declBit(c+25735,"ariane_testharness dm_axi_m_req b_ready", false,-1);
        tracep->declBus(c+25736,"ariane_testharness dm_axi_m_req ar id", false,-1, 3,0);
        tracep->declQuad(c+25737,"ariane_testharness dm_axi_m_req ar addr", false,-1, 63,0);
        tracep->declBus(c+25739,"ariane_testharness dm_axi_m_req ar len", false,-1, 7,0);
        tracep->declBus(c+25740,"ariane_testharness dm_axi_m_req ar size", false,-1, 2,0);
        tracep->declBus(c+25741,"ariane_testharness dm_axi_m_req ar burst", false,-1, 1,0);
        tracep->declBit(c+25742,"ariane_testharness dm_axi_m_req ar lock", false,-1);
        tracep->declBus(c+25743,"ariane_testharness dm_axi_m_req ar cache", false,-1, 3,0);
        tracep->declBus(c+25744,"ariane_testharness dm_axi_m_req ar prot", false,-1, 2,0);
        tracep->declBus(c+25745,"ariane_testharness dm_axi_m_req ar qos", false,-1, 3,0);
        tracep->declBus(c+25746,"ariane_testharness dm_axi_m_req ar region", false,-1, 3,0);
        tracep->declBus(c+25747,"ariane_testharness dm_axi_m_req ar user", false,-1, 0,0);
        tracep->declBit(c+25748,"ariane_testharness dm_axi_m_req ar_valid", false,-1);
        tracep->declBit(c+25749,"ariane_testharness dm_axi_m_req r_ready", false,-1);
        tracep->declBit(c+2180,"ariane_testharness dm_axi_m_resp aw_ready", false,-1);
        tracep->declBit(c+2181,"ariane_testharness dm_axi_m_resp ar_ready", false,-1);
        tracep->declBit(c+2182,"ariane_testharness dm_axi_m_resp w_ready", false,-1);
        tracep->declBit(c+2183,"ariane_testharness dm_axi_m_resp b_valid", false,-1);
        tracep->declBus(c+2184,"ariane_testharness dm_axi_m_resp b id", false,-1, 3,0);
        tracep->declBus(c+2185,"ariane_testharness dm_axi_m_resp b resp", false,-1, 1,0);
        tracep->declBus(c+2186,"ariane_testharness dm_axi_m_resp b user", false,-1, 0,0);
        tracep->declBit(c+2187,"ariane_testharness dm_axi_m_resp r_valid", false,-1);
        tracep->declBus(c+2188,"ariane_testharness dm_axi_m_resp r id", false,-1, 3,0);
        tracep->declQuad(c+2189,"ariane_testharness dm_axi_m_resp r data", false,-1, 63,0);
        tracep->declBus(c+2191,"ariane_testharness dm_axi_m_resp r resp", false,-1, 1,0);
        tracep->declBit(c+2192,"ariane_testharness dm_axi_m_resp r last", false,-1);
        tracep->declBus(c+2193,"ariane_testharness dm_axi_m_resp r user", false,-1, 0,0);
        tracep->declBit(c+2194,"ariane_testharness dm_slave_req", false,-1);
        tracep->declBit(c+2195,"ariane_testharness dm_slave_we", false,-1);
        tracep->declQuad(c+2196,"ariane_testharness dm_slave_addr", false,-1, 63,0);
        tracep->declBus(c+2198,"ariane_testharness dm_slave_be", false,-1, 7,0);
        tracep->declQuad(c+2199,"ariane_testharness dm_slave_wdata", false,-1, 63,0);
        tracep->declQuad(c+32414,"ariane_testharness dm_slave_rdata", false,-1, 63,0);
        tracep->declBit(c+25750,"ariane_testharness dm_master_req", false,-1);
        tracep->declQuad(c+25751,"ariane_testharness dm_master_add", false,-1, 63,0);
        tracep->declBit(c+25753,"ariane_testharness dm_master_we", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness dm_master_wdata", false,-1, 63,0);
        tracep->declBus(c+25756,"ariane_testharness dm_master_be", false,-1, 7,0);
        tracep->declBit(c+2201,"ariane_testharness dm_master_gnt", false,-1);
        tracep->declBit(c+2202,"ariane_testharness dm_master_r_valid", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness dm_master_r_rdata", false,-1, 63,0);
        tracep->declBit(c+2203,"ariane_testharness rom_req", false,-1);
        tracep->declQuad(c+2204,"ariane_testharness rom_addr", false,-1, 63,0);
        tracep->declQuad(c+25299,"ariane_testharness rom_rdata", false,-1, 63,0);
        tracep->declBus(c+2206,"ariane_testharness gpio_req aw id", false,-1, 4,0);
        tracep->declQuad(c+2207,"ariane_testharness gpio_req aw addr", false,-1, 63,0);
        tracep->declBus(c+2209,"ariane_testharness gpio_req aw len", false,-1, 7,0);
        tracep->declBus(c+2210,"ariane_testharness gpio_req aw size", false,-1, 2,0);
        tracep->declBus(c+2211,"ariane_testharness gpio_req aw burst", false,-1, 1,0);
        tracep->declBit(c+2212,"ariane_testharness gpio_req aw lock", false,-1);
        tracep->declBus(c+2213,"ariane_testharness gpio_req aw cache", false,-1, 3,0);
        tracep->declBus(c+2214,"ariane_testharness gpio_req aw prot", false,-1, 2,0);
        tracep->declBus(c+2215,"ariane_testharness gpio_req aw qos", false,-1, 3,0);
        tracep->declBus(c+2216,"ariane_testharness gpio_req aw region", false,-1, 3,0);
        tracep->declBus(c+2217,"ariane_testharness gpio_req aw atop", false,-1, 5,0);
        tracep->declBus(c+2218,"ariane_testharness gpio_req aw user", false,-1, 0,0);
        tracep->declBit(c+2219,"ariane_testharness gpio_req aw_valid", false,-1);
        tracep->declQuad(c+2220,"ariane_testharness gpio_req w data", false,-1, 63,0);
        tracep->declBus(c+2222,"ariane_testharness gpio_req w strb", false,-1, 7,0);
        tracep->declBit(c+2223,"ariane_testharness gpio_req w last", false,-1);
        tracep->declBus(c+2224,"ariane_testharness gpio_req w user", false,-1, 0,0);
        tracep->declBit(c+2225,"ariane_testharness gpio_req w_valid", false,-1);
        tracep->declBit(c+2226,"ariane_testharness gpio_req b_ready", false,-1);
        tracep->declBus(c+2227,"ariane_testharness gpio_req ar id", false,-1, 4,0);
        tracep->declQuad(c+2228,"ariane_testharness gpio_req ar addr", false,-1, 63,0);
        tracep->declBus(c+2230,"ariane_testharness gpio_req ar len", false,-1, 7,0);
        tracep->declBus(c+2231,"ariane_testharness gpio_req ar size", false,-1, 2,0);
        tracep->declBus(c+2232,"ariane_testharness gpio_req ar burst", false,-1, 1,0);
        tracep->declBit(c+2233,"ariane_testharness gpio_req ar lock", false,-1);
        tracep->declBus(c+2234,"ariane_testharness gpio_req ar cache", false,-1, 3,0);
        tracep->declBus(c+2235,"ariane_testharness gpio_req ar prot", false,-1, 2,0);
        tracep->declBus(c+2236,"ariane_testharness gpio_req ar qos", false,-1, 3,0);
        tracep->declBus(c+2237,"ariane_testharness gpio_req ar region", false,-1, 3,0);
        tracep->declBus(c+2238,"ariane_testharness gpio_req ar user", false,-1, 0,0);
        tracep->declBit(c+2239,"ariane_testharness gpio_req ar_valid", false,-1);
        tracep->declBit(c+2240,"ariane_testharness gpio_req r_ready", false,-1);
        tracep->declBit(c+2241,"ariane_testharness gpio_resp aw_ready", false,-1);
        tracep->declBit(c+2242,"ariane_testharness gpio_resp ar_ready", false,-1);
        tracep->declBit(c+2243,"ariane_testharness gpio_resp w_ready", false,-1);
        tracep->declBit(c+2244,"ariane_testharness gpio_resp b_valid", false,-1);
        tracep->declBus(c+2245,"ariane_testharness gpio_resp b id", false,-1, 4,0);
        tracep->declBus(c+2246,"ariane_testharness gpio_resp b resp", false,-1, 1,0);
        tracep->declBus(c+2247,"ariane_testharness gpio_resp b user", false,-1, 0,0);
        tracep->declBit(c+2248,"ariane_testharness gpio_resp r_valid", false,-1);
        tracep->declBus(c+2249,"ariane_testharness gpio_resp r id", false,-1, 4,0);
        tracep->declQuad(c+2250,"ariane_testharness gpio_resp r data", false,-1, 63,0);
        tracep->declBus(c+2252,"ariane_testharness gpio_resp r resp", false,-1, 1,0);
        tracep->declBit(c+2253,"ariane_testharness gpio_resp r last", false,-1);
        tracep->declBus(c+2254,"ariane_testharness gpio_resp r user", false,-1, 0,0);
        tracep->declBit(c+2255,"ariane_testharness req", false,-1);
        tracep->declBit(c+2256,"ariane_testharness we", false,-1);
        tracep->declQuad(c+2257,"ariane_testharness addr", false,-1, 63,0);
        tracep->declBus(c+2259,"ariane_testharness be", false,-1, 7,0);
        tracep->declQuad(c+2260,"ariane_testharness wdata", false,-1, 63,0);
        tracep->declQuad(c+25301,"ariane_testharness rdata", false,-1, 63,0);
        tracep->declBus(c+32439,"ariane_testharness addr_map(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness addr_map(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness addr_map(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness addr_map(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness addr_map(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness addr_map(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness addr_map(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness addr_map(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness addr_map(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness addr_map(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness addr_map(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness addr_map(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness addr_map(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness addr_map(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness addr_map(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness addr_map(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness addr_map(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness addr_map(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness addr_map(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness addr_map(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness addr_map(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness addr_map(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness addr_map(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness addr_map(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness addr_map(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness addr_map(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness addr_map(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness addr_map(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness addr_map(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness addr_map(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+32489,"ariane_testharness AXI_XBAR_CFG NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32490,"ariane_testharness AXI_XBAR_CFG NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+32491,"ariane_testharness AXI_XBAR_CFG MaxMstTrans", false,-1, 31,0);
        tracep->declBus(c+32492,"ariane_testharness AXI_XBAR_CFG MaxSlvTrans", false,-1, 31,0);
        tracep->declBit(c+32493,"ariane_testharness AXI_XBAR_CFG FallThrough", false,-1);
        tracep->declBus(c+32494,"ariane_testharness AXI_XBAR_CFG LatencyMode", false,-1, 9,0);
        tracep->declBus(c+32495,"ariane_testharness AXI_XBAR_CFG AxiIdWidthSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32496,"ariane_testharness AXI_XBAR_CFG AxiIdUsedSlvPorts", false,-1, 31,0);
        tracep->declBit(c+32497,"ariane_testharness AXI_XBAR_CFG UniqueIds", false,-1);
        tracep->declBus(c+32498,"ariane_testharness AXI_XBAR_CFG AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+32499,"ariane_testharness AXI_XBAR_CFG AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+32500,"ariane_testharness AXI_XBAR_CFG NoAddrRules", false,-1, 31,0);
        tracep->declBit(c+25962,"ariane_testharness ipi", false,-1);
        tracep->declBit(c+25963,"ariane_testharness timer_irq", false,-1);
        tracep->declBus(c+2262,"ariane_testharness axi_clint_req aw id", false,-1, 4,0);
        tracep->declQuad(c+2263,"ariane_testharness axi_clint_req aw addr", false,-1, 63,0);
        tracep->declBus(c+2265,"ariane_testharness axi_clint_req aw len", false,-1, 7,0);
        tracep->declBus(c+2266,"ariane_testharness axi_clint_req aw size", false,-1, 2,0);
        tracep->declBus(c+2267,"ariane_testharness axi_clint_req aw burst", false,-1, 1,0);
        tracep->declBit(c+2268,"ariane_testharness axi_clint_req aw lock", false,-1);
        tracep->declBus(c+2269,"ariane_testharness axi_clint_req aw cache", false,-1, 3,0);
        tracep->declBus(c+2270,"ariane_testharness axi_clint_req aw prot", false,-1, 2,0);
        tracep->declBus(c+2271,"ariane_testharness axi_clint_req aw qos", false,-1, 3,0);
        tracep->declBus(c+2272,"ariane_testharness axi_clint_req aw region", false,-1, 3,0);
        tracep->declBus(c+2273,"ariane_testharness axi_clint_req aw atop", false,-1, 5,0);
        tracep->declBus(c+2274,"ariane_testharness axi_clint_req aw user", false,-1, 0,0);
        tracep->declBit(c+2275,"ariane_testharness axi_clint_req aw_valid", false,-1);
        tracep->declQuad(c+2276,"ariane_testharness axi_clint_req w data", false,-1, 63,0);
        tracep->declBus(c+2278,"ariane_testharness axi_clint_req w strb", false,-1, 7,0);
        tracep->declBit(c+2279,"ariane_testharness axi_clint_req w last", false,-1);
        tracep->declBus(c+2280,"ariane_testharness axi_clint_req w user", false,-1, 0,0);
        tracep->declBit(c+2281,"ariane_testharness axi_clint_req w_valid", false,-1);
        tracep->declBit(c+2282,"ariane_testharness axi_clint_req b_ready", false,-1);
        tracep->declBus(c+2283,"ariane_testharness axi_clint_req ar id", false,-1, 4,0);
        tracep->declQuad(c+2284,"ariane_testharness axi_clint_req ar addr", false,-1, 63,0);
        tracep->declBus(c+2286,"ariane_testharness axi_clint_req ar len", false,-1, 7,0);
        tracep->declBus(c+2287,"ariane_testharness axi_clint_req ar size", false,-1, 2,0);
        tracep->declBus(c+2288,"ariane_testharness axi_clint_req ar burst", false,-1, 1,0);
        tracep->declBit(c+2289,"ariane_testharness axi_clint_req ar lock", false,-1);
        tracep->declBus(c+2290,"ariane_testharness axi_clint_req ar cache", false,-1, 3,0);
        tracep->declBus(c+2291,"ariane_testharness axi_clint_req ar prot", false,-1, 2,0);
        tracep->declBus(c+2292,"ariane_testharness axi_clint_req ar qos", false,-1, 3,0);
        tracep->declBus(c+2293,"ariane_testharness axi_clint_req ar region", false,-1, 3,0);
        tracep->declBus(c+2294,"ariane_testharness axi_clint_req ar user", false,-1, 0,0);
        tracep->declBit(c+2295,"ariane_testharness axi_clint_req ar_valid", false,-1);
        tracep->declBit(c+2296,"ariane_testharness axi_clint_req r_ready", false,-1);
        tracep->declBit(c+16621,"ariane_testharness axi_clint_resp aw_ready", false,-1);
        tracep->declBit(c+16622,"ariane_testharness axi_clint_resp ar_ready", false,-1);
        tracep->declBit(c+16623,"ariane_testharness axi_clint_resp w_ready", false,-1);
        tracep->declBit(c+16624,"ariane_testharness axi_clint_resp b_valid", false,-1);
        tracep->declBus(c+16625,"ariane_testharness axi_clint_resp b id", false,-1, 4,0);
        tracep->declBus(c+16626,"ariane_testharness axi_clint_resp b resp", false,-1, 1,0);
        tracep->declBus(c+16627,"ariane_testharness axi_clint_resp b user", false,-1, 0,0);
        tracep->declBit(c+16628,"ariane_testharness axi_clint_resp r_valid", false,-1);
        tracep->declBus(c+16629,"ariane_testharness axi_clint_resp r id", false,-1, 4,0);
        tracep->declQuad(c+16630,"ariane_testharness axi_clint_resp r data", false,-1, 63,0);
        tracep->declBus(c+16632,"ariane_testharness axi_clint_resp r resp", false,-1, 1,0);
        tracep->declBit(c+16633,"ariane_testharness axi_clint_resp r last", false,-1);
        tracep->declBus(c+16634,"ariane_testharness axi_clint_resp r user", false,-1, 0,0);
        tracep->declBit(c+32501,"ariane_testharness tx", false,-1);
        tracep->declBit(c+32502,"ariane_testharness rx", false,-1);
        tracep->declBus(c+25964,"ariane_testharness irqs", false,-1, 1,0);
        tracep->declBus(c+16635,"ariane_testharness axi_ariane_req aw id", false,-1, 3,0);
        tracep->declQuad(c+16636,"ariane_testharness axi_ariane_req aw addr", false,-1, 63,0);
        tracep->declBus(c+16638,"ariane_testharness axi_ariane_req aw len", false,-1, 7,0);
        tracep->declBus(c+16639,"ariane_testharness axi_ariane_req aw size", false,-1, 2,0);
        tracep->declBus(c+16640,"ariane_testharness axi_ariane_req aw burst", false,-1, 1,0);
        tracep->declBit(c+16641,"ariane_testharness axi_ariane_req aw lock", false,-1);
        tracep->declBus(c+16642,"ariane_testharness axi_ariane_req aw cache", false,-1, 3,0);
        tracep->declBus(c+16643,"ariane_testharness axi_ariane_req aw prot", false,-1, 2,0);
        tracep->declBus(c+16644,"ariane_testharness axi_ariane_req aw qos", false,-1, 3,0);
        tracep->declBus(c+16645,"ariane_testharness axi_ariane_req aw region", false,-1, 3,0);
        tracep->declBus(c+16646,"ariane_testharness axi_ariane_req aw atop", false,-1, 5,0);
        tracep->declBus(c+16647,"ariane_testharness axi_ariane_req aw user", false,-1, 0,0);
        tracep->declBit(c+16648,"ariane_testharness axi_ariane_req aw_valid", false,-1);
        tracep->declQuad(c+16649,"ariane_testharness axi_ariane_req w data", false,-1, 63,0);
        tracep->declBus(c+16651,"ariane_testharness axi_ariane_req w strb", false,-1, 7,0);
        tracep->declBit(c+16652,"ariane_testharness axi_ariane_req w last", false,-1);
        tracep->declBus(c+16653,"ariane_testharness axi_ariane_req w user", false,-1, 0,0);
        tracep->declBit(c+16654,"ariane_testharness axi_ariane_req w_valid", false,-1);
        tracep->declBit(c+16655,"ariane_testharness axi_ariane_req b_ready", false,-1);
        tracep->declBus(c+16656,"ariane_testharness axi_ariane_req ar id", false,-1, 3,0);
        tracep->declQuad(c+16657,"ariane_testharness axi_ariane_req ar addr", false,-1, 63,0);
        tracep->declBus(c+16659,"ariane_testharness axi_ariane_req ar len", false,-1, 7,0);
        tracep->declBus(c+16660,"ariane_testharness axi_ariane_req ar size", false,-1, 2,0);
        tracep->declBus(c+16661,"ariane_testharness axi_ariane_req ar burst", false,-1, 1,0);
        tracep->declBit(c+16662,"ariane_testharness axi_ariane_req ar lock", false,-1);
        tracep->declBus(c+16663,"ariane_testharness axi_ariane_req ar cache", false,-1, 3,0);
        tracep->declBus(c+16664,"ariane_testharness axi_ariane_req ar prot", false,-1, 2,0);
        tracep->declBus(c+16665,"ariane_testharness axi_ariane_req ar qos", false,-1, 3,0);
        tracep->declBus(c+16666,"ariane_testharness axi_ariane_req ar region", false,-1, 3,0);
        tracep->declBus(c+16667,"ariane_testharness axi_ariane_req ar user", false,-1, 0,0);
        tracep->declBit(c+16668,"ariane_testharness axi_ariane_req ar_valid", false,-1);
        tracep->declBit(c+16669,"ariane_testharness axi_ariane_req r_ready", false,-1);
        tracep->declBit(c+2297,"ariane_testharness axi_ariane_resp aw_ready", false,-1);
        tracep->declBit(c+2298,"ariane_testharness axi_ariane_resp ar_ready", false,-1);
        tracep->declBit(c+2299,"ariane_testharness axi_ariane_resp w_ready", false,-1);
        tracep->declBit(c+2300,"ariane_testharness axi_ariane_resp b_valid", false,-1);
        tracep->declBus(c+2301,"ariane_testharness axi_ariane_resp b id", false,-1, 3,0);
        tracep->declBus(c+2302,"ariane_testharness axi_ariane_resp b resp", false,-1, 1,0);
        tracep->declBus(c+2303,"ariane_testharness axi_ariane_resp b user", false,-1, 0,0);
        tracep->declBit(c+2304,"ariane_testharness axi_ariane_resp r_valid", false,-1);
        tracep->declBus(c+2305,"ariane_testharness axi_ariane_resp r id", false,-1, 3,0);
        tracep->declQuad(c+2306,"ariane_testharness axi_ariane_resp r data", false,-1, 63,0);
        tracep->declBus(c+2308,"ariane_testharness axi_ariane_resp r resp", false,-1, 1,0);
        tracep->declBit(c+2309,"ariane_testharness axi_ariane_resp r last", false,-1);
        tracep->declBus(c+2310,"ariane_testharness axi_ariane_resp r user", false,-1, 0,0);
        tracep->declBus(c+2311,"ariane_testharness rvfi(0) valid", false,-1, 0,0);
        tracep->declQuad(c+2312,"ariane_testharness rvfi(0) order", false,-1, 63,0);
        tracep->declBus(c+2314,"ariane_testharness rvfi(0) insn", false,-1, 31,0);
        tracep->declBus(c+2315,"ariane_testharness rvfi(0) trap", false,-1, 0,0);
        tracep->declBus(c+2316,"ariane_testharness rvfi(0) halt", false,-1, 0,0);
        tracep->declBus(c+2317,"ariane_testharness rvfi(0) intr", false,-1, 0,0);
        tracep->declBus(c+2318,"ariane_testharness rvfi(0) mode", false,-1, 1,0);
        tracep->declBus(c+2319,"ariane_testharness rvfi(0) ixl", false,-1, 1,0);
        tracep->declBus(c+2320,"ariane_testharness rvfi(0) rs1_addr", false,-1, 4,0);
        tracep->declBus(c+2321,"ariane_testharness rvfi(0) rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+2322,"ariane_testharness rvfi(0) rs1_rdata", false,-1, 63,0);
        tracep->declQuad(c+2324,"ariane_testharness rvfi(0) rs2_rdata", false,-1, 63,0);
        tracep->declBus(c+2326,"ariane_testharness rvfi(0) rd_addr", false,-1, 4,0);
        tracep->declQuad(c+2327,"ariane_testharness rvfi(0) rd_wdata", false,-1, 63,0);
        tracep->declQuad(c+2329,"ariane_testharness rvfi(0) pc_rdata", false,-1, 63,0);
        tracep->declQuad(c+2331,"ariane_testharness rvfi(0) pc_wdata", false,-1, 63,0);
        tracep->declQuad(c+2333,"ariane_testharness rvfi(0) mem_addr", false,-1, 63,0);
        tracep->declBus(c+2335,"ariane_testharness rvfi(0) mem_rmask", false,-1, 7,0);
        tracep->declBus(c+2336,"ariane_testharness rvfi(0) mem_wmask", false,-1, 7,0);
        tracep->declQuad(c+2337,"ariane_testharness rvfi(0) mem_rdata", false,-1, 63,0);
        tracep->declQuad(c+2339,"ariane_testharness rvfi(0) mem_wdata", false,-1, 63,0);
        tracep->declBus(c+2341,"ariane_testharness rvfi(1) valid", false,-1, 0,0);
        tracep->declQuad(c+2342,"ariane_testharness rvfi(1) order", false,-1, 63,0);
        tracep->declBus(c+2344,"ariane_testharness rvfi(1) insn", false,-1, 31,0);
        tracep->declBus(c+2345,"ariane_testharness rvfi(1) trap", false,-1, 0,0);
        tracep->declBus(c+2346,"ariane_testharness rvfi(1) halt", false,-1, 0,0);
        tracep->declBus(c+2347,"ariane_testharness rvfi(1) intr", false,-1, 0,0);
        tracep->declBus(c+2348,"ariane_testharness rvfi(1) mode", false,-1, 1,0);
        tracep->declBus(c+2349,"ariane_testharness rvfi(1) ixl", false,-1, 1,0);
        tracep->declBus(c+2350,"ariane_testharness rvfi(1) rs1_addr", false,-1, 4,0);
        tracep->declBus(c+2351,"ariane_testharness rvfi(1) rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+2352,"ariane_testharness rvfi(1) rs1_rdata", false,-1, 63,0);
        tracep->declQuad(c+2354,"ariane_testharness rvfi(1) rs2_rdata", false,-1, 63,0);
        tracep->declBus(c+2356,"ariane_testharness rvfi(1) rd_addr", false,-1, 4,0);
        tracep->declQuad(c+2357,"ariane_testharness rvfi(1) rd_wdata", false,-1, 63,0);
        tracep->declQuad(c+2359,"ariane_testharness rvfi(1) pc_rdata", false,-1, 63,0);
        tracep->declQuad(c+2361,"ariane_testharness rvfi(1) pc_wdata", false,-1, 63,0);
        tracep->declQuad(c+2363,"ariane_testharness rvfi(1) mem_addr", false,-1, 63,0);
        tracep->declBus(c+2365,"ariane_testharness rvfi(1) mem_rmask", false,-1, 7,0);
        tracep->declBus(c+2366,"ariane_testharness rvfi(1) mem_wmask", false,-1, 7,0);
        tracep->declQuad(c+2367,"ariane_testharness rvfi(1) mem_rdata", false,-1, 63,0);
        tracep->declQuad(c+2369,"ariane_testharness rvfi(1) mem_wdata", false,-1, 63,0);
        tracep->declBit(c+32406,"ariane_testharness i_rstgen_main clk_i", false,-1);
        tracep->declBit(c+2371,"ariane_testharness i_rstgen_main rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_rstgen_main test_mode_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_rstgen_main rst_no", false,-1);
        tracep->declBit(c+32416,"ariane_testharness i_rstgen_main init_no", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_rstgen_main i_rstgen_bypass NumRegs", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_rstgen_main i_rstgen_bypass clk_i", false,-1);
        tracep->declBit(c+2371,"ariane_testharness i_rstgen_main i_rstgen_bypass rst_ni", false,-1);
        tracep->declBit(c+2371,"ariane_testharness i_rstgen_main i_rstgen_bypass rst_test_mode_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_rstgen_main i_rstgen_bypass test_mode_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_rstgen_main i_rstgen_bypass rst_no", false,-1);
        tracep->declBit(c+32416,"ariane_testharness i_rstgen_main i_rstgen_bypass init_no", false,-1);
        tracep->declBit(c+2371,"ariane_testharness i_rstgen_main i_rstgen_bypass rst_n", false,-1);
        tracep->declBus(c+32417,"ariane_testharness i_rstgen_main i_rstgen_bypass synch_regs_q", false,-1, 3,0);
        tracep->declBus(c+32504,"ariane_testharness i_SimJTAG TICK_DELAY", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_SimJTAG clock", false,-1);
        tracep->declBit(c+32418,"ariane_testharness i_SimJTAG reset", false,-1);
        tracep->declBit(c+3,"ariane_testharness i_SimJTAG enable", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_SimJTAG init_done", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_SimJTAG jtag_TCK", false,-1);
        tracep->declBit(c+25290,"ariane_testharness i_SimJTAG jtag_TMS", false,-1);
        tracep->declBit(c+25291,"ariane_testharness i_SimJTAG jtag_TDI", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_SimJTAG jtag_TRSTn", false,-1);
        tracep->declBit(c+32411,"ariane_testharness i_SimJTAG jtag_TDO_data", false,-1);
        tracep->declBit(c+32412,"ariane_testharness i_SimJTAG jtag_TDO_driven", false,-1);
        tracep->declBus(c+25287,"ariane_testharness i_SimJTAG exit", false,-1, 31,0);
        tracep->declBus(c+25303,"ariane_testharness i_SimJTAG tickCounterReg", false,-1, 31,0);
        tracep->declBus(c+25304,"ariane_testharness i_SimJTAG tickCounterNxt", false,-1, 31,0);
        tracep->declBit(c+25305,"ariane_testharness i_SimJTAG r_reset", false,-1);
        tracep->declBus(c+4,"ariane_testharness i_SimJTAG random_bits", false,-1, 31,0);
        tracep->declBit(c+25306,"ariane_testharness i_SimJTAG init_done_sticky", false,-1);
        tracep->declBus(c+32505,"ariane_testharness i_dmi_jtag IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dmi_jtag testmode_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag dmi_rst_no", false,-1);
        tracep->declBus(c+25706,"ariane_testharness i_dmi_jtag dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness i_dmi_jtag dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness i_dmi_jtag dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+32245,"ariane_testharness i_dmi_jtag dmi_req_valid_o", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dmi_jtag dmi_req_ready_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dmi_jtag dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dmi_jtag dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+32246,"ariane_testharness i_dmi_jtag dmi_resp_ready_o", false,-1);
        tracep->declBit(c+32247,"ariane_testharness i_dmi_jtag dmi_resp_valid_i", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag tck_i", false,-1);
        tracep->declBit(c+25290,"ariane_testharness i_dmi_jtag tms_i", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag trst_ni", false,-1);
        tracep->declBit(c+25291,"ariane_testharness i_dmi_jtag td_i", false,-1);
        tracep->declBit(c+32411,"ariane_testharness i_dmi_jtag td_o", false,-1);
        tracep->declBit(c+32412,"ariane_testharness i_dmi_jtag tdo_oe_o", false,-1);
        tracep->declBit(c+32379,"ariane_testharness i_dmi_jtag test_logic_reset", false,-1);
        tracep->declBit(c+32380,"ariane_testharness i_dmi_jtag shift_dr", false,-1);
        tracep->declBit(c+32381,"ariane_testharness i_dmi_jtag update_dr", false,-1);
        tracep->declBit(c+32382,"ariane_testharness i_dmi_jtag capture_dr", false,-1);
        tracep->declBit(c+32356,"ariane_testharness i_dmi_jtag dmi_access", false,-1);
        tracep->declBit(c+32357,"ariane_testharness i_dmi_jtag dtmcs_select", false,-1);
        tracep->declBit(c+32358,"ariane_testharness i_dmi_jtag dmi_reset", false,-1);
        tracep->declBit(c+25291,"ariane_testharness i_dmi_jtag dmi_tdi", false,-1);
        tracep->declBit(c+32359,"ariane_testharness i_dmi_jtag dmi_tdo", false,-1);
        tracep->declBus(c+32221,"ariane_testharness i_dmi_jtag dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+32222,"ariane_testharness i_dmi_jtag dmi_req op", false,-1, 1,0);
        tracep->declBus(c+32223,"ariane_testharness i_dmi_jtag dmi_req data", false,-1, 31,0);
        tracep->declBit(c+32224,"ariane_testharness i_dmi_jtag dmi_req_ready", false,-1);
        tracep->declBit(c+32225,"ariane_testharness i_dmi_jtag dmi_req_valid", false,-1);
        tracep->declBus(c+32226,"ariane_testharness i_dmi_jtag dmi_resp data", false,-1, 31,0);
        tracep->declBus(c+32227,"ariane_testharness i_dmi_jtag dmi_resp resp", false,-1, 1,0);
        tracep->declBit(c+32228,"ariane_testharness i_dmi_jtag dmi_resp_valid", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_dmi_jtag dmi_resp_ready", false,-1);
        tracep->declBus(c+32383,"ariane_testharness i_dmi_jtag state_d", false,-1, 2,0);
        tracep->declBus(c+32229,"ariane_testharness i_dmi_jtag state_q", false,-1, 2,0);
        tracep->declQuad(c+32384,"ariane_testharness i_dmi_jtag dr_d", false,-1, 40,0);
        tracep->declQuad(c+32360,"ariane_testharness i_dmi_jtag dr_q", false,-1, 40,0);
        tracep->declBus(c+32386,"ariane_testharness i_dmi_jtag address_d", false,-1, 6,0);
        tracep->declBus(c+32230,"ariane_testharness i_dmi_jtag address_q", false,-1, 6,0);
        tracep->declBus(c+32387,"ariane_testharness i_dmi_jtag data_d", false,-1, 31,0);
        tracep->declBus(c+32231,"ariane_testharness i_dmi_jtag data_q", false,-1, 31,0);
        tracep->declBus(c+32362,"ariane_testharness i_dmi_jtag dmi address", false,-1, 6,0);
        tracep->declBus(c+32363,"ariane_testharness i_dmi_jtag dmi data", false,-1, 31,0);
        tracep->declBus(c+32364,"ariane_testharness i_dmi_jtag dmi op", false,-1, 1,0);
        tracep->declBit(c+32388,"ariane_testharness i_dmi_jtag error_dmi_busy", false,-1);
        tracep->declBus(c+32389,"ariane_testharness i_dmi_jtag error_d", false,-1, 1,0);
        tracep->declBus(c+32232,"ariane_testharness i_dmi_jtag error_q", false,-1, 1,0);
        tracep->declBus(c+32507,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+32505,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+25290,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+25291,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+32411,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+32412,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+32379,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+32380,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+32381,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+32382,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+32356,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+32357,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+32358,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+32232,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+25291,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+32359,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+32233,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+32390,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+32391,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+32365,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+32392,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+32366,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+32393,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+32394,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+32395,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+32396,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+32367,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+32368,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+32369,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+32397,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d zero1", false,-1, 31,18);
        tracep->declBit(c+32398,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d dmihardreset", false,-1);
        tracep->declBit(c+32399,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d dmireset", false,-1);
        tracep->declBit(c+32400,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d zero0", false,-1);
        tracep->declBus(c+32401,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d idle", false,-1, 14,12);
        tracep->declBus(c+32402,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d dmistat", false,-1, 11,10);
        tracep->declBus(c+32403,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d abits", false,-1, 9,4);
        tracep->declBus(c+32404,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_d version", false,-1, 3,0);
        tracep->declBus(c+32370,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q zero1", false,-1, 31,18);
        tracep->declBit(c+32371,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q dmihardreset", false,-1);
        tracep->declBit(c+32372,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q dmireset", false,-1);
        tracep->declBit(c+32373,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q zero0", false,-1);
        tracep->declBus(c+32374,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q idle", false,-1, 14,12);
        tracep->declBus(c+32375,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q dmistat", false,-1, 11,10);
        tracep->declBus(c+32376,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q abits", false,-1, 9,4);
        tracep->declBus(c+32377,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap dtmcs_q version", false,-1, 3,0);
        tracep->declBit(c+32405,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+32378,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+32419,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+25307,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+25307,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap tck_ni", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+25307,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_tck_inv clk_o", false,-1);
        tracep->declBit(c+25307,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk_sel_i", false,-1);
        tracep->declBit(c+25307,"ariane_testharness i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_cdc trst_ni", false,-1);
        tracep->declBus(c+32221,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+32222,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+32223,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+32224,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+32225,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declBus(c+32226,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+32227,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+32228,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_dmi_jtag i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag i_dmi_cdc rst_ni", false,-1);
        tracep->declBus(c+25706,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+32245,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+32246,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+32247,"ariane_testharness i_dmi_jtag i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_rst_ni", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_clk_i", false,-1);
        tracep->declBus(c+32221,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_data_i addr", false,-1, 6,0);
        tracep->declBus(c+32222,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_data_i op", false,-1, 1,0);
        tracep->declBus(c+32223,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_data_i data", false,-1, 31,0);
        tracep->declBit(c+32225,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_valid_i", false,-1);
        tracep->declBit(c+32224,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req src_ready_o", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_rst_ni", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_clk_i", false,-1);
        tracep->declBus(c+25706,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_data_o addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_data_o op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_data_o data", false,-1, 31,0);
        tracep->declBit(c+32245,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_valid_o", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req dst_ready_i", false,-1);
        tracep->declBit(c+32234,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req async_req", false,-1);
        tracep->declBit(c+32250,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req async_ack", false,-1);
        tracep->declBus(c+32235,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req async_data addr", false,-1, 6,0);
        tracep->declBus(c+32236,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req async_data op", false,-1, 1,0);
        tracep->declBus(c+32237,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req async_data data", false,-1, 31,0);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src rst_ni", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src clk_i", false,-1);
        tracep->declBus(c+32221,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_i addr", false,-1, 6,0);
        tracep->declBus(c+32222,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_i op", false,-1, 1,0);
        tracep->declBus(c+32223,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_i data", false,-1, 31,0);
        tracep->declBit(c+32225,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src valid_i", false,-1);
        tracep->declBit(c+32224,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src ready_o", false,-1);
        tracep->declBit(c+32234,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_req_o", false,-1);
        tracep->declBit(c+32250,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_ack_i", false,-1);
        tracep->declBus(c+32235,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_data_o addr", false,-1, 6,0);
        tracep->declBus(c+32236,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_data_o op", false,-1, 1,0);
        tracep->declBus(c+32237,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_data_o data", false,-1, 31,0);
        tracep->declBit(c+32234,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src req_src_q", false,-1);
        tracep->declBit(c+32238,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src ack_src_q", false,-1);
        tracep->declBit(c+32239,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src ack_q", false,-1);
        tracep->declBus(c+32235,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_src_q addr", false,-1, 6,0);
        tracep->declBus(c+32236,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_src_q op", false,-1, 1,0);
        tracep->declBus(c+32237,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_src_q data", false,-1, 31,0);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst rst_ni", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst clk_i", false,-1);
        tracep->declBus(c+25706,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_o addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_o op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_o data", false,-1, 31,0);
        tracep->declBit(c+32245,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst valid_o", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst ready_i", false,-1);
        tracep->declBit(c+32234,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_req_i", false,-1);
        tracep->declBit(c+32250,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_ack_o", false,-1);
        tracep->declBus(c+32235,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_data_i addr", false,-1, 6,0);
        tracep->declBus(c+32236,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_data_i op", false,-1, 1,0);
        tracep->declBus(c+32237,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_data_i data", false,-1, 31,0);
        tracep->declBit(c+25759,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_dst_q", false,-1);
        tracep->declBit(c+25760,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_q0", false,-1);
        tracep->declBit(c+25761,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_q1", false,-1);
        tracep->declBit(c+32250,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst ack_dst_q", false,-1);
        tracep->declBus(c+25706,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_dst_q addr", false,-1, 6,0);
        tracep->declBus(c+25707,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_dst_q op", false,-1, 1,0);
        tracep->declBus(c+25708,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_dst_q data", false,-1, 31,0);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_rst_ni", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_clk_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_data_i data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_data_i resp", false,-1, 1,0);
        tracep->declBit(c+32247,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_valid_i", false,-1);
        tracep->declBit(c+32246,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp src_ready_o", false,-1);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_rst_ni", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_clk_i", false,-1);
        tracep->declBus(c+32226,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_data_o data", false,-1, 31,0);
        tracep->declBus(c+32227,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_data_o resp", false,-1, 1,0);
        tracep->declBit(c+32228,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_valid_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp dst_ready_i", false,-1);
        tracep->declBit(c+32251,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp async_req", false,-1);
        tracep->declBit(c+32240,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp async_ack", false,-1);
        tracep->declBus(c+32252,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp async_data data", false,-1, 31,0);
        tracep->declBus(c+32253,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp async_data resp", false,-1, 1,0);
        tracep->declBit(c+32408,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src rst_ni", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src clk_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_i data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_i resp", false,-1, 1,0);
        tracep->declBit(c+32247,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src valid_i", false,-1);
        tracep->declBit(c+32246,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ready_o", false,-1);
        tracep->declBit(c+32251,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_req_o", false,-1);
        tracep->declBit(c+32240,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_ack_i", false,-1);
        tracep->declBus(c+32252,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_data_o data", false,-1, 31,0);
        tracep->declBus(c+32253,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_data_o resp", false,-1, 1,0);
        tracep->declBit(c+32251,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src req_src_q", false,-1);
        tracep->declBit(c+25762,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ack_src_q", false,-1);
        tracep->declBit(c+25763,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ack_q", false,-1);
        tracep->declBus(c+32252,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_src_q data", false,-1, 31,0);
        tracep->declBus(c+32253,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_src_q resp", false,-1, 1,0);
        tracep->declBit(c+25292,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst rst_ni", false,-1);
        tracep->declBit(c+25289,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst clk_i", false,-1);
        tracep->declBus(c+32226,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_o data", false,-1, 31,0);
        tracep->declBus(c+32227,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_o resp", false,-1, 1,0);
        tracep->declBit(c+32228,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst valid_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst ready_i", false,-1);
        tracep->declBit(c+32251,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_req_i", false,-1);
        tracep->declBit(c+32240,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_ack_o", false,-1);
        tracep->declBus(c+32252,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_data_i data", false,-1, 31,0);
        tracep->declBus(c+32253,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_data_i resp", false,-1, 1,0);
        tracep->declBit(c+32241,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_dst_q", false,-1);
        tracep->declBit(c+32242,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_q0", false,-1);
        tracep->declBit(c+32243,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_q1", false,-1);
        tracep->declBit(c+32240,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst ack_dst_q", false,-1);
        tracep->declBus(c+32226,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_dst_q data", false,-1, 31,0);
        tracep->declBus(c+32227,"ariane_testharness i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_dst_q resp", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top NrHarts", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_top BusWidth", false,-1, 31,0);
        tracep->declBus(c+32508,"ariane_testharness i_dm_top DmBaseAddress", false,-1, 31,0);
        tracep->declBus(c+32509,"ariane_testharness i_dm_top SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_dm_top ReadByteEnable", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top testmode_i", false,-1);
        tracep->declBit(c+25701,"ariane_testharness i_dm_top ndmreset_o", false,-1);
        tracep->declBit(c+25764,"ariane_testharness i_dm_top dmactive_o", false,-1);
        tracep->declBus(c+25712,"ariane_testharness i_dm_top debug_req_o", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_dm_top unavailable_i", false,-1, 0,0);
        tracep->declBus(c+32510,"ariane_testharness i_dm_top hartinfo_i(0) zero1", false,-1, 31,24);
        tracep->declBus(c+32511,"ariane_testharness i_dm_top hartinfo_i(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+32512,"ariane_testharness i_dm_top hartinfo_i(0) zero0", false,-1, 19,17);
        tracep->declBit(c+32513,"ariane_testharness i_dm_top hartinfo_i(0) dataaccess", false,-1);
        tracep->declBus(c+32514,"ariane_testharness i_dm_top hartinfo_i(0) datasize", false,-1, 15,12);
        tracep->declBus(c+32515,"ariane_testharness i_dm_top hartinfo_i(0) dataaddr", false,-1, 11,0);
        tracep->declBit(c+2194,"ariane_testharness i_dm_top slave_req_i", false,-1);
        tracep->declBit(c+2195,"ariane_testharness i_dm_top slave_we_i", false,-1);
        tracep->declQuad(c+2196,"ariane_testharness i_dm_top slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+2198,"ariane_testharness i_dm_top slave_be_i", false,-1, 7,0);
        tracep->declQuad(c+2199,"ariane_testharness i_dm_top slave_wdata_i", false,-1, 63,0);
        tracep->declQuad(c+32414,"ariane_testharness i_dm_top slave_rdata_o", false,-1, 63,0);
        tracep->declBit(c+25750,"ariane_testharness i_dm_top master_req_o", false,-1);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top master_add_o", false,-1, 63,0);
        tracep->declBit(c+25753,"ariane_testharness i_dm_top master_we_o", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top master_wdata_o", false,-1, 63,0);
        tracep->declBus(c+25756,"ariane_testharness i_dm_top master_be_o", false,-1, 7,0);
        tracep->declBit(c+2201,"ariane_testharness i_dm_top master_gnt_i", false,-1);
        tracep->declBit(c+2202,"ariane_testharness i_dm_top master_r_valid_i", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness i_dm_top master_r_rdata_i", false,-1, 63,0);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top dmi_rst_ni", false,-1);
        tracep->declBit(c+32244,"ariane_testharness i_dm_top dmi_req_valid_i", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dm_top dmi_req_ready_o", false,-1);
        tracep->declBus(c+25709,"ariane_testharness i_dm_top dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+25710,"ariane_testharness i_dm_top dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+25711,"ariane_testharness i_dm_top dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+25704,"ariane_testharness i_dm_top dmi_resp_valid_o", false,-1);
        tracep->declBit(c+32413,"ariane_testharness i_dm_top dmi_resp_ready_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dm_top dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dm_top dmi_resp_o resp", false,-1, 1,0);
        tracep->declBus(c+25765,"ariane_testharness i_dm_top halted", false,-1, 0,0);
        tracep->declBus(c+25766,"ariane_testharness i_dm_top resumeack", false,-1, 0,0);
        tracep->declBus(c+25712,"ariane_testharness i_dm_top haltreq", false,-1, 0,0);
        tracep->declBus(c+25767,"ariane_testharness i_dm_top resumereq", false,-1, 0,0);
        tracep->declBit(c+32254,"ariane_testharness i_dm_top clear_resumeack", false,-1);
        tracep->declBit(c+25768,"ariane_testharness i_dm_top cmd_valid", false,-1);
        tracep->declBus(c+25769,"ariane_testharness i_dm_top cmd cmdtype", false,-1, 7,0);
        tracep->declBus(c+25770,"ariane_testharness i_dm_top cmd control", false,-1, 23,0);
        tracep->declBit(c+2372,"ariane_testharness i_dm_top cmderror_valid", false,-1);
        tracep->declBus(c+2373,"ariane_testharness i_dm_top cmderror", false,-1, 2,0);
        tracep->declBit(c+25771,"ariane_testharness i_dm_top cmdbusy", false,-1);
        tracep->declBus(c+25772,"ariane_testharness i_dm_top progbuf(0)", false,-1, 31,0);
        tracep->declBus(c+25773,"ariane_testharness i_dm_top progbuf(1)", false,-1, 31,0);
        tracep->declBus(c+25774,"ariane_testharness i_dm_top progbuf(2)", false,-1, 31,0);
        tracep->declBus(c+25775,"ariane_testharness i_dm_top progbuf(3)", false,-1, 31,0);
        tracep->declBus(c+25776,"ariane_testharness i_dm_top progbuf(4)", false,-1, 31,0);
        tracep->declBus(c+25777,"ariane_testharness i_dm_top progbuf(5)", false,-1, 31,0);
        tracep->declBus(c+25778,"ariane_testharness i_dm_top progbuf(6)", false,-1, 31,0);
        tracep->declBus(c+25779,"ariane_testharness i_dm_top progbuf(7)", false,-1, 31,0);
        tracep->declBus(c+25780,"ariane_testharness i_dm_top data_csrs_mem(0)", false,-1, 31,0);
        tracep->declBus(c+25781,"ariane_testharness i_dm_top data_csrs_mem(1)", false,-1, 31,0);
        tracep->declBus(c+2374,"ariane_testharness i_dm_top data_mem_csrs(0)", false,-1, 31,0);
        tracep->declBus(c+2375,"ariane_testharness i_dm_top data_mem_csrs(1)", false,-1, 31,0);
        tracep->declBit(c+2376,"ariane_testharness i_dm_top data_valid", false,-1);
        tracep->declBus(c+25782,"ariane_testharness i_dm_top hartsel", false,-1, 19,0);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top sbaddress_csrs_sba", false,-1, 63,0);
        tracep->declQuad(c+2377,"ariane_testharness i_dm_top sbaddress_sba_csrs", false,-1, 63,0);
        tracep->declBit(c+32255,"ariane_testharness i_dm_top sbaddress_write_valid", false,-1);
        tracep->declBit(c+25783,"ariane_testharness i_dm_top sbreadonaddr", false,-1);
        tracep->declBit(c+25784,"ariane_testharness i_dm_top sbautoincrement", false,-1);
        tracep->declBus(c+25785,"ariane_testharness i_dm_top sbaccess", false,-1, 2,0);
        tracep->declBit(c+25786,"ariane_testharness i_dm_top sbreadondata", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top sbdata_write", false,-1, 63,0);
        tracep->declBit(c+32256,"ariane_testharness i_dm_top sbdata_read_valid", false,-1);
        tracep->declBit(c+32257,"ariane_testharness i_dm_top sbdata_write_valid", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness i_dm_top sbdata_read", false,-1, 63,0);
        tracep->declBit(c+2202,"ariane_testharness i_dm_top sbdata_valid", false,-1);
        tracep->declBit(c+25787,"ariane_testharness i_dm_top sbbusy", false,-1);
        tracep->declBit(c+25788,"ariane_testharness i_dm_top sberror_valid", false,-1);
        tracep->declBus(c+25789,"ariane_testharness i_dm_top sberror", false,-1, 2,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_top i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+32509,"ariane_testharness i_dm_top i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+32244,"ariane_testharness i_dm_top i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+25703,"ariane_testharness i_dm_top i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declBus(c+25709,"ariane_testharness i_dm_top i_dm_csrs dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+25710,"ariane_testharness i_dm_top i_dm_csrs dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+25711,"ariane_testharness i_dm_top i_dm_csrs dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+25704,"ariane_testharness i_dm_top i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+32413,"ariane_testharness i_dm_top i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declBus(c+32248,"ariane_testharness i_dm_top i_dm_csrs dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+32249,"ariane_testharness i_dm_top i_dm_csrs dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+25701,"ariane_testharness i_dm_top i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+25764,"ariane_testharness i_dm_top i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+32510,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) zero1", false,-1, 31,24);
        tracep->declBus(c+32511,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+32512,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) zero0", false,-1, 19,17);
        tracep->declBit(c+32513,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) dataaccess", false,-1);
        tracep->declBus(c+32514,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) datasize", false,-1, 15,12);
        tracep->declBus(c+32515,"ariane_testharness i_dm_top i_dm_csrs hartinfo_i(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+25765,"ariane_testharness i_dm_top i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_dm_top i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+25766,"ariane_testharness i_dm_top i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+25782,"ariane_testharness i_dm_top i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+25712,"ariane_testharness i_dm_top i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+25767,"ariane_testharness i_dm_top i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+32254,"ariane_testharness i_dm_top i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+25768,"ariane_testharness i_dm_top i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+25769,"ariane_testharness i_dm_top i_dm_csrs cmd_o cmdtype", false,-1, 7,0);
        tracep->declBus(c+25770,"ariane_testharness i_dm_top i_dm_csrs cmd_o control", false,-1, 23,0);
        tracep->declBit(c+2372,"ariane_testharness i_dm_top i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+2373,"ariane_testharness i_dm_top i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+25771,"ariane_testharness i_dm_top i_dm_csrs cmdbusy_i", false,-1);
        tracep->declBus(c+25772,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(0)", false,-1, 31,0);
        tracep->declBus(c+25773,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(1)", false,-1, 31,0);
        tracep->declBus(c+25774,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(2)", false,-1, 31,0);
        tracep->declBus(c+25775,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(3)", false,-1, 31,0);
        tracep->declBus(c+25776,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(4)", false,-1, 31,0);
        tracep->declBus(c+25777,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(5)", false,-1, 31,0);
        tracep->declBus(c+25778,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(6)", false,-1, 31,0);
        tracep->declBus(c+25779,"ariane_testharness i_dm_top i_dm_csrs progbuf_o(7)", false,-1, 31,0);
        tracep->declBus(c+25780,"ariane_testharness i_dm_top i_dm_csrs data_o(0)", false,-1, 31,0);
        tracep->declBus(c+25781,"ariane_testharness i_dm_top i_dm_csrs data_o(1)", false,-1, 31,0);
        tracep->declBus(c+2374,"ariane_testharness i_dm_top i_dm_csrs data_i(0)", false,-1, 31,0);
        tracep->declBus(c+2375,"ariane_testharness i_dm_top i_dm_csrs data_i(1)", false,-1, 31,0);
        tracep->declBit(c+2376,"ariane_testharness i_dm_top i_dm_csrs data_valid_i", false,-1);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top i_dm_csrs sbaddress_o", false,-1, 63,0);
        tracep->declQuad(c+2377,"ariane_testharness i_dm_top i_dm_csrs sbaddress_i", false,-1, 63,0);
        tracep->declBit(c+32255,"ariane_testharness i_dm_top i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+25783,"ariane_testharness i_dm_top i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+25784,"ariane_testharness i_dm_top i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+25785,"ariane_testharness i_dm_top i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+25786,"ariane_testharness i_dm_top i_dm_csrs sbreadondata_o", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top i_dm_csrs sbdata_o", false,-1, 63,0);
        tracep->declBit(c+32256,"ariane_testharness i_dm_top i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+32257,"ariane_testharness i_dm_top i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness i_dm_top i_dm_csrs sbdata_i", false,-1, 63,0);
        tracep->declBit(c+2202,"ariane_testharness i_dm_top i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+25787,"ariane_testharness i_dm_top i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+25788,"ariane_testharness i_dm_top i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+25789,"ariane_testharness i_dm_top i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_dm_top i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+25790,"ariane_testharness i_dm_top i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBit(c+25791,"ariane_testharness i_dm_top i_dm_csrs resp_queue_full", false,-1);
        tracep->declBit(c+25792,"ariane_testharness i_dm_top i_dm_csrs resp_queue_empty", false,-1);
        tracep->declBit(c+32258,"ariane_testharness i_dm_top i_dm_csrs resp_queue_push", false,-1);
        tracep->declBit(c+32259,"ariane_testharness i_dm_top i_dm_csrs resp_queue_pop", false,-1);
        tracep->declBus(c+32260,"ariane_testharness i_dm_top i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+32517,"ariane_testharness i_dm_top i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+32518,"ariane_testharness i_dm_top i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+25793,"ariane_testharness i_dm_top i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+25794,"ariane_testharness i_dm_top i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+25795,"ariane_testharness i_dm_top i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+25796,"ariane_testharness i_dm_top i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+25797,"ariane_testharness i_dm_top i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+25798,"ariane_testharness i_dm_top i_dm_csrs halted_reshaped0(0)", false,-1, 31,0);
        tracep->declBus(c+25799,"ariane_testharness i_dm_top i_dm_csrs halted_reshaped1(0)", false,-1, 31,0);
        tracep->declBus(c+25800,"ariane_testharness i_dm_top i_dm_csrs halted_reshaped2(0)", false,-1, 31,0);
        tracep->declBus(c+25801,"ariane_testharness i_dm_top i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+25802,"ariane_testharness i_dm_top i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+25803,"ariane_testharness i_dm_top i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+25804,"ariane_testharness i_dm_top i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+25805,"ariane_testharness i_dm_top i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+25806,"ariane_testharness i_dm_top i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+32261,"ariane_testharness i_dm_top i_dm_csrs dmstatus zero1", false,-1, 31,23);
        tracep->declBit(c+32262,"ariane_testharness i_dm_top i_dm_csrs dmstatus impebreak", false,-1);
        tracep->declBus(c+32263,"ariane_testharness i_dm_top i_dm_csrs dmstatus zero0", false,-1, 21,20);
        tracep->declBit(c+32264,"ariane_testharness i_dm_top i_dm_csrs dmstatus allhavereset", false,-1);
        tracep->declBit(c+32265,"ariane_testharness i_dm_top i_dm_csrs dmstatus anyhavereset", false,-1);
        tracep->declBit(c+32266,"ariane_testharness i_dm_top i_dm_csrs dmstatus allresumeack", false,-1);
        tracep->declBit(c+32267,"ariane_testharness i_dm_top i_dm_csrs dmstatus anyresumeack", false,-1);
        tracep->declBit(c+32268,"ariane_testharness i_dm_top i_dm_csrs dmstatus allnonexistent", false,-1);
        tracep->declBit(c+32269,"ariane_testharness i_dm_top i_dm_csrs dmstatus anynonexistent", false,-1);
        tracep->declBit(c+32270,"ariane_testharness i_dm_top i_dm_csrs dmstatus allunavail", false,-1);
        tracep->declBit(c+32271,"ariane_testharness i_dm_top i_dm_csrs dmstatus anyunavail", false,-1);
        tracep->declBit(c+32272,"ariane_testharness i_dm_top i_dm_csrs dmstatus allrunning", false,-1);
        tracep->declBit(c+32273,"ariane_testharness i_dm_top i_dm_csrs dmstatus anyrunning", false,-1);
        tracep->declBit(c+32274,"ariane_testharness i_dm_top i_dm_csrs dmstatus allhalted", false,-1);
        tracep->declBit(c+32275,"ariane_testharness i_dm_top i_dm_csrs dmstatus anyhalted", false,-1);
        tracep->declBit(c+32276,"ariane_testharness i_dm_top i_dm_csrs dmstatus authenticated", false,-1);
        tracep->declBit(c+32277,"ariane_testharness i_dm_top i_dm_csrs dmstatus authbusy", false,-1);
        tracep->declBit(c+32278,"ariane_testharness i_dm_top i_dm_csrs dmstatus hasresethaltreq", false,-1);
        tracep->declBit(c+32279,"ariane_testharness i_dm_top i_dm_csrs dmstatus devtreevalid", false,-1);
        tracep->declBus(c+32280,"ariane_testharness i_dm_top i_dm_csrs dmstatus version", false,-1, 3,0);
        tracep->declBit(c+32281,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d haltreq", false,-1);
        tracep->declBit(c+32282,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d resumereq", false,-1);
        tracep->declBit(c+32283,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d hartreset", false,-1);
        tracep->declBit(c+32284,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d ackhavereset", false,-1);
        tracep->declBit(c+32285,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d zero1", false,-1);
        tracep->declBit(c+32286,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d hasel", false,-1);
        tracep->declBus(c+32287,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d hartsello", false,-1, 25,16);
        tracep->declBus(c+32288,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d hartselhi", false,-1, 15,6);
        tracep->declBus(c+32289,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d zero0", false,-1, 5,4);
        tracep->declBit(c+32290,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d setresethaltreq", false,-1);
        tracep->declBit(c+32291,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d clrresethaltreq", false,-1);
        tracep->declBit(c+32292,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d ndmreset", false,-1);
        tracep->declBit(c+32293,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_d dmactive", false,-1);
        tracep->declBit(c+25807,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q haltreq", false,-1);
        tracep->declBit(c+25808,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q resumereq", false,-1);
        tracep->declBit(c+25809,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q hartreset", false,-1);
        tracep->declBit(c+25810,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q ackhavereset", false,-1);
        tracep->declBit(c+25811,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q zero1", false,-1);
        tracep->declBit(c+25812,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q hasel", false,-1);
        tracep->declBus(c+25813,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q hartsello", false,-1, 25,16);
        tracep->declBus(c+25814,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q hartselhi", false,-1, 15,6);
        tracep->declBus(c+25815,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q zero0", false,-1, 5,4);
        tracep->declBit(c+25816,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q setresethaltreq", false,-1);
        tracep->declBit(c+25817,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q clrresethaltreq", false,-1);
        tracep->declBit(c+25818,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q ndmreset", false,-1);
        tracep->declBit(c+25819,"ariane_testharness i_dm_top i_dm_csrs dmcontrol_q dmactive", false,-1);
        tracep->declBus(c+32294,"ariane_testharness i_dm_top i_dm_csrs abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+32295,"ariane_testharness i_dm_top i_dm_csrs abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+32296,"ariane_testharness i_dm_top i_dm_csrs abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+32297,"ariane_testharness i_dm_top i_dm_csrs abstractcs busy", false,-1);
        tracep->declBit(c+32298,"ariane_testharness i_dm_top i_dm_csrs abstractcs zero1", false,-1);
        tracep->declBus(c+32299,"ariane_testharness i_dm_top i_dm_csrs abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+32300,"ariane_testharness i_dm_top i_dm_csrs abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+32301,"ariane_testharness i_dm_top i_dm_csrs abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+2379,"ariane_testharness i_dm_top i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+25820,"ariane_testharness i_dm_top i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+32302,"ariane_testharness i_dm_top i_dm_csrs command_d cmdtype", false,-1, 7,0);
        tracep->declBus(c+32303,"ariane_testharness i_dm_top i_dm_csrs command_d control", false,-1, 23,0);
        tracep->declBus(c+25769,"ariane_testharness i_dm_top i_dm_csrs command_q cmdtype", false,-1, 7,0);
        tracep->declBus(c+25770,"ariane_testharness i_dm_top i_dm_csrs command_q control", false,-1, 23,0);
        tracep->declBit(c+32304,"ariane_testharness i_dm_top i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+25768,"ariane_testharness i_dm_top i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+32305,"ariane_testharness i_dm_top i_dm_csrs abstractauto_d autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+32306,"ariane_testharness i_dm_top i_dm_csrs abstractauto_d zero0", false,-1, 15,12);
        tracep->declBus(c+32307,"ariane_testharness i_dm_top i_dm_csrs abstractauto_d autoexecdata", false,-1, 11,0);
        tracep->declBus(c+25821,"ariane_testharness i_dm_top i_dm_csrs abstractauto_q autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+25822,"ariane_testharness i_dm_top i_dm_csrs abstractauto_q zero0", false,-1, 15,12);
        tracep->declBus(c+25823,"ariane_testharness i_dm_top i_dm_csrs abstractauto_q autoexecdata", false,-1, 11,0);
        tracep->declBus(c+32308,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbversion", false,-1, 31,29);
        tracep->declBus(c+32309,"ariane_testharness i_dm_top i_dm_csrs sbcs_d zero0", false,-1, 28,23);
        tracep->declBit(c+32310,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbbusyerror", false,-1);
        tracep->declBit(c+32311,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbbusy", false,-1);
        tracep->declBit(c+32312,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbreadonaddr", false,-1);
        tracep->declBus(c+32313,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess", false,-1, 19,17);
        tracep->declBit(c+32314,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbautoincrement", false,-1);
        tracep->declBit(c+32315,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbreadondata", false,-1);
        tracep->declBus(c+32316,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sberror", false,-1, 14,12);
        tracep->declBus(c+32317,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbasize", false,-1, 11,5);
        tracep->declBit(c+32318,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess128", false,-1);
        tracep->declBit(c+32319,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess64", false,-1);
        tracep->declBit(c+32320,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess32", false,-1);
        tracep->declBit(c+32321,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess16", false,-1);
        tracep->declBit(c+32322,"ariane_testharness i_dm_top i_dm_csrs sbcs_d sbaccess8", false,-1);
        tracep->declBus(c+25824,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbversion", false,-1, 31,29);
        tracep->declBus(c+25825,"ariane_testharness i_dm_top i_dm_csrs sbcs_q zero0", false,-1, 28,23);
        tracep->declBit(c+25826,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbbusyerror", false,-1);
        tracep->declBit(c+25827,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbbusy", false,-1);
        tracep->declBit(c+25828,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbreadonaddr", false,-1);
        tracep->declBus(c+25829,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess", false,-1, 19,17);
        tracep->declBit(c+25830,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbautoincrement", false,-1);
        tracep->declBit(c+25831,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbreadondata", false,-1);
        tracep->declBus(c+25832,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sberror", false,-1, 14,12);
        tracep->declBus(c+25833,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbasize", false,-1, 11,5);
        tracep->declBit(c+25834,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess128", false,-1);
        tracep->declBit(c+25835,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess64", false,-1);
        tracep->declBit(c+25836,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess32", false,-1);
        tracep->declBit(c+25837,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess16", false,-1);
        tracep->declBit(c+25838,"ariane_testharness i_dm_top i_dm_csrs sbcs_q sbaccess8", false,-1);
        tracep->declQuad(c+2380,"ariane_testharness i_dm_top i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+2382,"ariane_testharness i_dm_top i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+32323,"ariane_testharness i_dm_top i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+25839,"ariane_testharness i_dm_top i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declBus(c+32324,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(0)", false,-1, 31,0);
        tracep->declBus(c+32325,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(1)", false,-1, 31,0);
        tracep->declBus(c+32326,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(2)", false,-1, 31,0);
        tracep->declBus(c+32327,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(3)", false,-1, 31,0);
        tracep->declBus(c+32328,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(4)", false,-1, 31,0);
        tracep->declBus(c+32329,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(5)", false,-1, 31,0);
        tracep->declBus(c+32330,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(6)", false,-1, 31,0);
        tracep->declBus(c+32331,"ariane_testharness i_dm_top i_dm_csrs progbuf_d(7)", false,-1, 31,0);
        tracep->declBus(c+25772,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(0)", false,-1, 31,0);
        tracep->declBus(c+25773,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(1)", false,-1, 31,0);
        tracep->declBus(c+25774,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(2)", false,-1, 31,0);
        tracep->declBus(c+25775,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(3)", false,-1, 31,0);
        tracep->declBus(c+25776,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(4)", false,-1, 31,0);
        tracep->declBus(c+25777,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(5)", false,-1, 31,0);
        tracep->declBus(c+25778,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(6)", false,-1, 31,0);
        tracep->declBus(c+25779,"ariane_testharness i_dm_top i_dm_csrs progbuf_q(7)", false,-1, 31,0);
        tracep->declBus(c+2384,"ariane_testharness i_dm_top i_dm_csrs data_d(0)", false,-1, 31,0);
        tracep->declBus(c+2385,"ariane_testharness i_dm_top i_dm_csrs data_d(1)", false,-1, 31,0);
        tracep->declBus(c+25780,"ariane_testharness i_dm_top i_dm_csrs data_q(0)", false,-1, 31,0);
        tracep->declBus(c+25781,"ariane_testharness i_dm_top i_dm_csrs data_q(1)", false,-1, 31,0);
        tracep->declBus(c+25840,"ariane_testharness i_dm_top i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+32332,"ariane_testharness i_dm_top i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+25841,"ariane_testharness i_dm_top i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+25842,"ariane_testharness i_dm_top i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+32519,"ariane_testharness i_dm_top i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+25843,"ariane_testharness i_dm_top i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declBus(c+5,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) zero1", false,-1, 31,24);
        tracep->declBus(c+6,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+7,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) zero0", false,-1, 19,17);
        tracep->declBit(c+8,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) dataaccess", false,-1);
        tracep->declBus(c+9,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) datasize", false,-1, 15,12);
        tracep->declBus(c+10,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+11,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) zero1", false,-1, 31,24);
        tracep->declBus(c+12,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) nscratch", false,-1, 23,20);
        tracep->declBus(c+13,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) zero0", false,-1, 19,17);
        tracep->declBit(c+14,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) dataaccess", false,-1);
        tracep->declBus(c+15,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) datasize", false,-1, 15,12);
        tracep->declBus(c+16,"ariane_testharness i_dm_top i_dm_csrs hartinfo_aligned(1) dataaddr", false,-1, 11,0);
        tracep->declBus(c+25844,"ariane_testharness i_dm_top i_dm_csrs dm_csr_addr", false,-1, 7,0);
        tracep->declBus(c+32333,"ariane_testharness i_dm_top i_dm_csrs sbcs sbversion", false,-1, 31,29);
        tracep->declBus(c+32334,"ariane_testharness i_dm_top i_dm_csrs sbcs zero0", false,-1, 28,23);
        tracep->declBit(c+32335,"ariane_testharness i_dm_top i_dm_csrs sbcs sbbusyerror", false,-1);
        tracep->declBit(c+32336,"ariane_testharness i_dm_top i_dm_csrs sbcs sbbusy", false,-1);
        tracep->declBit(c+32337,"ariane_testharness i_dm_top i_dm_csrs sbcs sbreadonaddr", false,-1);
        tracep->declBus(c+32338,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess", false,-1, 19,17);
        tracep->declBit(c+32339,"ariane_testharness i_dm_top i_dm_csrs sbcs sbautoincrement", false,-1);
        tracep->declBit(c+32340,"ariane_testharness i_dm_top i_dm_csrs sbcs sbreadondata", false,-1);
        tracep->declBus(c+32341,"ariane_testharness i_dm_top i_dm_csrs sbcs sberror", false,-1, 14,12);
        tracep->declBus(c+32342,"ariane_testharness i_dm_top i_dm_csrs sbcs sbasize", false,-1, 11,5);
        tracep->declBit(c+32343,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess128", false,-1);
        tracep->declBit(c+32344,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess64", false,-1);
        tracep->declBit(c+32345,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess32", false,-1);
        tracep->declBit(c+32346,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess16", false,-1);
        tracep->declBit(c+32347,"ariane_testharness i_dm_top i_dm_csrs sbcs sbaccess8", false,-1);
        tracep->declBus(c+2386,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+2387,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+2388,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+2389,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs busy", false,-1);
        tracep->declBit(c+2390,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs zero1", false,-1);
        tracep->declBus(c+2391,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+2392,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+2393,"ariane_testharness i_dm_top i_dm_csrs a_abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+25845,"ariane_testharness i_dm_top i_dm_csrs autoexecdata_idx", false,-1, 3,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_dm_top i_dm_csrs i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_dm_top i_dm_csrs i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_dm_top i_dm_csrs i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top i_dm_csrs i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top i_dm_csrs i_fifo testmode_i", false,-1);
        tracep->declBit(c+25791,"ariane_testharness i_dm_top i_dm_csrs i_fifo full_o", false,-1);
        tracep->declBit(c+25792,"ariane_testharness i_dm_top i_dm_csrs i_fifo empty_o", false,-1);
        tracep->declBit(c+25846,"ariane_testharness i_dm_top i_dm_csrs i_fifo alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_dm_top i_dm_csrs i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+32260,"ariane_testharness i_dm_top i_dm_csrs i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+32258,"ariane_testharness i_dm_top i_dm_csrs i_fifo push_i", false,-1);
        tracep->declBus(c+25847,"ariane_testharness i_dm_top i_dm_csrs i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+32259,"ariane_testharness i_dm_top i_dm_csrs i_fifo pop_i", false,-1);
        tracep->declBus(c+25848,"ariane_testharness i_dm_top i_dm_csrs i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+25791,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+25792,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+25848,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+32260,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 data_i", false,-1, 31,0);
        tracep->declBit(c+32258,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+25847,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 data_o", false,-1, 31,0);
        tracep->declBit(c+32259,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+32348,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+32349,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25849,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+32350,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25850,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+32351,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+25851,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+32352,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_n(0)", false,-1, 31,0);
        tracep->declBus(c+32353,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_n(1)", false,-1, 31,0);
        tracep->declBus(c+25852,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_q(0)", false,-1, 31,0);
        tracep->declBus(c+25853,"ariane_testharness i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_q(1)", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_top i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_dm_top i_dm_sba ReadByteEnable", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_sba clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+25764,"ariane_testharness i_dm_top i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+25750,"ariane_testharness i_dm_top i_dm_sba master_req_o", false,-1);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top i_dm_sba master_add_o", false,-1, 63,0);
        tracep->declBit(c+25753,"ariane_testharness i_dm_top i_dm_sba master_we_o", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top i_dm_sba master_wdata_o", false,-1, 63,0);
        tracep->declBus(c+25756,"ariane_testharness i_dm_top i_dm_sba master_be_o", false,-1, 7,0);
        tracep->declBit(c+2201,"ariane_testharness i_dm_top i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+2202,"ariane_testharness i_dm_top i_dm_sba master_r_valid_i", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness i_dm_top i_dm_sba master_r_rdata_i", false,-1, 63,0);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top i_dm_sba sbaddress_i", false,-1, 63,0);
        tracep->declBit(c+32255,"ariane_testharness i_dm_top i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+25783,"ariane_testharness i_dm_top i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declQuad(c+2377,"ariane_testharness i_dm_top i_dm_sba sbaddress_o", false,-1, 63,0);
        tracep->declBit(c+25784,"ariane_testharness i_dm_top i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+25785,"ariane_testharness i_dm_top i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+25786,"ariane_testharness i_dm_top i_dm_sba sbreadondata_i", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_top i_dm_sba sbdata_i", false,-1, 63,0);
        tracep->declBit(c+32256,"ariane_testharness i_dm_top i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+32257,"ariane_testharness i_dm_top i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declQuad(c+25757,"ariane_testharness i_dm_top i_dm_sba sbdata_o", false,-1, 63,0);
        tracep->declBit(c+2202,"ariane_testharness i_dm_top i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+25787,"ariane_testharness i_dm_top i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+25788,"ariane_testharness i_dm_top i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+25789,"ariane_testharness i_dm_top i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+2394,"ariane_testharness i_dm_top i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+25854,"ariane_testharness i_dm_top i_dm_sba state_q", false,-1, 2,0);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_top i_dm_sba address", false,-1, 63,0);
        tracep->declBit(c+25750,"ariane_testharness i_dm_top i_dm_sba req", false,-1);
        tracep->declBit(c+2201,"ariane_testharness i_dm_top i_dm_sba gnt", false,-1);
        tracep->declBit(c+25753,"ariane_testharness i_dm_top i_dm_sba we", false,-1);
        tracep->declBus(c+25756,"ariane_testharness i_dm_top i_dm_sba be", false,-1, 7,0);
        tracep->declBus(c+25855,"ariane_testharness i_dm_top i_dm_sba be_mask", false,-1, 7,0);
        tracep->declBus(c+25856,"ariane_testharness i_dm_top i_dm_sba be_idx", false,-1, 2,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_top i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+32509,"ariane_testharness i_dm_top i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+32508,"ariane_testharness i_dm_top i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_mem clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_top i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+25712,"ariane_testharness i_dm_top i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+25782,"ariane_testharness i_dm_top i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+25712,"ariane_testharness i_dm_top i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+25767,"ariane_testharness i_dm_top i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+32254,"ariane_testharness i_dm_top i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+25765,"ariane_testharness i_dm_top i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+25766,"ariane_testharness i_dm_top i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declBus(c+25772,"ariane_testharness i_dm_top i_dm_mem progbuf_i(0)", false,-1, 31,0);
        tracep->declBus(c+25773,"ariane_testharness i_dm_top i_dm_mem progbuf_i(1)", false,-1, 31,0);
        tracep->declBus(c+25774,"ariane_testharness i_dm_top i_dm_mem progbuf_i(2)", false,-1, 31,0);
        tracep->declBus(c+25775,"ariane_testharness i_dm_top i_dm_mem progbuf_i(3)", false,-1, 31,0);
        tracep->declBus(c+25776,"ariane_testharness i_dm_top i_dm_mem progbuf_i(4)", false,-1, 31,0);
        tracep->declBus(c+25777,"ariane_testharness i_dm_top i_dm_mem progbuf_i(5)", false,-1, 31,0);
        tracep->declBus(c+25778,"ariane_testharness i_dm_top i_dm_mem progbuf_i(6)", false,-1, 31,0);
        tracep->declBus(c+25779,"ariane_testharness i_dm_top i_dm_mem progbuf_i(7)", false,-1, 31,0);
        tracep->declBus(c+25780,"ariane_testharness i_dm_top i_dm_mem data_i(0)", false,-1, 31,0);
        tracep->declBus(c+25781,"ariane_testharness i_dm_top i_dm_mem data_i(1)", false,-1, 31,0);
        tracep->declBus(c+2374,"ariane_testharness i_dm_top i_dm_mem data_o(0)", false,-1, 31,0);
        tracep->declBus(c+2375,"ariane_testharness i_dm_top i_dm_mem data_o(1)", false,-1, 31,0);
        tracep->declBit(c+2376,"ariane_testharness i_dm_top i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+25768,"ariane_testharness i_dm_top i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+25769,"ariane_testharness i_dm_top i_dm_mem cmd_i cmdtype", false,-1, 7,0);
        tracep->declBus(c+25770,"ariane_testharness i_dm_top i_dm_mem cmd_i control", false,-1, 23,0);
        tracep->declBit(c+2372,"ariane_testharness i_dm_top i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+2373,"ariane_testharness i_dm_top i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+25771,"ariane_testharness i_dm_top i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+2194,"ariane_testharness i_dm_top i_dm_mem req_i", false,-1);
        tracep->declBit(c+2195,"ariane_testharness i_dm_top i_dm_mem we_i", false,-1);
        tracep->declQuad(c+2196,"ariane_testharness i_dm_top i_dm_mem addr_i", false,-1, 63,0);
        tracep->declQuad(c+2199,"ariane_testharness i_dm_top i_dm_mem wdata_i", false,-1, 63,0);
        tracep->declBus(c+2198,"ariane_testharness i_dm_top i_dm_mem be_i", false,-1, 7,0);
        tracep->declQuad(c+32414,"ariane_testharness i_dm_top i_dm_mem rdata_o", false,-1, 63,0);
        tracep->declBus(c+32521,"ariane_testharness i_dm_top i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_top i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_dm_top i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_dm_top i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_dm_top i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+32522,"ariane_testharness i_dm_top i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+32523,"ariane_testharness i_dm_top i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+32524,"ariane_testharness i_dm_top i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+32525,"ariane_testharness i_dm_top i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+32526,"ariane_testharness i_dm_top i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+32527,"ariane_testharness i_dm_top i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+32528,"ariane_testharness i_dm_top i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+32529,"ariane_testharness i_dm_top i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+32530,"ariane_testharness i_dm_top i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+32531,"ariane_testharness i_dm_top i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+32532,"ariane_testharness i_dm_top i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+32533,"ariane_testharness i_dm_top i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+32534,"ariane_testharness i_dm_top i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+32535,"ariane_testharness i_dm_top i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declQuad(c+25857,"ariane_testharness i_dm_top i_dm_mem progbuf(0)", false,-1, 63,0);
        tracep->declQuad(c+25859,"ariane_testharness i_dm_top i_dm_mem progbuf(1)", false,-1, 63,0);
        tracep->declQuad(c+25861,"ariane_testharness i_dm_top i_dm_mem progbuf(2)", false,-1, 63,0);
        tracep->declQuad(c+25863,"ariane_testharness i_dm_top i_dm_mem progbuf(3)", false,-1, 63,0);
        tracep->declQuad(c+25865,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(0)", false,-1, 63,0);
        tracep->declQuad(c+25867,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(1)", false,-1, 63,0);
        tracep->declQuad(c+25869,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(2)", false,-1, 63,0);
        tracep->declQuad(c+25871,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(3)", false,-1, 63,0);
        tracep->declQuad(c+25873,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(4)", false,-1, 63,0);
        tracep->declQuad(c+25875,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(5)", false,-1, 63,0);
        tracep->declQuad(c+25877,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(6)", false,-1, 63,0);
        tracep->declQuad(c+25879,"ariane_testharness i_dm_top i_dm_mem abstract_cmd(7)", false,-1, 63,0);
        tracep->declBus(c+2395,"ariane_testharness i_dm_top i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+25765,"ariane_testharness i_dm_top i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+2396,"ariane_testharness i_dm_top i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+25766,"ariane_testharness i_dm_top i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+25881,"ariane_testharness i_dm_top i_dm_mem resume", false,-1);
        tracep->declBit(c+25882,"ariane_testharness i_dm_top i_dm_mem go", false,-1);
        tracep->declBit(c+2397,"ariane_testharness i_dm_top i_dm_mem going", false,-1);
        tracep->declBit(c+2398,"ariane_testharness i_dm_top i_dm_mem exception", false,-1);
        tracep->declBit(c+25883,"ariane_testharness i_dm_top i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+25308,"ariane_testharness i_dm_top i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+2399,"ariane_testharness i_dm_top i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+25884,"ariane_testharness i_dm_top i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+25886,"ariane_testharness i_dm_top i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+25887,"ariane_testharness i_dm_top i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+2401,"ariane_testharness i_dm_top i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+25888,"ariane_testharness i_dm_top i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+25889,"ariane_testharness i_dm_top i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+2402,"ariane_testharness i_dm_top i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+25843,"ariane_testharness i_dm_top i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+2403,"ariane_testharness i_dm_top i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+25888,"ariane_testharness i_dm_top i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+2404,"ariane_testharness i_dm_top i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+25842,"ariane_testharness i_dm_top i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+2405,"ariane_testharness i_dm_top i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+25890,"ariane_testharness i_dm_top i_dm_mem fwd_rom_q", false,-1);
        tracep->declBit(c+25891,"ariane_testharness i_dm_top i_dm_mem ac_ar zero1", false,-1);
        tracep->declBus(c+25892,"ariane_testharness i_dm_top i_dm_mem ac_ar aarsize", false,-1, 22,20);
        tracep->declBit(c+25893,"ariane_testharness i_dm_top i_dm_mem ac_ar aarpostincrement", false,-1);
        tracep->declBit(c+25894,"ariane_testharness i_dm_top i_dm_mem ac_ar postexec", false,-1);
        tracep->declBit(c+25895,"ariane_testharness i_dm_top i_dm_mem ac_ar transfer", false,-1);
        tracep->declBit(c+25896,"ariane_testharness i_dm_top i_dm_mem ac_ar write", false,-1);
        tracep->declBus(c+25897,"ariane_testharness i_dm_top i_dm_mem ac_ar regno", false,-1, 15,0);
        tracep->declBus(c+2406,"ariane_testharness i_dm_top i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+25898,"ariane_testharness i_dm_top i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+32414,"ariane_testharness i_dm_top i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+2407,"ariane_testharness i_dm_top i_dm_mem data_bits", false,-1, 63,0);
        tracep->declBus(c+2409,"ariane_testharness i_dm_top i_dm_mem rdata(0)", false,-1, 7,0);
        tracep->declBus(c+2410,"ariane_testharness i_dm_top i_dm_mem rdata(1)", false,-1, 7,0);
        tracep->declBus(c+2411,"ariane_testharness i_dm_top i_dm_mem rdata(2)", false,-1, 7,0);
        tracep->declBus(c+2412,"ariane_testharness i_dm_top i_dm_mem rdata(3)", false,-1, 7,0);
        tracep->declBus(c+2413,"ariane_testharness i_dm_top i_dm_mem rdata(4)", false,-1, 7,0);
        tracep->declBus(c+2414,"ariane_testharness i_dm_top i_dm_mem rdata(5)", false,-1, 7,0);
        tracep->declBus(c+2415,"ariane_testharness i_dm_top i_dm_mem rdata(6)", false,-1, 7,0);
        tracep->declBus(c+2416,"ariane_testharness i_dm_top i_dm_mem rdata(7)", false,-1, 7,0);
        tracep->declQuad(c+2196,"ariane_testharness i_dm_top i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+2417,"ariane_testharness i_dm_top i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+2194,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+2196,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+25308,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+32536,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declQuad(c+32537,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)", false,-1, 63,0);
        tracep->declQuad(c+32539,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)", false,-1, 63,0);
        tracep->declQuad(c+32541,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)", false,-1, 63,0);
        tracep->declQuad(c+32543,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)", false,-1, 63,0);
        tracep->declQuad(c+32545,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)", false,-1, 63,0);
        tracep->declQuad(c+32547,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)", false,-1, 63,0);
        tracep->declQuad(c+32549,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)", false,-1, 63,0);
        tracep->declQuad(c+32551,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)", false,-1, 63,0);
        tracep->declQuad(c+32553,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)", false,-1, 63,0);
        tracep->declQuad(c+32555,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)", false,-1, 63,0);
        tracep->declQuad(c+32557,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)", false,-1, 63,0);
        tracep->declQuad(c+32559,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)", false,-1, 63,0);
        tracep->declQuad(c+32561,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)", false,-1, 63,0);
        tracep->declQuad(c+32563,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)", false,-1, 63,0);
        tracep->declQuad(c+32565,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)", false,-1, 63,0);
        tracep->declQuad(c+32567,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)", false,-1, 63,0);
        tracep->declQuad(c+32569,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)", false,-1, 63,0);
        tracep->declQuad(c+32571,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)", false,-1, 63,0);
        tracep->declQuad(c+32573,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)", false,-1, 63,0);
        tracep->declBus(c+25310,"ariane_testharness i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+32507,"ariane_testharness i_dm_axi2mem AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_axi2mem AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_axi2mem AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_dm_axi2mem AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_axi2mem clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_axi2mem rst_ni", false,-1);
        tracep->declBit(c+2194,"ariane_testharness i_dm_axi2mem req_o", false,-1);
        tracep->declBit(c+2195,"ariane_testharness i_dm_axi2mem we_o", false,-1);
        tracep->declQuad(c+2196,"ariane_testharness i_dm_axi2mem addr_o", false,-1, 63,0);
        tracep->declBus(c+2198,"ariane_testharness i_dm_axi2mem be_o", false,-1, 7,0);
        tracep->declQuad(c+2199,"ariane_testharness i_dm_axi2mem data_o", false,-1, 63,0);
        tracep->declQuad(c+32414,"ariane_testharness i_dm_axi2mem data_i", false,-1, 63,0);
        tracep->declBus(c+32575,"ariane_testharness i_dm_axi2mem LOG_NR_BYTES", false,-1, 31,0);
        tracep->declBus(c+2418,"ariane_testharness i_dm_axi2mem state_d", false,-1, 2,0);
        tracep->declBus(c+25899,"ariane_testharness i_dm_axi2mem state_q", false,-1, 2,0);
        tracep->declBus(c+2419,"ariane_testharness i_dm_axi2mem ax_req_d id", false,-1, 4,0);
        tracep->declQuad(c+2420,"ariane_testharness i_dm_axi2mem ax_req_d addr", false,-1, 63,0);
        tracep->declBus(c+2422,"ariane_testharness i_dm_axi2mem ax_req_d len", false,-1, 7,0);
        tracep->declBus(c+2423,"ariane_testharness i_dm_axi2mem ax_req_d size", false,-1, 2,0);
        tracep->declBus(c+2424,"ariane_testharness i_dm_axi2mem ax_req_d burst", false,-1, 1,0);
        tracep->declBus(c+25900,"ariane_testharness i_dm_axi2mem ax_req_q id", false,-1, 4,0);
        tracep->declQuad(c+25901,"ariane_testharness i_dm_axi2mem ax_req_q addr", false,-1, 63,0);
        tracep->declBus(c+25903,"ariane_testharness i_dm_axi2mem ax_req_q len", false,-1, 7,0);
        tracep->declBus(c+25904,"ariane_testharness i_dm_axi2mem ax_req_q size", false,-1, 2,0);
        tracep->declBus(c+25905,"ariane_testharness i_dm_axi2mem ax_req_q burst", false,-1, 1,0);
        tracep->declQuad(c+2425,"ariane_testharness i_dm_axi2mem req_addr_d", false,-1, 63,0);
        tracep->declQuad(c+25906,"ariane_testharness i_dm_axi2mem req_addr_q", false,-1, 63,0);
        tracep->declBus(c+2427,"ariane_testharness i_dm_axi2mem cnt_d", false,-1, 7,0);
        tracep->declBus(c+25908,"ariane_testharness i_dm_axi2mem cnt_q", false,-1, 7,0);
        tracep->declQuad(c+2428,"ariane_testharness i_dm_axi2mem aligned_address", false,-1, 63,0);
        tracep->declQuad(c+2430,"ariane_testharness i_dm_axi2mem wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2432,"ariane_testharness i_dm_axi2mem upper_wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2434,"ariane_testharness i_dm_axi2mem cons_addr", false,-1, 63,0);
        tracep->declBus(c+32429,"ariane_testharness i_dm_axi_master DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32434,"ariane_testharness i_dm_axi_master CRITICAL_WORD_FIRST", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_dm_axi_master AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_dm_axi_master CACHELINE_BYTE_OFFSET", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_dm_axi_master clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_dm_axi_master rst_ni", false,-1);
        tracep->declBit(c+25750,"ariane_testharness i_dm_axi_master req_i", false,-1);
        tracep->declBit(c+32577,"ariane_testharness i_dm_axi_master type_i", false,-1);
        tracep->declBit(c+2201,"ariane_testharness i_dm_axi_master gnt_o", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_dm_axi_master gnt_id_o", false,-1, 3,0);
        tracep->declQuad(c+25751,"ariane_testharness i_dm_axi_master addr_i", false,-1, 63,0);
        tracep->declBit(c+25753,"ariane_testharness i_dm_axi_master we_i", false,-1);
        tracep->declQuad(c+25754,"ariane_testharness i_dm_axi_master wdata_i(0)", false,-1, 63,0);
        tracep->declBus(c+25756,"ariane_testharness i_dm_axi_master be_i(0)", false,-1, 7,0);
        tracep->declBus(c+32579,"ariane_testharness i_dm_axi_master size_i", false,-1, 1,0);
        tracep->declBus(c+32578,"ariane_testharness i_dm_axi_master id_i", false,-1, 3,0);
        tracep->declBit(c+2202,"ariane_testharness i_dm_axi_master valid_o", false,-1);
        tracep->declQuad(c+25909,"ariane_testharness i_dm_axi_master rdata_o(0)", false,-1, 63,0);
        tracep->declBus(c+2436,"ariane_testharness i_dm_axi_master id_o", false,-1, 3,0);
        tracep->declQuad(c+2437,"ariane_testharness i_dm_axi_master critical_word_o", false,-1, 63,0);
        tracep->declBit(c+2439,"ariane_testharness i_dm_axi_master critical_word_valid_o", false,-1);
        tracep->declBus(c+25715,"ariane_testharness i_dm_axi_master axi_req_o aw id", false,-1, 3,0);
        tracep->declQuad(c+25716,"ariane_testharness i_dm_axi_master axi_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+25718,"ariane_testharness i_dm_axi_master axi_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+25719,"ariane_testharness i_dm_axi_master axi_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+25720,"ariane_testharness i_dm_axi_master axi_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+25721,"ariane_testharness i_dm_axi_master axi_req_o aw lock", false,-1);
        tracep->declBus(c+25722,"ariane_testharness i_dm_axi_master axi_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+25723,"ariane_testharness i_dm_axi_master axi_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+25724,"ariane_testharness i_dm_axi_master axi_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+25725,"ariane_testharness i_dm_axi_master axi_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+25726,"ariane_testharness i_dm_axi_master axi_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+25727,"ariane_testharness i_dm_axi_master axi_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+25911,"ariane_testharness i_dm_axi_master axi_req_o aw_valid", false,-1);
        tracep->declQuad(c+25729,"ariane_testharness i_dm_axi_master axi_req_o w data", false,-1, 63,0);
        tracep->declBus(c+25731,"ariane_testharness i_dm_axi_master axi_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+25732,"ariane_testharness i_dm_axi_master axi_req_o w last", false,-1);
        tracep->declBus(c+25733,"ariane_testharness i_dm_axi_master axi_req_o w user", false,-1, 0,0);
        tracep->declBit(c+25912,"ariane_testharness i_dm_axi_master axi_req_o w_valid", false,-1);
        tracep->declBit(c+25913,"ariane_testharness i_dm_axi_master axi_req_o b_ready", false,-1);
        tracep->declBus(c+25736,"ariane_testharness i_dm_axi_master axi_req_o ar id", false,-1, 3,0);
        tracep->declQuad(c+25737,"ariane_testharness i_dm_axi_master axi_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+25739,"ariane_testharness i_dm_axi_master axi_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+25740,"ariane_testharness i_dm_axi_master axi_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+25741,"ariane_testharness i_dm_axi_master axi_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+25742,"ariane_testharness i_dm_axi_master axi_req_o ar lock", false,-1);
        tracep->declBus(c+25743,"ariane_testharness i_dm_axi_master axi_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+25744,"ariane_testharness i_dm_axi_master axi_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+25745,"ariane_testharness i_dm_axi_master axi_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+25746,"ariane_testharness i_dm_axi_master axi_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+25747,"ariane_testharness i_dm_axi_master axi_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+25914,"ariane_testharness i_dm_axi_master axi_req_o ar_valid", false,-1);
        tracep->declBit(c+25915,"ariane_testharness i_dm_axi_master axi_req_o r_ready", false,-1);
        tracep->declBit(c+2440,"ariane_testharness i_dm_axi_master axi_resp_i aw_ready", false,-1);
        tracep->declBit(c+2441,"ariane_testharness i_dm_axi_master axi_resp_i ar_ready", false,-1);
        tracep->declBit(c+2442,"ariane_testharness i_dm_axi_master axi_resp_i w_ready", false,-1);
        tracep->declBit(c+2443,"ariane_testharness i_dm_axi_master axi_resp_i b_valid", false,-1);
        tracep->declBus(c+2184,"ariane_testharness i_dm_axi_master axi_resp_i b id", false,-1, 3,0);
        tracep->declBus(c+2185,"ariane_testharness i_dm_axi_master axi_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+2186,"ariane_testharness i_dm_axi_master axi_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+2444,"ariane_testharness i_dm_axi_master axi_resp_i r_valid", false,-1);
        tracep->declBus(c+2188,"ariane_testharness i_dm_axi_master axi_resp_i r id", false,-1, 3,0);
        tracep->declQuad(c+2189,"ariane_testharness i_dm_axi_master axi_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+2191,"ariane_testharness i_dm_axi_master axi_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+2192,"ariane_testharness i_dm_axi_master axi_resp_i r last", false,-1);
        tracep->declBus(c+2193,"ariane_testharness i_dm_axi_master axi_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32580,"ariane_testharness i_dm_axi_master BURST_SIZE", false,-1, 31,0);
        tracep->declBus(c+32581,"ariane_testharness i_dm_axi_master ADDR_INDEX", false,-1, 31,0);
        tracep->declBus(c+25916,"ariane_testharness i_dm_axi_master state_q", false,-1, 3,0);
        tracep->declBus(c+2445,"ariane_testharness i_dm_axi_master state_d", false,-1, 3,0);
        tracep->declBus(c+2446,"ariane_testharness i_dm_axi_master cnt_d", false,-1, 0,0);
        tracep->declBus(c+25917,"ariane_testharness i_dm_axi_master cnt_q", false,-1, 0,0);
        tracep->declQuad(c+2447,"ariane_testharness i_dm_axi_master cache_line_d(0)", false,-1, 63,0);
        tracep->declQuad(c+25909,"ariane_testharness i_dm_axi_master cache_line_q(0)", false,-1, 63,0);
        tracep->declBus(c+2449,"ariane_testharness i_dm_axi_master addr_offset_d", false,-1, 0,0);
        tracep->declBus(c+25918,"ariane_testharness i_dm_axi_master addr_offset_q", false,-1, 0,0);
        tracep->declBus(c+2450,"ariane_testharness i_dm_axi_master id_d", false,-1, 3,0);
        tracep->declBus(c+25919,"ariane_testharness i_dm_axi_master id_q", false,-1, 3,0);
        tracep->declBus(c+2451,"ariane_testharness i_dm_axi_master index", false,-1, 0,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi2rom AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi2rom AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi2rom AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi2rom AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi2rom clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi2rom rst_ni", false,-1);
        tracep->declBit(c+2203,"ariane_testharness i_axi2rom req_o", false,-1);
        tracep->declBit(c+2452,"ariane_testharness i_axi2rom we_o", false,-1);
        tracep->declQuad(c+2204,"ariane_testharness i_axi2rom addr_o", false,-1, 63,0);
        tracep->declBus(c+2453,"ariane_testharness i_axi2rom be_o", false,-1, 7,0);
        tracep->declQuad(c+2454,"ariane_testharness i_axi2rom data_o", false,-1, 63,0);
        tracep->declQuad(c+25299,"ariane_testharness i_axi2rom data_i", false,-1, 63,0);
        tracep->declBus(c+32575,"ariane_testharness i_axi2rom LOG_NR_BYTES", false,-1, 31,0);
        tracep->declBus(c+2456,"ariane_testharness i_axi2rom state_d", false,-1, 2,0);
        tracep->declBus(c+25965,"ariane_testharness i_axi2rom state_q", false,-1, 2,0);
        tracep->declBus(c+2457,"ariane_testharness i_axi2rom ax_req_d id", false,-1, 4,0);
        tracep->declQuad(c+2458,"ariane_testharness i_axi2rom ax_req_d addr", false,-1, 63,0);
        tracep->declBus(c+2460,"ariane_testharness i_axi2rom ax_req_d len", false,-1, 7,0);
        tracep->declBus(c+2461,"ariane_testharness i_axi2rom ax_req_d size", false,-1, 2,0);
        tracep->declBus(c+2462,"ariane_testharness i_axi2rom ax_req_d burst", false,-1, 1,0);
        tracep->declBus(c+25966,"ariane_testharness i_axi2rom ax_req_q id", false,-1, 4,0);
        tracep->declQuad(c+25967,"ariane_testharness i_axi2rom ax_req_q addr", false,-1, 63,0);
        tracep->declBus(c+25969,"ariane_testharness i_axi2rom ax_req_q len", false,-1, 7,0);
        tracep->declBus(c+25970,"ariane_testharness i_axi2rom ax_req_q size", false,-1, 2,0);
        tracep->declBus(c+25971,"ariane_testharness i_axi2rom ax_req_q burst", false,-1, 1,0);
        tracep->declQuad(c+2463,"ariane_testharness i_axi2rom req_addr_d", false,-1, 63,0);
        tracep->declQuad(c+25972,"ariane_testharness i_axi2rom req_addr_q", false,-1, 63,0);
        tracep->declBus(c+2465,"ariane_testharness i_axi2rom cnt_d", false,-1, 7,0);
        tracep->declBus(c+25974,"ariane_testharness i_axi2rom cnt_q", false,-1, 7,0);
        tracep->declQuad(c+2466,"ariane_testharness i_axi2rom aligned_address", false,-1, 63,0);
        tracep->declQuad(c+2468,"ariane_testharness i_axi2rom wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2470,"ariane_testharness i_axi2rom upper_wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2472,"ariane_testharness i_axi2rom cons_addr", false,-1, 63,0);
        tracep->declBit(c+32406,"ariane_testharness i_bootrom clk_i", false,-1);
        tracep->declBit(c+2203,"ariane_testharness i_bootrom req_i", false,-1);
        tracep->declQuad(c+2204,"ariane_testharness i_bootrom addr_i", false,-1, 63,0);
        tracep->declQuad(c+25299,"ariane_testharness i_bootrom rdata_o", false,-1, 63,0);
        tracep->declBus(c+32582,"ariane_testharness i_bootrom RomSize", false,-1, 31,0);
        tracep->declQuad(c+32583,"ariane_testharness i_bootrom mem(0)", false,-1, 63,0);
        tracep->declQuad(c+32585,"ariane_testharness i_bootrom mem(1)", false,-1, 63,0);
        tracep->declQuad(c+32587,"ariane_testharness i_bootrom mem(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(7)", false,-1, 63,0);
        tracep->declQuad(c+32585,"ariane_testharness i_bootrom mem(8)", false,-1, 63,0);
        tracep->declQuad(c+32591,"ariane_testharness i_bootrom mem(9)", false,-1, 63,0);
        tracep->declQuad(c+32593,"ariane_testharness i_bootrom mem(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(15)", false,-1, 63,0);
        tracep->declQuad(c+32595,"ariane_testharness i_bootrom mem(16)", false,-1, 63,0);
        tracep->declQuad(c+32597,"ariane_testharness i_bootrom mem(17)", false,-1, 63,0);
        tracep->declQuad(c+32599,"ariane_testharness i_bootrom mem(18)", false,-1, 63,0);
        tracep->declQuad(c+32601,"ariane_testharness i_bootrom mem(19)", false,-1, 63,0);
        tracep->declQuad(c+32603,"ariane_testharness i_bootrom mem(20)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(21)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_bootrom mem(22)", false,-1, 63,0);
        tracep->declQuad(c+32605,"ariane_testharness i_bootrom mem(23)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(24)", false,-1, 63,0);
        tracep->declQuad(c+32609,"ariane_testharness i_bootrom mem(25)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(26)", false,-1, 63,0);
        tracep->declQuad(c+32611,"ariane_testharness i_bootrom mem(27)", false,-1, 63,0);
        tracep->declQuad(c+32613,"ariane_testharness i_bootrom mem(28)", false,-1, 63,0);
        tracep->declQuad(c+32615,"ariane_testharness i_bootrom mem(29)", false,-1, 63,0);
        tracep->declQuad(c+32617,"ariane_testharness i_bootrom mem(30)", false,-1, 63,0);
        tracep->declQuad(c+32619,"ariane_testharness i_bootrom mem(31)", false,-1, 63,0);
        tracep->declQuad(c+32621,"ariane_testharness i_bootrom mem(32)", false,-1, 63,0);
        tracep->declQuad(c+32623,"ariane_testharness i_bootrom mem(33)", false,-1, 63,0);
        tracep->declQuad(c+32617,"ariane_testharness i_bootrom mem(34)", false,-1, 63,0);
        tracep->declQuad(c+32625,"ariane_testharness i_bootrom mem(35)", false,-1, 63,0);
        tracep->declQuad(c+32627,"ariane_testharness i_bootrom mem(36)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(37)", false,-1, 63,0);
        tracep->declQuad(c+32629,"ariane_testharness i_bootrom mem(38)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(39)", false,-1, 63,0);
        tracep->declQuad(c+32631,"ariane_testharness i_bootrom mem(40)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(41)", false,-1, 63,0);
        tracep->declQuad(c+32633,"ariane_testharness i_bootrom mem(42)", false,-1, 63,0);
        tracep->declQuad(c+32635,"ariane_testharness i_bootrom mem(43)", false,-1, 63,0);
        tracep->declQuad(c+32637,"ariane_testharness i_bootrom mem(44)", false,-1, 63,0);
        tracep->declQuad(c+32639,"ariane_testharness i_bootrom mem(45)", false,-1, 63,0);
        tracep->declQuad(c+32641,"ariane_testharness i_bootrom mem(46)", false,-1, 63,0);
        tracep->declQuad(c+32643,"ariane_testharness i_bootrom mem(47)", false,-1, 63,0);
        tracep->declQuad(c+32645,"ariane_testharness i_bootrom mem(48)", false,-1, 63,0);
        tracep->declQuad(c+32647,"ariane_testharness i_bootrom mem(49)", false,-1, 63,0);
        tracep->declQuad(c+32649,"ariane_testharness i_bootrom mem(50)", false,-1, 63,0);
        tracep->declQuad(c+32651,"ariane_testharness i_bootrom mem(51)", false,-1, 63,0);
        tracep->declQuad(c+32653,"ariane_testharness i_bootrom mem(52)", false,-1, 63,0);
        tracep->declQuad(c+32655,"ariane_testharness i_bootrom mem(53)", false,-1, 63,0);
        tracep->declQuad(c+32615,"ariane_testharness i_bootrom mem(54)", false,-1, 63,0);
        tracep->declQuad(c+32657,"ariane_testharness i_bootrom mem(55)", false,-1, 63,0);
        tracep->declQuad(c+32659,"ariane_testharness i_bootrom mem(56)", false,-1, 63,0);
        tracep->declQuad(c+32661,"ariane_testharness i_bootrom mem(57)", false,-1, 63,0);
        tracep->declQuad(c+32663,"ariane_testharness i_bootrom mem(58)", false,-1, 63,0);
        tracep->declQuad(c+32665,"ariane_testharness i_bootrom mem(59)", false,-1, 63,0);
        tracep->declQuad(c+32661,"ariane_testharness i_bootrom mem(60)", false,-1, 63,0);
        tracep->declQuad(c+32667,"ariane_testharness i_bootrom mem(61)", false,-1, 63,0);
        tracep->declQuad(c+32669,"ariane_testharness i_bootrom mem(62)", false,-1, 63,0);
        tracep->declQuad(c+32671,"ariane_testharness i_bootrom mem(63)", false,-1, 63,0);
        tracep->declQuad(c+32673,"ariane_testharness i_bootrom mem(64)", false,-1, 63,0);
        tracep->declQuad(c+32675,"ariane_testharness i_bootrom mem(65)", false,-1, 63,0);
        tracep->declQuad(c+32677,"ariane_testharness i_bootrom mem(66)", false,-1, 63,0);
        tracep->declQuad(c+32679,"ariane_testharness i_bootrom mem(67)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(68)", false,-1, 63,0);
        tracep->declQuad(c+32681,"ariane_testharness i_bootrom mem(69)", false,-1, 63,0);
        tracep->declQuad(c+32671,"ariane_testharness i_bootrom mem(70)", false,-1, 63,0);
        tracep->declQuad(c+32683,"ariane_testharness i_bootrom mem(71)", false,-1, 63,0);
        tracep->declQuad(c+32685,"ariane_testharness i_bootrom mem(72)", false,-1, 63,0);
        tracep->declQuad(c+32687,"ariane_testharness i_bootrom mem(73)", false,-1, 63,0);
        tracep->declQuad(c+32689,"ariane_testharness i_bootrom mem(74)", false,-1, 63,0);
        tracep->declQuad(c+32607,"ariane_testharness i_bootrom mem(75)", false,-1, 63,0);
        tracep->declQuad(c+32691,"ariane_testharness i_bootrom mem(76)", false,-1, 63,0);
        tracep->declQuad(c+32693,"ariane_testharness i_bootrom mem(77)", false,-1, 63,0);
        tracep->declQuad(c+32695,"ariane_testharness i_bootrom mem(78)", false,-1, 63,0);
        tracep->declQuad(c+32697,"ariane_testharness i_bootrom mem(79)", false,-1, 63,0);
        tracep->declQuad(c+32699,"ariane_testharness i_bootrom mem(80)", false,-1, 63,0);
        tracep->declQuad(c+32701,"ariane_testharness i_bootrom mem(81)", false,-1, 63,0);
        tracep->declQuad(c+32703,"ariane_testharness i_bootrom mem(82)", false,-1, 63,0);
        tracep->declQuad(c+32705,"ariane_testharness i_bootrom mem(83)", false,-1, 63,0);
        tracep->declQuad(c+32707,"ariane_testharness i_bootrom mem(84)", false,-1, 63,0);
        tracep->declQuad(c+32709,"ariane_testharness i_bootrom mem(85)", false,-1, 63,0);
        tracep->declQuad(c+32711,"ariane_testharness i_bootrom mem(86)", false,-1, 63,0);
        tracep->declQuad(c+32695,"ariane_testharness i_bootrom mem(87)", false,-1, 63,0);
        tracep->declQuad(c+32713,"ariane_testharness i_bootrom mem(88)", false,-1, 63,0);
        tracep->declQuad(c+32715,"ariane_testharness i_bootrom mem(89)", false,-1, 63,0);
        tracep->declQuad(c+32717,"ariane_testharness i_bootrom mem(90)", false,-1, 63,0);
        tracep->declQuad(c+32719,"ariane_testharness i_bootrom mem(91)", false,-1, 63,0);
        tracep->declQuad(c+32717,"ariane_testharness i_bootrom mem(92)", false,-1, 63,0);
        tracep->declQuad(c+32721,"ariane_testharness i_bootrom mem(93)", false,-1, 63,0);
        tracep->declQuad(c+32723,"ariane_testharness i_bootrom mem(94)", false,-1, 63,0);
        tracep->declQuad(c+32725,"ariane_testharness i_bootrom mem(95)", false,-1, 63,0);
        tracep->declQuad(c+32727,"ariane_testharness i_bootrom mem(96)", false,-1, 63,0);
        tracep->declQuad(c+32729,"ariane_testharness i_bootrom mem(97)", false,-1, 63,0);
        tracep->declQuad(c+32671,"ariane_testharness i_bootrom mem(98)", false,-1, 63,0);
        tracep->declQuad(c+32731,"ariane_testharness i_bootrom mem(99)", false,-1, 63,0);
        tracep->declQuad(c+32733,"ariane_testharness i_bootrom mem(100)", false,-1, 63,0);
        tracep->declQuad(c+32735,"ariane_testharness i_bootrom mem(101)", false,-1, 63,0);
        tracep->declQuad(c+32737,"ariane_testharness i_bootrom mem(102)", false,-1, 63,0);
        tracep->declQuad(c+32739,"ariane_testharness i_bootrom mem(103)", false,-1, 63,0);
        tracep->declQuad(c+32741,"ariane_testharness i_bootrom mem(104)", false,-1, 63,0);
        tracep->declQuad(c+32649,"ariane_testharness i_bootrom mem(105)", false,-1, 63,0);
        tracep->declQuad(c+32743,"ariane_testharness i_bootrom mem(106)", false,-1, 63,0);
        tracep->declQuad(c+32745,"ariane_testharness i_bootrom mem(107)", false,-1, 63,0);
        tracep->declQuad(c+32747,"ariane_testharness i_bootrom mem(108)", false,-1, 63,0);
        tracep->declQuad(c+32621,"ariane_testharness i_bootrom mem(109)", false,-1, 63,0);
        tracep->declQuad(c+32749,"ariane_testharness i_bootrom mem(110)", false,-1, 63,0);
        tracep->declQuad(c+32751,"ariane_testharness i_bootrom mem(111)", false,-1, 63,0);
        tracep->declQuad(c+32753,"ariane_testharness i_bootrom mem(112)", false,-1, 63,0);
        tracep->declQuad(c+32755,"ariane_testharness i_bootrom mem(113)", false,-1, 63,0);
        tracep->declQuad(c+32757,"ariane_testharness i_bootrom mem(114)", false,-1, 63,0);
        tracep->declQuad(c+32695,"ariane_testharness i_bootrom mem(115)", false,-1, 63,0);
        tracep->declQuad(c+32759,"ariane_testharness i_bootrom mem(116)", false,-1, 63,0);
        tracep->declQuad(c+32735,"ariane_testharness i_bootrom mem(117)", false,-1, 63,0);
        tracep->declQuad(c+32761,"ariane_testharness i_bootrom mem(118)", false,-1, 63,0);
        tracep->declQuad(c+32763,"ariane_testharness i_bootrom mem(119)", false,-1, 63,0);
        tracep->declQuad(c+32765,"ariane_testharness i_bootrom mem(120)", false,-1, 63,0);
        tracep->declQuad(c+32621,"ariane_testharness i_bootrom mem(121)", false,-1, 63,0);
        tracep->declQuad(c+32749,"ariane_testharness i_bootrom mem(122)", false,-1, 63,0);
        tracep->declQuad(c+32767,"ariane_testharness i_bootrom mem(123)", false,-1, 63,0);
        tracep->declQuad(c+32769,"ariane_testharness i_bootrom mem(124)", false,-1, 63,0);
        tracep->declQuad(c+32639,"ariane_testharness i_bootrom mem(125)", false,-1, 63,0);
        tracep->declQuad(c+32641,"ariane_testharness i_bootrom mem(126)", false,-1, 63,0);
        tracep->declQuad(c+32771,"ariane_testharness i_bootrom mem(127)", false,-1, 63,0);
        tracep->declQuad(c+32773,"ariane_testharness i_bootrom mem(128)", false,-1, 63,0);
        tracep->declQuad(c+32775,"ariane_testharness i_bootrom mem(129)", false,-1, 63,0);
        tracep->declQuad(c+32745,"ariane_testharness i_bootrom mem(130)", false,-1, 63,0);
        tracep->declQuad(c+32777,"ariane_testharness i_bootrom mem(131)", false,-1, 63,0);
        tracep->declQuad(c+32717,"ariane_testharness i_bootrom mem(132)", false,-1, 63,0);
        tracep->declQuad(c+32779,"ariane_testharness i_bootrom mem(133)", false,-1, 63,0);
        tracep->declQuad(c+32781,"ariane_testharness i_bootrom mem(134)", false,-1, 63,0);
        tracep->declQuad(c+32783,"ariane_testharness i_bootrom mem(135)", false,-1, 63,0);
        tracep->declQuad(c+32785,"ariane_testharness i_bootrom mem(136)", false,-1, 63,0);
        tracep->declQuad(c+32787,"ariane_testharness i_bootrom mem(137)", false,-1, 63,0);
        tracep->declQuad(c+32685,"ariane_testharness i_bootrom mem(138)", false,-1, 63,0);
        tracep->declQuad(c+32789,"ariane_testharness i_bootrom mem(139)", false,-1, 63,0);
        tracep->declQuad(c+32791,"ariane_testharness i_bootrom mem(140)", false,-1, 63,0);
        tracep->declQuad(c+32621,"ariane_testharness i_bootrom mem(141)", false,-1, 63,0);
        tracep->declQuad(c+32793,"ariane_testharness i_bootrom mem(142)", false,-1, 63,0);
        tracep->declQuad(c+32795,"ariane_testharness i_bootrom mem(143)", false,-1, 63,0);
        tracep->declQuad(c+32797,"ariane_testharness i_bootrom mem(144)", false,-1, 63,0);
        tracep->declQuad(c+32707,"ariane_testharness i_bootrom mem(145)", false,-1, 63,0);
        tracep->declQuad(c+32799,"ariane_testharness i_bootrom mem(146)", false,-1, 63,0);
        tracep->declQuad(c+32801,"ariane_testharness i_bootrom mem(147)", false,-1, 63,0);
        tracep->declQuad(c+32803,"ariane_testharness i_bootrom mem(148)", false,-1, 63,0);
        tracep->declQuad(c+32805,"ariane_testharness i_bootrom mem(149)", false,-1, 63,0);
        tracep->declQuad(c+32807,"ariane_testharness i_bootrom mem(150)", false,-1, 63,0);
        tracep->declQuad(c+32693,"ariane_testharness i_bootrom mem(151)", false,-1, 63,0);
        tracep->declQuad(c+32809,"ariane_testharness i_bootrom mem(152)", false,-1, 63,0);
        tracep->declQuad(c+32811,"ariane_testharness i_bootrom mem(153)", false,-1, 63,0);
        tracep->declQuad(c+32813,"ariane_testharness i_bootrom mem(154)", false,-1, 63,0);
        tracep->declQuad(c+32815,"ariane_testharness i_bootrom mem(155)", false,-1, 63,0);
        tracep->declQuad(c+32817,"ariane_testharness i_bootrom mem(156)", false,-1, 63,0);
        tracep->declQuad(c+32819,"ariane_testharness i_bootrom mem(157)", false,-1, 63,0);
        tracep->declQuad(c+32821,"ariane_testharness i_bootrom mem(158)", false,-1, 63,0);
        tracep->declQuad(c+32823,"ariane_testharness i_bootrom mem(159)", false,-1, 63,0);
        tracep->declQuad(c+32825,"ariane_testharness i_bootrom mem(160)", false,-1, 63,0);
        tracep->declQuad(c+32823,"ariane_testharness i_bootrom mem(161)", false,-1, 63,0);
        tracep->declQuad(c+32827,"ariane_testharness i_bootrom mem(162)", false,-1, 63,0);
        tracep->declQuad(c+32829,"ariane_testharness i_bootrom mem(163)", false,-1, 63,0);
        tracep->declQuad(c+32831,"ariane_testharness i_bootrom mem(164)", false,-1, 63,0);
        tracep->declQuad(c+32833,"ariane_testharness i_bootrom mem(165)", false,-1, 63,0);
        tracep->declQuad(c+32835,"ariane_testharness i_bootrom mem(166)", false,-1, 63,0);
        tracep->declQuad(c+32837,"ariane_testharness i_bootrom mem(167)", false,-1, 63,0);
        tracep->declQuad(c+32839,"ariane_testharness i_bootrom mem(168)", false,-1, 63,0);
        tracep->declQuad(c+32675,"ariane_testharness i_bootrom mem(169)", false,-1, 63,0);
        tracep->declQuad(c+32841,"ariane_testharness i_bootrom mem(170)", false,-1, 63,0);
        tracep->declQuad(c+32675,"ariane_testharness i_bootrom mem(171)", false,-1, 63,0);
        tracep->declQuad(c+32677,"ariane_testharness i_bootrom mem(172)", false,-1, 63,0);
        tracep->declQuad(c+32843,"ariane_testharness i_bootrom mem(173)", false,-1, 63,0);
        tracep->declQuad(c+32845,"ariane_testharness i_bootrom mem(174)", false,-1, 63,0);
        tracep->declQuad(c+32847,"ariane_testharness i_bootrom mem(175)", false,-1, 63,0);
        tracep->declQuad(c+32849,"ariane_testharness i_bootrom mem(176)", false,-1, 63,0);
        tracep->declQuad(c+32851,"ariane_testharness i_bootrom mem(177)", false,-1, 63,0);
        tracep->declQuad(c+32853,"ariane_testharness i_bootrom mem(178)", false,-1, 63,0);
        tracep->declQuad(c+32855,"ariane_testharness i_bootrom mem(179)", false,-1, 63,0);
        tracep->declQuad(c+32857,"ariane_testharness i_bootrom mem(180)", false,-1, 63,0);
        tracep->declQuad(c+32675,"ariane_testharness i_bootrom mem(181)", false,-1, 63,0);
        tracep->declQuad(c+32859,"ariane_testharness i_bootrom mem(182)", false,-1, 63,0);
        tracep->declQuad(c+32861,"ariane_testharness i_bootrom mem(183)", false,-1, 63,0);
        tracep->declQuad(c+32863,"ariane_testharness i_bootrom mem(184)", false,-1, 63,0);
        tracep->declQuad(c+32865,"ariane_testharness i_bootrom mem(185)", false,-1, 63,0);
        tracep->declBus(c+25311,"ariane_testharness i_bootrom addr_q", false,-1, 7,0);
        tracep->declBus(c+32507,"ariane_testharness i_gpio_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32867,"ariane_testharness i_gpio_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+32429,"ariane_testharness i_gpio_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+32868,"ariane_testharness i_gpio_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+32430,"ariane_testharness i_gpio_err_slv ATOPs", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv test_i", false,-1);
        tracep->declBus(c+2206,"ariane_testharness i_gpio_err_slv slv_req_i aw id", false,-1, 4,0);
        tracep->declQuad(c+2207,"ariane_testharness i_gpio_err_slv slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+2209,"ariane_testharness i_gpio_err_slv slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+2210,"ariane_testharness i_gpio_err_slv slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+2211,"ariane_testharness i_gpio_err_slv slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+2212,"ariane_testharness i_gpio_err_slv slv_req_i aw lock", false,-1);
        tracep->declBus(c+2213,"ariane_testharness i_gpio_err_slv slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+2214,"ariane_testharness i_gpio_err_slv slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+2215,"ariane_testharness i_gpio_err_slv slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+2216,"ariane_testharness i_gpio_err_slv slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+2217,"ariane_testharness i_gpio_err_slv slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+2218,"ariane_testharness i_gpio_err_slv slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+2219,"ariane_testharness i_gpio_err_slv slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+2220,"ariane_testharness i_gpio_err_slv slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+2222,"ariane_testharness i_gpio_err_slv slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+2223,"ariane_testharness i_gpio_err_slv slv_req_i w last", false,-1);
        tracep->declBus(c+2224,"ariane_testharness i_gpio_err_slv slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+2225,"ariane_testharness i_gpio_err_slv slv_req_i w_valid", false,-1);
        tracep->declBit(c+2226,"ariane_testharness i_gpio_err_slv slv_req_i b_ready", false,-1);
        tracep->declBus(c+2227,"ariane_testharness i_gpio_err_slv slv_req_i ar id", false,-1, 4,0);
        tracep->declQuad(c+2228,"ariane_testharness i_gpio_err_slv slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+2230,"ariane_testharness i_gpio_err_slv slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+2231,"ariane_testharness i_gpio_err_slv slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+2232,"ariane_testharness i_gpio_err_slv slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+2233,"ariane_testharness i_gpio_err_slv slv_req_i ar lock", false,-1);
        tracep->declBus(c+2234,"ariane_testharness i_gpio_err_slv slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+2235,"ariane_testharness i_gpio_err_slv slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+2236,"ariane_testharness i_gpio_err_slv slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+2237,"ariane_testharness i_gpio_err_slv slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+2238,"ariane_testharness i_gpio_err_slv slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+2239,"ariane_testharness i_gpio_err_slv slv_req_i ar_valid", false,-1);
        tracep->declBit(c+2240,"ariane_testharness i_gpio_err_slv slv_req_i r_ready", false,-1);
        tracep->declBit(c+2241,"ariane_testharness i_gpio_err_slv slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+2242,"ariane_testharness i_gpio_err_slv slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+2243,"ariane_testharness i_gpio_err_slv slv_resp_o w_ready", false,-1);
        tracep->declBit(c+2244,"ariane_testharness i_gpio_err_slv slv_resp_o b_valid", false,-1);
        tracep->declBus(c+2245,"ariane_testharness i_gpio_err_slv slv_resp_o b id", false,-1, 4,0);
        tracep->declBus(c+2246,"ariane_testharness i_gpio_err_slv slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+2247,"ariane_testharness i_gpio_err_slv slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+2248,"ariane_testharness i_gpio_err_slv slv_resp_o r_valid", false,-1);
        tracep->declBus(c+2249,"ariane_testharness i_gpio_err_slv slv_resp_o r id", false,-1, 4,0);
        tracep->declQuad(c+2250,"ariane_testharness i_gpio_err_slv slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+2252,"ariane_testharness i_gpio_err_slv slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+2253,"ariane_testharness i_gpio_err_slv slv_resp_o r last", false,-1);
        tracep->declBus(c+2254,"ariane_testharness i_gpio_err_slv slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+2474,"ariane_testharness i_gpio_err_slv err_req aw id", false,-1, 4,0);
        tracep->declQuad(c+2475,"ariane_testharness i_gpio_err_slv err_req aw addr", false,-1, 63,0);
        tracep->declBus(c+2477,"ariane_testharness i_gpio_err_slv err_req aw len", false,-1, 7,0);
        tracep->declBus(c+2478,"ariane_testharness i_gpio_err_slv err_req aw size", false,-1, 2,0);
        tracep->declBus(c+2479,"ariane_testharness i_gpio_err_slv err_req aw burst", false,-1, 1,0);
        tracep->declBit(c+2480,"ariane_testharness i_gpio_err_slv err_req aw lock", false,-1);
        tracep->declBus(c+2481,"ariane_testharness i_gpio_err_slv err_req aw cache", false,-1, 3,0);
        tracep->declBus(c+2482,"ariane_testharness i_gpio_err_slv err_req aw prot", false,-1, 2,0);
        tracep->declBus(c+2483,"ariane_testharness i_gpio_err_slv err_req aw qos", false,-1, 3,0);
        tracep->declBus(c+2484,"ariane_testharness i_gpio_err_slv err_req aw region", false,-1, 3,0);
        tracep->declBus(c+2485,"ariane_testharness i_gpio_err_slv err_req aw atop", false,-1, 5,0);
        tracep->declBus(c+2486,"ariane_testharness i_gpio_err_slv err_req aw user", false,-1, 0,0);
        tracep->declBit(c+2487,"ariane_testharness i_gpio_err_slv err_req aw_valid", false,-1);
        tracep->declQuad(c+2488,"ariane_testharness i_gpio_err_slv err_req w data", false,-1, 63,0);
        tracep->declBus(c+2490,"ariane_testharness i_gpio_err_slv err_req w strb", false,-1, 7,0);
        tracep->declBit(c+2491,"ariane_testharness i_gpio_err_slv err_req w last", false,-1);
        tracep->declBus(c+2492,"ariane_testharness i_gpio_err_slv err_req w user", false,-1, 0,0);
        tracep->declBit(c+2493,"ariane_testharness i_gpio_err_slv err_req w_valid", false,-1);
        tracep->declBit(c+2494,"ariane_testharness i_gpio_err_slv err_req b_ready", false,-1);
        tracep->declBus(c+2495,"ariane_testharness i_gpio_err_slv err_req ar id", false,-1, 4,0);
        tracep->declQuad(c+2496,"ariane_testharness i_gpio_err_slv err_req ar addr", false,-1, 63,0);
        tracep->declBus(c+2498,"ariane_testharness i_gpio_err_slv err_req ar len", false,-1, 7,0);
        tracep->declBus(c+2499,"ariane_testharness i_gpio_err_slv err_req ar size", false,-1, 2,0);
        tracep->declBus(c+2500,"ariane_testharness i_gpio_err_slv err_req ar burst", false,-1, 1,0);
        tracep->declBit(c+2501,"ariane_testharness i_gpio_err_slv err_req ar lock", false,-1);
        tracep->declBus(c+2502,"ariane_testharness i_gpio_err_slv err_req ar cache", false,-1, 3,0);
        tracep->declBus(c+2503,"ariane_testharness i_gpio_err_slv err_req ar prot", false,-1, 2,0);
        tracep->declBus(c+2504,"ariane_testharness i_gpio_err_slv err_req ar qos", false,-1, 3,0);
        tracep->declBus(c+2505,"ariane_testharness i_gpio_err_slv err_req ar region", false,-1, 3,0);
        tracep->declBus(c+2506,"ariane_testharness i_gpio_err_slv err_req ar user", false,-1, 0,0);
        tracep->declBit(c+2507,"ariane_testharness i_gpio_err_slv err_req ar_valid", false,-1);
        tracep->declBit(c+2508,"ariane_testharness i_gpio_err_slv err_req r_ready", false,-1);
        tracep->declBit(c+16670,"ariane_testharness i_gpio_err_slv err_resp aw_ready", false,-1);
        tracep->declBit(c+16671,"ariane_testharness i_gpio_err_slv err_resp ar_ready", false,-1);
        tracep->declBit(c+16672,"ariane_testharness i_gpio_err_slv err_resp w_ready", false,-1);
        tracep->declBit(c+16673,"ariane_testharness i_gpio_err_slv err_resp b_valid", false,-1);
        tracep->declBus(c+16674,"ariane_testharness i_gpio_err_slv err_resp b id", false,-1, 4,0);
        tracep->declBus(c+16675,"ariane_testharness i_gpio_err_slv err_resp b resp", false,-1, 1,0);
        tracep->declBus(c+16676,"ariane_testharness i_gpio_err_slv err_resp b user", false,-1, 0,0);
        tracep->declBit(c+16677,"ariane_testharness i_gpio_err_slv err_resp r_valid", false,-1);
        tracep->declBus(c+16678,"ariane_testharness i_gpio_err_slv err_resp r id", false,-1, 4,0);
        tracep->declQuad(c+16679,"ariane_testharness i_gpio_err_slv err_resp r data", false,-1, 63,0);
        tracep->declBus(c+16681,"ariane_testharness i_gpio_err_slv err_resp r resp", false,-1, 1,0);
        tracep->declBit(c+16682,"ariane_testharness i_gpio_err_slv err_resp r last", false,-1);
        tracep->declBus(c+16683,"ariane_testharness i_gpio_err_slv err_resp r user", false,-1, 0,0);
        tracep->declBit(c+25975,"ariane_testharness i_gpio_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+2509,"ariane_testharness i_gpio_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+2510,"ariane_testharness i_gpio_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+2511,"ariane_testharness i_gpio_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+2512,"ariane_testharness i_gpio_err_slv w_fifo_data", false,-1, 4,0);
        tracep->declBit(c+25976,"ariane_testharness i_gpio_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+25977,"ariane_testharness i_gpio_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+2513,"ariane_testharness i_gpio_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+2514,"ariane_testharness i_gpio_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+25978,"ariane_testharness i_gpio_err_slv b_fifo_data", false,-1, 4,0);
        tracep->declBus(c+2515,"ariane_testharness i_gpio_err_slv r_fifo_inp id", false,-1, 4,0);
        tracep->declBus(c+2516,"ariane_testharness i_gpio_err_slv r_fifo_inp len", false,-1, 7,0);
        tracep->declBit(c+25979,"ariane_testharness i_gpio_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+25980,"ariane_testharness i_gpio_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+2517,"ariane_testharness i_gpio_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+2518,"ariane_testharness i_gpio_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+25981,"ariane_testharness i_gpio_err_slv r_fifo_data id", false,-1, 4,0);
        tracep->declBus(c+25982,"ariane_testharness i_gpio_err_slv r_fifo_data len", false,-1, 7,0);
        tracep->declBit(c+2519,"ariane_testharness i_gpio_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+2520,"ariane_testharness i_gpio_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+25983,"ariane_testharness i_gpio_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+25984,"ariane_testharness i_gpio_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+2521,"ariane_testharness i_gpio_err_slv r_busy_d", false,-1);
        tracep->declBit(c+25985,"ariane_testharness i_gpio_err_slv r_busy_q", false,-1);
        tracep->declBit(c+2522,"ariane_testharness i_gpio_err_slv r_busy_load", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_gpio_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_gpio_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+25975,"ariane_testharness i_gpio_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+2509,"ariane_testharness i_gpio_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+25986,"ariane_testharness i_gpio_err_slv i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+2523,"ariane_testharness i_gpio_err_slv i_w_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+2510,"ariane_testharness i_gpio_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+2512,"ariane_testharness i_gpio_err_slv i_w_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+2511,"ariane_testharness i_gpio_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+2524,"ariane_testharness i_gpio_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+2525,"ariane_testharness i_gpio_err_slv i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25987,"ariane_testharness i_gpio_err_slv i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2526,"ariane_testharness i_gpio_err_slv i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25988,"ariane_testharness i_gpio_err_slv i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2527,"ariane_testharness i_gpio_err_slv i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+25989,"ariane_testharness i_gpio_err_slv i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+2528,"ariane_testharness i_gpio_err_slv i_w_fifo mem_n(0)", false,-1, 4,0);
        tracep->declBus(c+25990,"ariane_testharness i_gpio_err_slv i_w_fifo mem_q(0)", false,-1, 4,0);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_gpio_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_gpio_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+25976,"ariane_testharness i_gpio_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+25977,"ariane_testharness i_gpio_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+25991,"ariane_testharness i_gpio_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+2512,"ariane_testharness i_gpio_err_slv i_b_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+2513,"ariane_testharness i_gpio_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+25978,"ariane_testharness i_gpio_err_slv i_b_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+2514,"ariane_testharness i_gpio_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_gpio_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+2529,"ariane_testharness i_gpio_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+2530,"ariane_testharness i_gpio_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25992,"ariane_testharness i_gpio_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2531,"ariane_testharness i_gpio_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25993,"ariane_testharness i_gpio_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2532,"ariane_testharness i_gpio_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+25994,"ariane_testharness i_gpio_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+2533,"ariane_testharness i_gpio_err_slv i_b_fifo mem_n(0)", false,-1, 4,0);
        tracep->declBus(c+2534,"ariane_testharness i_gpio_err_slv i_b_fifo mem_n(1)", false,-1, 4,0);
        tracep->declBus(c+25995,"ariane_testharness i_gpio_err_slv i_b_fifo mem_q(0)", false,-1, 4,0);
        tracep->declBus(c+25996,"ariane_testharness i_gpio_err_slv i_b_fifo mem_q(1)", false,-1, 4,0);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_gpio_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+25979,"ariane_testharness i_gpio_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+25980,"ariane_testharness i_gpio_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+25997,"ariane_testharness i_gpio_err_slv i_r_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+2515,"ariane_testharness i_gpio_err_slv i_r_fifo data_i id", false,-1, 4,0);
        tracep->declBus(c+2516,"ariane_testharness i_gpio_err_slv i_r_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+2517,"ariane_testharness i_gpio_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+25981,"ariane_testharness i_gpio_err_slv i_r_fifo data_o id", false,-1, 4,0);
        tracep->declBus(c+25982,"ariane_testharness i_gpio_err_slv i_r_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+2518,"ariane_testharness i_gpio_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+2535,"ariane_testharness i_gpio_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+2536,"ariane_testharness i_gpio_err_slv i_r_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25998,"ariane_testharness i_gpio_err_slv i_r_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2537,"ariane_testharness i_gpio_err_slv i_r_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+25999,"ariane_testharness i_gpio_err_slv i_r_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2538,"ariane_testharness i_gpio_err_slv i_r_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26000,"ariane_testharness i_gpio_err_slv i_r_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+2539,"ariane_testharness i_gpio_err_slv i_r_fifo mem_n(0) id", false,-1, 4,0);
        tracep->declBus(c+2540,"ariane_testharness i_gpio_err_slv i_r_fifo mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+26001,"ariane_testharness i_gpio_err_slv i_r_fifo mem_q(0) id", false,-1, 4,0);
        tracep->declBus(c+26002,"ariane_testharness i_gpio_err_slv i_r_fifo mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+32576,"ariane_testharness i_gpio_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+2519,"ariane_testharness i_gpio_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+2520,"ariane_testharness i_gpio_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+25983,"ariane_testharness i_gpio_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_gpio_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+26003,"ariane_testharness i_gpio_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+25984,"ariane_testharness i_gpio_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26004,"ariane_testharness i_gpio_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_gpio_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+2519,"ariane_testharness i_gpio_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+2520,"ariane_testharness i_gpio_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+25983,"ariane_testharness i_gpio_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_gpio_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+32870,"ariane_testharness i_gpio_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+26003,"ariane_testharness i_gpio_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+25984,"ariane_testharness i_gpio_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26004,"ariane_testharness i_gpio_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+26005,"ariane_testharness i_gpio_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+2541,"ariane_testharness i_gpio_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+32507,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declBus(c+2206,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw id", false,-1, 4,0);
        tracep->declQuad(c+2207,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+2209,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+2210,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+2211,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+2212,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw lock", false,-1);
        tracep->declBus(c+2213,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+2214,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+2215,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+2216,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+2217,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+2218,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+2219,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+2220,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+2222,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+2223,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i w last", false,-1);
        tracep->declBus(c+2224,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+2225,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i w_valid", false,-1);
        tracep->declBit(c+2226,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i b_ready", false,-1);
        tracep->declBus(c+2227,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar id", false,-1, 4,0);
        tracep->declQuad(c+2228,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+2230,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+2231,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+2232,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+2233,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar lock", false,-1);
        tracep->declBus(c+2234,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+2235,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+2236,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+2237,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+2238,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+2239,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i ar_valid", false,-1);
        tracep->declBit(c+2240,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_req_i r_ready", false,-1);
        tracep->declBit(c+2241,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+2242,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+2243,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o w_ready", false,-1);
        tracep->declBit(c+2244,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o b_valid", false,-1);
        tracep->declBus(c+2245,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o b id", false,-1, 4,0);
        tracep->declBus(c+2246,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+2247,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+2248,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r_valid", false,-1);
        tracep->declBus(c+2249,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r id", false,-1, 4,0);
        tracep->declQuad(c+2250,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+2252,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+2253,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r last", false,-1);
        tracep->declBus(c+2254,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+2474,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+2475,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+2477,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+2478,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+2479,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+2480,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw lock", false,-1);
        tracep->declBus(c+2481,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+2482,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+2483,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+2484,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+2485,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+2486,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+2487,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+2488,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+2490,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+2491,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o w last", false,-1);
        tracep->declBus(c+2492,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+2493,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o w_valid", false,-1);
        tracep->declBit(c+2494,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o b_ready", false,-1);
        tracep->declBus(c+2495,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+2496,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+2498,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+2499,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+2500,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+2501,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar lock", false,-1);
        tracep->declBus(c+2502,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+2503,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+2504,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+2505,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+2506,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+2507,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o ar_valid", false,-1);
        tracep->declBit(c+2508,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_req_o r_ready", false,-1);
        tracep->declBit(c+16670,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16671,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16672,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16673,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16674,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16675,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16676,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16677,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16678,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16679,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16681,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16682,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r last", false,-1);
        tracep->declBus(c+16683,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+2542,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_cnt_d underflow", false,-1);
        tracep->declBus(c+2543,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_cnt_d cnt", false,-1, 1,0);
        tracep->declBit(c+26006,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_cnt_q underflow", false,-1);
        tracep->declBus(c+26007,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_cnt_q cnt", false,-1, 1,0);
        tracep->declBus(c+2544,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+26008,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+2545,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+26009,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+2546,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter id_d", false,-1, 4,0);
        tracep->declBus(c+26010,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter id_q", false,-1, 4,0);
        tracep->declBus(c+2547,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+26011,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+2548,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_push len", false,-1, 7,0);
        tracep->declBus(c+26012,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_pop len", false,-1, 7,0);
        tracep->declBit(c+26013,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+26014,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+2549,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+26015,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+26016,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+2550,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+2549,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+26015,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+2548,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd data_i len", false,-1, 7,0);
        tracep->declBit(c+26016,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+2550,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+26012,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd data_o len", false,-1, 7,0);
        tracep->declBit(c+26017,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+26018,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+26018,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+26017,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+26019,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+2548,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+2551,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+26012,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+2552,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+26020,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26018,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26017,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26020,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+2548,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i len", false,-1, 7,0);
        tracep->declBit(c+2551,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+26012,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o len", false,-1, 7,0);
        tracep->declBit(c+2552,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+2553,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+2554,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26021,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2555,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26022,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+2556,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26023,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+2557,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+26024,"ariane_testharness i_gpio_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_riscv_atomics AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics AXI_MAX_WRITE_TXNS", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics RISCV_WORD_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_riscv_atomics AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics rst_ni", false,-1);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_MAX_WRITE_TXNS", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics RISCV_WORD_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_riscv_atomics i_atomics AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics rst_ni", false,-1);
        tracep->declQuad(c+2558,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_addr_i", false,-1, 63,0);
        tracep->declBus(c+2560,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_prot_i", false,-1, 2,0);
        tracep->declBus(c+2561,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_region_i", false,-1, 3,0);
        tracep->declBus(c+2562,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_atop_i", false,-1, 5,0);
        tracep->declBus(c+2563,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_len_i", false,-1, 7,0);
        tracep->declBus(c+2564,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_size_i", false,-1, 2,0);
        tracep->declBus(c+2565,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_burst_i", false,-1, 1,0);
        tracep->declBit(c+2566,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_lock_i", false,-1);
        tracep->declBus(c+2567,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_cache_i", false,-1, 3,0);
        tracep->declBus(c+2568,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_qos_i", false,-1, 3,0);
        tracep->declBus(c+2569,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_id_i", false,-1, 4,0);
        tracep->declBus(c+2570,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_user_i", false,-1, 0,0);
        tracep->declBit(c+2571,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_ready_o", false,-1);
        tracep->declBit(c+2572,"ariane_testharness i_axi_riscv_atomics i_atomics slv_aw_valid_i", false,-1);
        tracep->declQuad(c+2573,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_addr_i", false,-1, 63,0);
        tracep->declBus(c+2575,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_prot_i", false,-1, 2,0);
        tracep->declBus(c+2576,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_region_i", false,-1, 3,0);
        tracep->declBus(c+2577,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_len_i", false,-1, 7,0);
        tracep->declBus(c+2578,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_size_i", false,-1, 2,0);
        tracep->declBus(c+2579,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_burst_i", false,-1, 1,0);
        tracep->declBit(c+2580,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_lock_i", false,-1);
        tracep->declBus(c+2581,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_cache_i", false,-1, 3,0);
        tracep->declBus(c+2582,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_qos_i", false,-1, 3,0);
        tracep->declBus(c+2583,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_id_i", false,-1, 4,0);
        tracep->declBus(c+2584,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_user_i", false,-1, 0,0);
        tracep->declBit(c+2585,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_ready_o", false,-1);
        tracep->declBit(c+2586,"ariane_testharness i_axi_riscv_atomics i_atomics slv_ar_valid_i", false,-1);
        tracep->declQuad(c+2587,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_data_i", false,-1, 63,0);
        tracep->declBus(c+2589,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_strb_i", false,-1, 7,0);
        tracep->declBus(c+2590,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_user_i", false,-1, 0,0);
        tracep->declBit(c+2591,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_last_i", false,-1);
        tracep->declBit(c+2592,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_ready_o", false,-1);
        tracep->declBit(c+2593,"ariane_testharness i_axi_riscv_atomics i_atomics slv_w_valid_i", false,-1);
        tracep->declQuad(c+2594,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_data_o", false,-1, 63,0);
        tracep->declBus(c+2596,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_resp_o", false,-1, 1,0);
        tracep->declBit(c+2597,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_last_o", false,-1);
        tracep->declBus(c+2598,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_id_o", false,-1, 4,0);
        tracep->declBus(c+2599,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_user_o", false,-1, 0,0);
        tracep->declBit(c+2600,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_ready_i", false,-1);
        tracep->declBit(c+2601,"ariane_testharness i_axi_riscv_atomics i_atomics slv_r_valid_o", false,-1);
        tracep->declBus(c+2602,"ariane_testharness i_axi_riscv_atomics i_atomics slv_b_resp_o", false,-1, 1,0);
        tracep->declBus(c+2603,"ariane_testharness i_axi_riscv_atomics i_atomics slv_b_id_o", false,-1, 4,0);
        tracep->declBus(c+2604,"ariane_testharness i_axi_riscv_atomics i_atomics slv_b_user_o", false,-1, 0,0);
        tracep->declBit(c+2605,"ariane_testharness i_axi_riscv_atomics i_atomics slv_b_ready_i", false,-1);
        tracep->declBit(c+2606,"ariane_testharness i_axi_riscv_atomics i_atomics slv_b_valid_o", false,-1);
        tracep->declQuad(c+2607,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_addr_o", false,-1, 63,0);
        tracep->declBus(c+2609,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+2610,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_region_o", false,-1, 3,0);
        tracep->declBus(c+32871,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_atop_o", false,-1, 5,0);
        tracep->declBus(c+2611,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_len_o", false,-1, 7,0);
        tracep->declBus(c+2612,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_size_o", false,-1, 2,0);
        tracep->declBus(c+2613,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_lock_o", false,-1);
        tracep->declBus(c+2614,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+2615,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_qos_o", false,-1, 3,0);
        tracep->declBus(c+2616,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_id_o", false,-1, 4,0);
        tracep->declBus(c+2617,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_user_o", false,-1, 0,0);
        tracep->declBit(c+2618,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_ready_i", false,-1);
        tracep->declBit(c+2619,"ariane_testharness i_axi_riscv_atomics i_atomics mst_aw_valid_o", false,-1);
        tracep->declQuad(c+2620,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_addr_o", false,-1, 63,0);
        tracep->declBus(c+2622,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+2623,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_region_o", false,-1, 3,0);
        tracep->declBus(c+2624,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_len_o", false,-1, 7,0);
        tracep->declBus(c+2625,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_size_o", false,-1, 2,0);
        tracep->declBus(c+2626,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_lock_o", false,-1);
        tracep->declBus(c+2627,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+2628,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_qos_o", false,-1, 3,0);
        tracep->declBus(c+2629,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_id_o", false,-1, 4,0);
        tracep->declBus(c+2630,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_user_o", false,-1, 0,0);
        tracep->declBit(c+2631,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_ready_i", false,-1);
        tracep->declBit(c+2632,"ariane_testharness i_axi_riscv_atomics i_atomics mst_ar_valid_o", false,-1);
        tracep->declQuad(c+2633,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_data_o", false,-1, 63,0);
        tracep->declBus(c+2635,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_strb_o", false,-1, 7,0);
        tracep->declBus(c+2636,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_user_o", false,-1, 0,0);
        tracep->declBit(c+2637,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_last_o", false,-1);
        tracep->declBit(c+2638,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_ready_i", false,-1);
        tracep->declBit(c+2639,"ariane_testharness i_axi_riscv_atomics i_atomics mst_w_valid_o", false,-1);
        tracep->declQuad(c+2640,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_data_i", false,-1, 63,0);
        tracep->declBus(c+2642,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_resp_i", false,-1, 1,0);
        tracep->declBit(c+2643,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_last_i", false,-1);
        tracep->declBus(c+2644,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_id_i", false,-1, 4,0);
        tracep->declBus(c+2645,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_user_i", false,-1, 0,0);
        tracep->declBit(c+2646,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_ready_o", false,-1);
        tracep->declBit(c+2647,"ariane_testharness i_axi_riscv_atomics i_atomics mst_r_valid_i", false,-1);
        tracep->declBus(c+2648,"ariane_testharness i_axi_riscv_atomics i_atomics mst_b_resp_i", false,-1, 1,0);
        tracep->declBus(c+2649,"ariane_testharness i_axi_riscv_atomics i_atomics mst_b_id_i", false,-1, 4,0);
        tracep->declBus(c+2650,"ariane_testharness i_axi_riscv_atomics i_atomics mst_b_user_i", false,-1, 0,0);
        tracep->declBit(c+2651,"ariane_testharness i_axi_riscv_atomics i_atomics mst_b_ready_o", false,-1);
        tracep->declBit(c+2652,"ariane_testharness i_axi_riscv_atomics i_atomics mst_b_valid_i", false,-1);
        tracep->declQuad(c+32872,"ariane_testharness i_axi_riscv_atomics i_atomics ADDR_BEGIN", false,-1, 63,0);
        tracep->declQuad(c+32874,"ariane_testharness i_axi_riscv_atomics i_atomics ADDR_END", false,-1, 63,0);
        tracep->declQuad(c+2607,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+2609,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_prot", false,-1, 2,0);
        tracep->declBus(c+2610,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_region", false,-1, 3,0);
        tracep->declBus(c+32871,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_atop", false,-1, 5,0);
        tracep->declBus(c+2611,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+2612,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+2613,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_burst", false,-1, 1,0);
        tracep->declBit(c+2653,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_lock", false,-1);
        tracep->declBus(c+2614,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+2615,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_qos", false,-1, 3,0);
        tracep->declBus(c+2616,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_id", false,-1, 4,0);
        tracep->declBus(c+2617,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_user", false,-1, 0,0);
        tracep->declBit(c+2654,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_ready", false,-1);
        tracep->declBit(c+2655,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_aw_valid", false,-1);
        tracep->declQuad(c+2620,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+2622,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+2623,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_region", false,-1, 3,0);
        tracep->declBus(c+2624,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+2625,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+2626,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_burst", false,-1, 1,0);
        tracep->declBit(c+2656,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_lock", false,-1);
        tracep->declBus(c+2627,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+2628,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_qos", false,-1, 3,0);
        tracep->declBus(c+2629,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_id", false,-1, 4,0);
        tracep->declBus(c+2630,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_user", false,-1, 0,0);
        tracep->declBit(c+2657,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_ready", false,-1);
        tracep->declBit(c+2658,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_ar_valid", false,-1);
        tracep->declQuad(c+2633,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+2635,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_strb", false,-1, 7,0);
        tracep->declBus(c+2636,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_user", false,-1, 0,0);
        tracep->declBit(c+2637,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_last", false,-1);
        tracep->declBit(c+2659,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_ready", false,-1);
        tracep->declBit(c+2660,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_w_valid", false,-1);
        tracep->declQuad(c+2640,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+2661,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+2643,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_last", false,-1);
        tracep->declBus(c+2644,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_id", false,-1, 4,0);
        tracep->declBus(c+2645,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_user", false,-1, 0,0);
        tracep->declBit(c+2662,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_ready", false,-1);
        tracep->declBit(c+2663,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_r_valid", false,-1);
        tracep->declBus(c+2664,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_b_resp", false,-1, 1,0);
        tracep->declBus(c+2665,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_b_id", false,-1, 4,0);
        tracep->declBus(c+2666,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_b_user", false,-1, 0,0);
        tracep->declBit(c+2667,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_b_ready", false,-1);
        tracep->declBit(c+2668,"ariane_testharness i_axi_riscv_atomics i_atomics int_axi_b_valid", false,-1);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_MAX_WRITE_TXNS", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos RISCV_WORD_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos rst_ni", false,-1);
        tracep->declQuad(c+2558,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_addr_i", false,-1, 63,0);
        tracep->declBus(c+2560,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_prot_i", false,-1, 2,0);
        tracep->declBus(c+2561,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_region_i", false,-1, 3,0);
        tracep->declBus(c+2562,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_atop_i", false,-1, 5,0);
        tracep->declBus(c+2563,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_len_i", false,-1, 7,0);
        tracep->declBus(c+2564,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_size_i", false,-1, 2,0);
        tracep->declBus(c+2565,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_burst_i", false,-1, 1,0);
        tracep->declBit(c+2566,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_lock_i", false,-1);
        tracep->declBus(c+2567,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_cache_i", false,-1, 3,0);
        tracep->declBus(c+2568,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_qos_i", false,-1, 3,0);
        tracep->declBus(c+2569,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_id_i", false,-1, 4,0);
        tracep->declBus(c+2570,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_user_i", false,-1, 0,0);
        tracep->declBit(c+2571,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_ready_o", false,-1);
        tracep->declBit(c+2572,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_aw_valid_i", false,-1);
        tracep->declQuad(c+2573,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_addr_i", false,-1, 63,0);
        tracep->declBus(c+2575,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_prot_i", false,-1, 2,0);
        tracep->declBus(c+2576,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_region_i", false,-1, 3,0);
        tracep->declBus(c+2577,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_len_i", false,-1, 7,0);
        tracep->declBus(c+2578,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_size_i", false,-1, 2,0);
        tracep->declBus(c+2579,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_burst_i", false,-1, 1,0);
        tracep->declBit(c+2580,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_lock_i", false,-1);
        tracep->declBus(c+2581,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_cache_i", false,-1, 3,0);
        tracep->declBus(c+2582,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_qos_i", false,-1, 3,0);
        tracep->declBus(c+2583,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_id_i", false,-1, 4,0);
        tracep->declBus(c+2584,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_user_i", false,-1, 0,0);
        tracep->declBit(c+2585,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_ready_o", false,-1);
        tracep->declBit(c+2586,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_ar_valid_i", false,-1);
        tracep->declQuad(c+2587,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_data_i", false,-1, 63,0);
        tracep->declBus(c+2589,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_strb_i", false,-1, 7,0);
        tracep->declBus(c+2590,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_user_i", false,-1, 0,0);
        tracep->declBit(c+2591,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_last_i", false,-1);
        tracep->declBit(c+2592,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_ready_o", false,-1);
        tracep->declBit(c+2593,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_w_valid_i", false,-1);
        tracep->declQuad(c+2594,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_data_o", false,-1, 63,0);
        tracep->declBus(c+2596,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_resp_o", false,-1, 1,0);
        tracep->declBit(c+2597,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_last_o", false,-1);
        tracep->declBus(c+2598,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_id_o", false,-1, 4,0);
        tracep->declBus(c+2599,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_user_o", false,-1, 0,0);
        tracep->declBit(c+2600,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_ready_i", false,-1);
        tracep->declBit(c+2601,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_r_valid_o", false,-1);
        tracep->declBus(c+2602,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_b_resp_o", false,-1, 1,0);
        tracep->declBus(c+2603,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_b_id_o", false,-1, 4,0);
        tracep->declBus(c+2604,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_b_user_o", false,-1, 0,0);
        tracep->declBit(c+2605,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_b_ready_i", false,-1);
        tracep->declBit(c+2606,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos slv_b_valid_o", false,-1);
        tracep->declQuad(c+2607,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_addr_o", false,-1, 63,0);
        tracep->declBus(c+2609,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+2610,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_region_o", false,-1, 3,0);
        tracep->declBus(c+32871,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_atop_o", false,-1, 5,0);
        tracep->declBus(c+2611,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_len_o", false,-1, 7,0);
        tracep->declBus(c+2612,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_size_o", false,-1, 2,0);
        tracep->declBus(c+2613,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+2653,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_lock_o", false,-1);
        tracep->declBus(c+2614,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+2615,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_qos_o", false,-1, 3,0);
        tracep->declBus(c+2616,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_id_o", false,-1, 4,0);
        tracep->declBus(c+2617,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_user_o", false,-1, 0,0);
        tracep->declBit(c+2654,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_ready_i", false,-1);
        tracep->declBit(c+2655,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_aw_valid_o", false,-1);
        tracep->declQuad(c+2620,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_addr_o", false,-1, 63,0);
        tracep->declBus(c+2622,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+2623,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_region_o", false,-1, 3,0);
        tracep->declBus(c+2624,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_len_o", false,-1, 7,0);
        tracep->declBus(c+2625,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_size_o", false,-1, 2,0);
        tracep->declBus(c+2626,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+2656,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_lock_o", false,-1);
        tracep->declBus(c+2627,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+2628,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_qos_o", false,-1, 3,0);
        tracep->declBus(c+2629,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_id_o", false,-1, 4,0);
        tracep->declBus(c+2630,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_user_o", false,-1, 0,0);
        tracep->declBit(c+2657,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_ready_i", false,-1);
        tracep->declBit(c+2658,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_ar_valid_o", false,-1);
        tracep->declQuad(c+2633,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_data_o", false,-1, 63,0);
        tracep->declBus(c+2635,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_strb_o", false,-1, 7,0);
        tracep->declBus(c+2636,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_user_o", false,-1, 0,0);
        tracep->declBit(c+2637,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_last_o", false,-1);
        tracep->declBit(c+2659,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_ready_i", false,-1);
        tracep->declBit(c+2660,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_w_valid_o", false,-1);
        tracep->declQuad(c+2640,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_data_i", false,-1, 63,0);
        tracep->declBus(c+2661,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_resp_i", false,-1, 1,0);
        tracep->declBit(c+2643,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_last_i", false,-1);
        tracep->declBus(c+2644,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_id_i", false,-1, 4,0);
        tracep->declBus(c+2645,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_user_i", false,-1, 0,0);
        tracep->declBit(c+2662,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_ready_o", false,-1);
        tracep->declBit(c+2663,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_r_valid_i", false,-1);
        tracep->declBus(c+2664,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_b_resp_i", false,-1, 1,0);
        tracep->declBus(c+2665,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_b_id_i", false,-1, 4,0);
        tracep->declBus(c+2666,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_b_user_i", false,-1, 0,0);
        tracep->declBit(c+2667,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_b_ready_o", false,-1);
        tracep->declBit(c+2668,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos mst_b_valid_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos OUTSTND_BURSTS_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos AXI_ALU_RATIO", false,-1, 31,0);
        tracep->declBus(c+2669,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_state_d", false,-1, 1,0);
        tracep->declBus(c+26025,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_state_q", false,-1, 1,0);
        tracep->declBus(c+2670,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_state_d", false,-1, 2,0);
        tracep->declBus(c+26026,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_state_q", false,-1, 2,0);
        tracep->declBus(c+2671,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos b_state_d", false,-1, 1,0);
        tracep->declBus(c+26027,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos b_state_q", false,-1, 1,0);
        tracep->declBus(c+2672,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos ar_state_d", false,-1, 1,0);
        tracep->declBus(c+26028,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos ar_state_q", false,-1, 1,0);
        tracep->declBus(c+2673,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_state_d", false,-1, 1,0);
        tracep->declBus(c+26029,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_state_q", false,-1, 1,0);
        tracep->declBus(c+2674,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos atop_valid_d", false,-1, 1,0);
        tracep->declBus(c+26030,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos atop_valid_q", false,-1, 1,0);
        tracep->declQuad(c+2675,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos addr_d", false,-1, 63,0);
        tracep->declQuad(c+26031,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos addr_q", false,-1, 63,0);
        tracep->declBus(c+2677,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos id_d", false,-1, 4,0);
        tracep->declBus(c+26033,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos id_q", false,-1, 4,0);
        tracep->declBus(c+2678,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_d", false,-1, 7,0);
        tracep->declBus(c+26034,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_q", false,-1, 7,0);
        tracep->declBus(c+2679,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos size_d", false,-1, 2,0);
        tracep->declBus(c+26035,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos size_q", false,-1, 2,0);
        tracep->declBus(c+2680,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos atop_d", false,-1, 5,0);
        tracep->declBus(c+26036,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos atop_q", false,-1, 5,0);
        tracep->declBus(c+2681,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos cache_d", false,-1, 3,0);
        tracep->declBus(c+26037,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos cache_q", false,-1, 3,0);
        tracep->declBus(c+2682,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos prot_d", false,-1, 2,0);
        tracep->declBus(c+26038,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos prot_q", false,-1, 2,0);
        tracep->declBus(c+2683,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos qos_d", false,-1, 3,0);
        tracep->declBus(c+26039,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos qos_q", false,-1, 3,0);
        tracep->declBus(c+2684,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos region_d", false,-1, 3,0);
        tracep->declBus(c+26040,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos region_q", false,-1, 3,0);
        tracep->declBus(c+2685,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_resp_d", false,-1, 1,0);
        tracep->declBus(c+26041,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_resp_q", false,-1, 1,0);
        tracep->declBus(c+2686,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_user_d", false,-1, 0,0);
        tracep->declBus(c+26042,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_user_q", false,-1, 0,0);
        tracep->declBus(c+2687,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_user_d", false,-1, 0,0);
        tracep->declBus(c+26043,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_user_q", false,-1, 0,0);
        tracep->declBus(c+2688,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_user_d", false,-1, 0,0);
        tracep->declBus(c+26044,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_user_q", false,-1, 0,0);
        tracep->declQuad(c+2689,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_data_d", false,-1, 63,0);
        tracep->declQuad(c+26045,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_data_q", false,-1, 63,0);
        tracep->declQuad(c+2691,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_data_d", false,-1, 63,0);
        tracep->declQuad(c+26047,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_data_q", false,-1, 63,0);
        tracep->declQuad(c+26049,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos result_d", false,-1, 63,0);
        tracep->declQuad(c+26051,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos result_q", false,-1, 63,0);
        tracep->declBit(c+2693,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_d_valid_d", false,-1);
        tracep->declBit(c+26053,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_d_valid_q", false,-1);
        tracep->declBit(c+2694,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_d_valid_d", false,-1);
        tracep->declBit(c+26054,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_d_valid_q", false,-1);
        tracep->declBus(c+2695,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_d", false,-1, 0,0);
        tracep->declBus(c+26055,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_q", false,-1, 0,0);
        tracep->declBus(c+2696,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_req_d", false,-1, 0,0);
        tracep->declBus(c+26056,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_req_q", false,-1, 0,0);
        tracep->declBus(c+2697,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_inj_d", false,-1, 0,0);
        tracep->declBus(c+26057,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_cnt_inj_q", false,-1, 0,0);
        tracep->declBit(c+26058,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos adapter_ready", false,-1);
        tracep->declBit(c+2698,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos transaction_collision", false,-1);
        tracep->declBit(c+26059,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_valid", false,-1);
        tracep->declBit(c+26060,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_ready", false,-1);
        tracep->declBit(c+26061,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos aw_free", false,-1);
        tracep->declBit(c+26062,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_valid", false,-1);
        tracep->declBit(c+26063,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_ready", false,-1);
        tracep->declBit(c+26064,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos w_free", false,-1);
        tracep->declBit(c+26065,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos b_valid", false,-1);
        tracep->declBit(c+26066,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos b_ready", false,-1);
        tracep->declBit(c+26067,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos b_free", false,-1);
        tracep->declBit(c+26068,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos ar_valid", false,-1);
        tracep->declBit(c+26069,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos ar_ready", false,-1);
        tracep->declBit(c+26070,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos ar_free", false,-1);
        tracep->declBit(c+26071,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_valid", false,-1);
        tracep->declBit(c+26072,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_ready", false,-1);
        tracep->declBit(c+26073,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos r_free", false,-1);
        tracep->declQuad(c+26074,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos alu_operand_a", false,-1, 63,0);
        tracep->declQuad(c+26076,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos alu_operand_b", false,-1, 63,0);
        tracep->declQuad(c+26078,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos alu_result", false,-1, 63,0);
        tracep->declQuad(c+26078,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos alu_result_ext", false,-1, 63,0);
        tracep->declQuad(c+26080,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos op_a(0)", false,-1, 63,0);
        tracep->declQuad(c+26082,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos op_b(0)", false,-1, 63,0);
        tracep->declQuad(c+26084,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos op_a_sign_ext(0)", false,-1, 63,0);
        tracep->declQuad(c+26086,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos op_b_sign_ext(0)", false,-1, 63,0);
        tracep->declQuad(c+26078,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos res(0)", false,-1, 63,0);
        tracep->declBus(c+26088,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(0)", false,-1, 7,0);
        tracep->declBus(c+26089,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(1)", false,-1, 7,0);
        tracep->declBus(c+26090,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(2)", false,-1, 7,0);
        tracep->declBus(c+26091,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(3)", false,-1, 7,0);
        tracep->declBus(c+26092,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(4)", false,-1, 7,0);
        tracep->declBus(c+26093,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(5)", false,-1, 7,0);
        tracep->declBus(c+26094,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(6)", false,-1, 7,0);
        tracep->declBus(c+26095,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos strb_ext(7)", false,-1, 7,0);
        tracep->declBit(c+26096,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos sign_a", false,-1);
        tracep->declBit(c+26097,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos sign_b", false,-1);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+26036,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu amo_op_i", false,-1, 5,0);
        tracep->declQuad(c+26074,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu amo_operand_a_i", false,-1, 63,0);
        tracep->declQuad(c+26076,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu amo_operand_b_i", false,-1, 63,0);
        tracep->declQuad(c+26078,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu amo_result_o", false,-1, 63,0);
        tracep->declArray(c+26098,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu adder_sum", false,-1, 64,0);
        tracep->declArray(c+26101,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu adder_operand_a", false,-1, 64,0);
        tracep->declArray(c+26104,"ariane_testharness i_axi_riscv_atomics i_atomics i_amos i_amo_alu adder_operand_b", false,-1, 64,0);
        tracep->declQuad(c+32872,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc ADDR_BEGIN", false,-1, 63,0);
        tracep->declQuad(c+32874,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc ADDR_END", false,-1, 63,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc rst_ni", false,-1);
        tracep->declQuad(c+2607,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_addr_i", false,-1, 63,0);
        tracep->declBus(c+2609,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_prot_i", false,-1, 2,0);
        tracep->declBus(c+2610,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_region_i", false,-1, 3,0);
        tracep->declBus(c+32871,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_atop_i", false,-1, 5,0);
        tracep->declBus(c+2611,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_len_i", false,-1, 7,0);
        tracep->declBus(c+2612,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_size_i", false,-1, 2,0);
        tracep->declBus(c+2613,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_burst_i", false,-1, 1,0);
        tracep->declBit(c+2653,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_lock_i", false,-1);
        tracep->declBus(c+2614,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_cache_i", false,-1, 3,0);
        tracep->declBus(c+2615,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_qos_i", false,-1, 3,0);
        tracep->declBus(c+2616,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_id_i", false,-1, 4,0);
        tracep->declBus(c+2617,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_user_i", false,-1, 0,0);
        tracep->declBit(c+2654,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_ready_o", false,-1);
        tracep->declBit(c+2655,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_aw_valid_i", false,-1);
        tracep->declQuad(c+2620,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_addr_i", false,-1, 63,0);
        tracep->declBus(c+2622,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_prot_i", false,-1, 2,0);
        tracep->declBus(c+2623,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_region_i", false,-1, 3,0);
        tracep->declBus(c+2624,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_len_i", false,-1, 7,0);
        tracep->declBus(c+2625,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_size_i", false,-1, 2,0);
        tracep->declBus(c+2626,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_burst_i", false,-1, 1,0);
        tracep->declBit(c+2656,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_lock_i", false,-1);
        tracep->declBus(c+2627,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_cache_i", false,-1, 3,0);
        tracep->declBus(c+2628,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_qos_i", false,-1, 3,0);
        tracep->declBus(c+2629,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_id_i", false,-1, 4,0);
        tracep->declBus(c+2630,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_user_i", false,-1, 0,0);
        tracep->declBit(c+2657,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_ready_o", false,-1);
        tracep->declBit(c+2658,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_ar_valid_i", false,-1);
        tracep->declQuad(c+2633,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_data_i", false,-1, 63,0);
        tracep->declBus(c+2635,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_strb_i", false,-1, 7,0);
        tracep->declBus(c+2636,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_user_i", false,-1, 0,0);
        tracep->declBit(c+2637,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_last_i", false,-1);
        tracep->declBit(c+2659,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_ready_o", false,-1);
        tracep->declBit(c+2660,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_w_valid_i", false,-1);
        tracep->declQuad(c+2640,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_data_o", false,-1, 63,0);
        tracep->declBus(c+2661,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_resp_o", false,-1, 1,0);
        tracep->declBit(c+2643,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_last_o", false,-1);
        tracep->declBus(c+2644,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_id_o", false,-1, 4,0);
        tracep->declBus(c+2645,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_user_o", false,-1, 0,0);
        tracep->declBit(c+2662,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_ready_i", false,-1);
        tracep->declBit(c+2663,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_r_valid_o", false,-1);
        tracep->declBus(c+2664,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_b_resp_o", false,-1, 1,0);
        tracep->declBus(c+2665,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_b_id_o", false,-1, 4,0);
        tracep->declBus(c+2666,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_b_user_o", false,-1, 0,0);
        tracep->declBit(c+2667,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_b_ready_i", false,-1);
        tracep->declBit(c+2668,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc slv_b_valid_o", false,-1);
        tracep->declQuad(c+2607,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_addr_o", false,-1, 63,0);
        tracep->declBus(c+2609,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+2610,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_region_o", false,-1, 3,0);
        tracep->declBus(c+32871,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_atop_o", false,-1, 5,0);
        tracep->declBus(c+2611,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_len_o", false,-1, 7,0);
        tracep->declBus(c+2612,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_size_o", false,-1, 2,0);
        tracep->declBus(c+2613,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_lock_o", false,-1);
        tracep->declBus(c+2614,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+2615,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_qos_o", false,-1, 3,0);
        tracep->declBus(c+2616,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_id_o", false,-1, 4,0);
        tracep->declBus(c+2617,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_user_o", false,-1, 0,0);
        tracep->declBit(c+2618,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_ready_i", false,-1);
        tracep->declBit(c+2619,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_aw_valid_o", false,-1);
        tracep->declQuad(c+2620,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_addr_o", false,-1, 63,0);
        tracep->declBus(c+2622,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+2623,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_region_o", false,-1, 3,0);
        tracep->declBus(c+2624,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_len_o", false,-1, 7,0);
        tracep->declBus(c+2625,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_size_o", false,-1, 2,0);
        tracep->declBus(c+2626,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_lock_o", false,-1);
        tracep->declBus(c+2627,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+2628,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_qos_o", false,-1, 3,0);
        tracep->declBus(c+2629,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_id_o", false,-1, 4,0);
        tracep->declBus(c+2630,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_user_o", false,-1, 0,0);
        tracep->declBit(c+2631,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_ready_i", false,-1);
        tracep->declBit(c+2632,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_ar_valid_o", false,-1);
        tracep->declQuad(c+2633,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_data_o", false,-1, 63,0);
        tracep->declBus(c+2635,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_strb_o", false,-1, 7,0);
        tracep->declBus(c+2636,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_user_o", false,-1, 0,0);
        tracep->declBit(c+2637,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_last_o", false,-1);
        tracep->declBit(c+2638,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_ready_i", false,-1);
        tracep->declBit(c+2639,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_w_valid_o", false,-1);
        tracep->declQuad(c+2640,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_data_i", false,-1, 63,0);
        tracep->declBus(c+2642,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_resp_i", false,-1, 1,0);
        tracep->declBit(c+2643,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_last_i", false,-1);
        tracep->declBus(c+2644,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_id_i", false,-1, 4,0);
        tracep->declBus(c+2645,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_user_i", false,-1, 0,0);
        tracep->declBit(c+2646,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_ready_o", false,-1);
        tracep->declBit(c+2647,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_r_valid_i", false,-1);
        tracep->declBus(c+2648,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_b_resp_i", false,-1, 1,0);
        tracep->declBus(c+2649,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_b_id_i", false,-1, 4,0);
        tracep->declBus(c+2650,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_b_user_i", false,-1, 0,0);
        tracep->declBit(c+2651,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_b_ready_o", false,-1);
        tracep->declBit(c+2652,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc mst_b_valid_i", false,-1);
        tracep->declBus(c+2699,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_check_id", false,-1, 4,0);
        tracep->declBus(c+2700,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_set_id", false,-1, 4,0);
        tracep->declBus(c+2701,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_id_d", false,-1, 4,0);
        tracep->declBus(c+26107,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_id_q", false,-1, 4,0);
        tracep->declQuad(c+2702,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_check_addr", false,-1, 63,0);
        tracep->declQuad(c+2704,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_clr_addr", false,-1, 63,0);
        tracep->declQuad(c+2706,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_set_addr", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc rd_clr_addr", false,-1, 63,0);
        tracep->declQuad(c+2708,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc wr_clr_addr", false,-1, 63,0);
        tracep->declQuad(c+2710,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_addr_d", false,-1, 63,0);
        tracep->declQuad(c+26108,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_addr_q", false,-1, 63,0);
        tracep->declBit(c+2712,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_check_req", false,-1);
        tracep->declBit(c+2713,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_check_gnt", false,-1);
        tracep->declBit(c+2714,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_clr_req", false,-1);
        tracep->declBit(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_clr_gnt", false,-1);
        tracep->declBit(c+2716,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_set_req", false,-1);
        tracep->declBit(c+2717,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_set_gnt", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc rd_clr_req", false,-1);
        tracep->declBit(c+2718,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc rd_clr_gnt", false,-1);
        tracep->declBit(c+2719,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc wr_clr_req", false,-1);
        tracep->declBit(c+2720,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc wr_clr_gnt", false,-1);
        tracep->declBit(c+2721,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc art_check_res", false,-1);
        tracep->declBit(c+2722,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc b_excl_d", false,-1);
        tracep->declBit(c+26110,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc b_excl_q", false,-1);
        tracep->declBit(c+2723,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc r_excl_d", false,-1);
        tracep->declBit(c+26111,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc r_excl_q", false,-1);
        tracep->declBus(c+2724,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc r_state_d", false,-1, 1,0);
        tracep->declBus(c+26112,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc r_state_q", false,-1, 1,0);
        tracep->declBus(c+2725,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_state_d", false,-1, 2,0);
        tracep->declBus(c+26113,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc w_state_q", false,-1, 2,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art rst_ni", false,-1);
        tracep->declQuad(c+2704,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art clr_addr_i", false,-1, 63,0);
        tracep->declBit(c+2714,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art clr_req_i", false,-1);
        tracep->declBit(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art clr_gnt_o", false,-1);
        tracep->declQuad(c+2706,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art set_addr_i", false,-1, 63,0);
        tracep->declBus(c+2700,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art set_id_i", false,-1, 4,0);
        tracep->declBit(c+2716,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art set_req_i", false,-1);
        tracep->declBit(c+2717,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art set_gnt_o", false,-1);
        tracep->declQuad(c+2702,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art check_addr_i", false,-1, 63,0);
        tracep->declBus(c+2699,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art check_id_i", false,-1, 4,0);
        tracep->declBit(c+2721,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art check_res_o", false,-1);
        tracep->declBit(c+2712,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art check_req_i", false,-1);
        tracep->declBit(c+2713,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art check_gnt_o", false,-1);
        tracep->declBus(c+32876,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art N_IDS", false,-1, 31,0);
        tracep->declQuad(c+2726,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(0)", false,-1, 63,0);
        tracep->declQuad(c+2728,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(1)", false,-1, 63,0);
        tracep->declQuad(c+2730,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(2)", false,-1, 63,0);
        tracep->declQuad(c+2732,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(3)", false,-1, 63,0);
        tracep->declQuad(c+2734,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(4)", false,-1, 63,0);
        tracep->declQuad(c+2736,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(5)", false,-1, 63,0);
        tracep->declQuad(c+2738,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(6)", false,-1, 63,0);
        tracep->declQuad(c+2740,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(7)", false,-1, 63,0);
        tracep->declQuad(c+2742,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(8)", false,-1, 63,0);
        tracep->declQuad(c+2744,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(9)", false,-1, 63,0);
        tracep->declQuad(c+2746,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(10)", false,-1, 63,0);
        tracep->declQuad(c+2748,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(11)", false,-1, 63,0);
        tracep->declQuad(c+2750,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(12)", false,-1, 63,0);
        tracep->declQuad(c+2752,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(13)", false,-1, 63,0);
        tracep->declQuad(c+2754,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(14)", false,-1, 63,0);
        tracep->declQuad(c+2756,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(15)", false,-1, 63,0);
        tracep->declQuad(c+2758,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(16)", false,-1, 63,0);
        tracep->declQuad(c+2760,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(17)", false,-1, 63,0);
        tracep->declQuad(c+2762,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(18)", false,-1, 63,0);
        tracep->declQuad(c+2764,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(19)", false,-1, 63,0);
        tracep->declQuad(c+2766,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(20)", false,-1, 63,0);
        tracep->declQuad(c+2768,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(21)", false,-1, 63,0);
        tracep->declQuad(c+2770,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(22)", false,-1, 63,0);
        tracep->declQuad(c+2772,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(23)", false,-1, 63,0);
        tracep->declQuad(c+2774,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(24)", false,-1, 63,0);
        tracep->declQuad(c+2776,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(25)", false,-1, 63,0);
        tracep->declQuad(c+2778,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(26)", false,-1, 63,0);
        tracep->declQuad(c+2780,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(27)", false,-1, 63,0);
        tracep->declQuad(c+2782,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(28)", false,-1, 63,0);
        tracep->declQuad(c+2784,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(29)", false,-1, 63,0);
        tracep->declQuad(c+2786,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(30)", false,-1, 63,0);
        tracep->declQuad(c+2788,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_d(31)", false,-1, 63,0);
        tracep->declQuad(c+26114,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(0)", false,-1, 63,0);
        tracep->declQuad(c+26116,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(1)", false,-1, 63,0);
        tracep->declQuad(c+26118,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(2)", false,-1, 63,0);
        tracep->declQuad(c+26120,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(3)", false,-1, 63,0);
        tracep->declQuad(c+26122,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(4)", false,-1, 63,0);
        tracep->declQuad(c+26124,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(5)", false,-1, 63,0);
        tracep->declQuad(c+26126,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(6)", false,-1, 63,0);
        tracep->declQuad(c+26128,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(7)", false,-1, 63,0);
        tracep->declQuad(c+26130,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(8)", false,-1, 63,0);
        tracep->declQuad(c+26132,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(9)", false,-1, 63,0);
        tracep->declQuad(c+26134,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(10)", false,-1, 63,0);
        tracep->declQuad(c+26136,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(11)", false,-1, 63,0);
        tracep->declQuad(c+26138,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(12)", false,-1, 63,0);
        tracep->declQuad(c+26140,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(13)", false,-1, 63,0);
        tracep->declQuad(c+26142,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(14)", false,-1, 63,0);
        tracep->declQuad(c+26144,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(15)", false,-1, 63,0);
        tracep->declQuad(c+26146,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(16)", false,-1, 63,0);
        tracep->declQuad(c+26148,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(17)", false,-1, 63,0);
        tracep->declQuad(c+26150,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(18)", false,-1, 63,0);
        tracep->declQuad(c+26152,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(19)", false,-1, 63,0);
        tracep->declQuad(c+26154,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(20)", false,-1, 63,0);
        tracep->declQuad(c+26156,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(21)", false,-1, 63,0);
        tracep->declQuad(c+26158,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(22)", false,-1, 63,0);
        tracep->declQuad(c+26160,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(23)", false,-1, 63,0);
        tracep->declQuad(c+26162,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(24)", false,-1, 63,0);
        tracep->declQuad(c+26164,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(25)", false,-1, 63,0);
        tracep->declQuad(c+26166,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(26)", false,-1, 63,0);
        tracep->declQuad(c+26168,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(27)", false,-1, 63,0);
        tracep->declQuad(c+26170,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(28)", false,-1, 63,0);
        tracep->declQuad(c+26172,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(29)", false,-1, 63,0);
        tracep->declQuad(c+26174,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(30)", false,-1, 63,0);
        tracep->declQuad(c+26176,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art tbl_q(31)", false,-1, 63,0);
        tracep->declBit(c+2790,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art clr", false,-1);
        tracep->declBit(c+2791,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_art set", false,-1);
        tracep->declBus(c+32877,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb N_INP", false,-1, 31,0);
        tracep->declBus(c+32878,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb ARBITER", false,-1, 15,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb rst_ni", false,-1);
        tracep->declQuad(c+2792,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb inp_data_i(0)", false,-1, 63,0);
        tracep->declQuad(c+2794,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb inp_data_i(1)", false,-1, 63,0);
        tracep->declBus(c+2796,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb inp_valid_i", false,-1, 1,0);
        tracep->declBus(c+2797,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb inp_ready_o", false,-1, 1,0);
        tracep->declQuad(c+2704,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb oup_data_o", false,-1, 63,0);
        tracep->declBit(c+2714,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb oup_valid_o", false,-1);
        tracep->declBit(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb oup_ready_i", false,-1);
        tracep->declBus(c+32877,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb N_INP", false,-1, 31,0);
        tracep->declBus(c+32878,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb ARBITER", false,-1, 15,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb flush_i", false,-1);
        tracep->declQuad(c+2792,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb inp_data_i(0)", false,-1, 63,0);
        tracep->declQuad(c+2794,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb inp_data_i(1)", false,-1, 63,0);
        tracep->declBus(c+2796,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb inp_valid_i", false,-1, 1,0);
        tracep->declBus(c+2797,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb inp_ready_o", false,-1, 1,0);
        tracep->declQuad(c+2704,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb oup_data_o", false,-1, 63,0);
        tracep->declBit(c+2714,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb oup_valid_o", false,-1);
        tracep->declBit(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb oup_ready_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+2796,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+2797,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gnt_o", false,-1, 1,0);
        tracep->declQuad(c+2792,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter data_i(0)", false,-1, 63,0);
        tracep->declQuad(c+2794,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter data_i(1)", false,-1, 63,0);
        tracep->declBit(c+2714,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter req_o", false,-1);
        tracep->declBit(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gnt_i", false,-1);
        tracep->declQuad(c+2704,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter data_o", false,-1, 63,0);
        tracep->declBus(c+2798,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+2799,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declQuad(c+2800,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter data_nodes(0)", false,-1, 63,0);
        tracep->declBus(c+2715,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+2802,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26178,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+2803,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16684,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+2804,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26179,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26180,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+2805,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+2806,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+2807,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+2808,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+2809,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+2810,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32879,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+2798,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2805,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+2807,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+2810,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+17,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+18,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+2811,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+2812,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+2813,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+2814,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2806,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+2808,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+2815,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+19,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+20,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+2816,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+2817,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+2818,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+2819,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_riscv_atomics i_atomics i_lrsc i_non_excl_acc_arb i_arb gen_rr_arb i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_delayer AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_delayer AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_delayer AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_delayer AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer STALL_RANDOM_INPUT", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer STALL_RANDOM_OUTPUT", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_delayer FIXED_DELAY_INPUT", false,-1, 31,0);
        tracep->declBus(c+32880,"ariane_testharness i_axi_delayer FIXED_DELAY_OUTPUT", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer rst_ni", false,-1);
        tracep->declBus(c+2820,"ariane_testharness i_axi_delayer slv_req aw id", false,-1, 4,0);
        tracep->declQuad(c+2821,"ariane_testharness i_axi_delayer slv_req aw addr", false,-1, 63,0);
        tracep->declBus(c+2823,"ariane_testharness i_axi_delayer slv_req aw len", false,-1, 7,0);
        tracep->declBus(c+2824,"ariane_testharness i_axi_delayer slv_req aw size", false,-1, 2,0);
        tracep->declBus(c+2825,"ariane_testharness i_axi_delayer slv_req aw burst", false,-1, 1,0);
        tracep->declBit(c+2826,"ariane_testharness i_axi_delayer slv_req aw lock", false,-1);
        tracep->declBus(c+2827,"ariane_testharness i_axi_delayer slv_req aw cache", false,-1, 3,0);
        tracep->declBus(c+2828,"ariane_testharness i_axi_delayer slv_req aw prot", false,-1, 2,0);
        tracep->declBus(c+2829,"ariane_testharness i_axi_delayer slv_req aw qos", false,-1, 3,0);
        tracep->declBus(c+2830,"ariane_testharness i_axi_delayer slv_req aw region", false,-1, 3,0);
        tracep->declBus(c+2831,"ariane_testharness i_axi_delayer slv_req aw atop", false,-1, 5,0);
        tracep->declBus(c+2832,"ariane_testharness i_axi_delayer slv_req aw user", false,-1, 0,0);
        tracep->declBit(c+2833,"ariane_testharness i_axi_delayer slv_req aw_valid", false,-1);
        tracep->declQuad(c+2834,"ariane_testharness i_axi_delayer slv_req w data", false,-1, 63,0);
        tracep->declBus(c+2836,"ariane_testharness i_axi_delayer slv_req w strb", false,-1, 7,0);
        tracep->declBit(c+2837,"ariane_testharness i_axi_delayer slv_req w last", false,-1);
        tracep->declBus(c+2838,"ariane_testharness i_axi_delayer slv_req w user", false,-1, 0,0);
        tracep->declBit(c+2839,"ariane_testharness i_axi_delayer slv_req w_valid", false,-1);
        tracep->declBit(c+2840,"ariane_testharness i_axi_delayer slv_req b_ready", false,-1);
        tracep->declBus(c+2841,"ariane_testharness i_axi_delayer slv_req ar id", false,-1, 4,0);
        tracep->declQuad(c+2842,"ariane_testharness i_axi_delayer slv_req ar addr", false,-1, 63,0);
        tracep->declBus(c+2844,"ariane_testharness i_axi_delayer slv_req ar len", false,-1, 7,0);
        tracep->declBus(c+2845,"ariane_testharness i_axi_delayer slv_req ar size", false,-1, 2,0);
        tracep->declBus(c+2846,"ariane_testharness i_axi_delayer slv_req ar burst", false,-1, 1,0);
        tracep->declBit(c+2847,"ariane_testharness i_axi_delayer slv_req ar lock", false,-1);
        tracep->declBus(c+2848,"ariane_testharness i_axi_delayer slv_req ar cache", false,-1, 3,0);
        tracep->declBus(c+2849,"ariane_testharness i_axi_delayer slv_req ar prot", false,-1, 2,0);
        tracep->declBus(c+2850,"ariane_testharness i_axi_delayer slv_req ar qos", false,-1, 3,0);
        tracep->declBus(c+2851,"ariane_testharness i_axi_delayer slv_req ar region", false,-1, 3,0);
        tracep->declBus(c+2852,"ariane_testharness i_axi_delayer slv_req ar user", false,-1, 0,0);
        tracep->declBit(c+2853,"ariane_testharness i_axi_delayer slv_req ar_valid", false,-1);
        tracep->declBit(c+2854,"ariane_testharness i_axi_delayer slv_req r_ready", false,-1);
        tracep->declBus(c+2855,"ariane_testharness i_axi_delayer mst_req aw id", false,-1, 4,0);
        tracep->declQuad(c+2856,"ariane_testharness i_axi_delayer mst_req aw addr", false,-1, 63,0);
        tracep->declBus(c+2858,"ariane_testharness i_axi_delayer mst_req aw len", false,-1, 7,0);
        tracep->declBus(c+2859,"ariane_testharness i_axi_delayer mst_req aw size", false,-1, 2,0);
        tracep->declBus(c+2860,"ariane_testharness i_axi_delayer mst_req aw burst", false,-1, 1,0);
        tracep->declBit(c+2861,"ariane_testharness i_axi_delayer mst_req aw lock", false,-1);
        tracep->declBus(c+2862,"ariane_testharness i_axi_delayer mst_req aw cache", false,-1, 3,0);
        tracep->declBus(c+2863,"ariane_testharness i_axi_delayer mst_req aw prot", false,-1, 2,0);
        tracep->declBus(c+2864,"ariane_testharness i_axi_delayer mst_req aw qos", false,-1, 3,0);
        tracep->declBus(c+2865,"ariane_testharness i_axi_delayer mst_req aw region", false,-1, 3,0);
        tracep->declBus(c+2866,"ariane_testharness i_axi_delayer mst_req aw atop", false,-1, 5,0);
        tracep->declBus(c+2867,"ariane_testharness i_axi_delayer mst_req aw user", false,-1, 0,0);
        tracep->declBit(c+2868,"ariane_testharness i_axi_delayer mst_req aw_valid", false,-1);
        tracep->declQuad(c+2869,"ariane_testharness i_axi_delayer mst_req w data", false,-1, 63,0);
        tracep->declBus(c+2871,"ariane_testharness i_axi_delayer mst_req w strb", false,-1, 7,0);
        tracep->declBit(c+2872,"ariane_testharness i_axi_delayer mst_req w last", false,-1);
        tracep->declBus(c+2873,"ariane_testharness i_axi_delayer mst_req w user", false,-1, 0,0);
        tracep->declBit(c+2874,"ariane_testharness i_axi_delayer mst_req w_valid", false,-1);
        tracep->declBit(c+2875,"ariane_testharness i_axi_delayer mst_req b_ready", false,-1);
        tracep->declBus(c+2876,"ariane_testharness i_axi_delayer mst_req ar id", false,-1, 4,0);
        tracep->declQuad(c+2877,"ariane_testharness i_axi_delayer mst_req ar addr", false,-1, 63,0);
        tracep->declBus(c+2879,"ariane_testharness i_axi_delayer mst_req ar len", false,-1, 7,0);
        tracep->declBus(c+2880,"ariane_testharness i_axi_delayer mst_req ar size", false,-1, 2,0);
        tracep->declBus(c+2881,"ariane_testharness i_axi_delayer mst_req ar burst", false,-1, 1,0);
        tracep->declBit(c+2882,"ariane_testharness i_axi_delayer mst_req ar lock", false,-1);
        tracep->declBus(c+2883,"ariane_testharness i_axi_delayer mst_req ar cache", false,-1, 3,0);
        tracep->declBus(c+2884,"ariane_testharness i_axi_delayer mst_req ar prot", false,-1, 2,0);
        tracep->declBus(c+2885,"ariane_testharness i_axi_delayer mst_req ar qos", false,-1, 3,0);
        tracep->declBus(c+2886,"ariane_testharness i_axi_delayer mst_req ar region", false,-1, 3,0);
        tracep->declBus(c+2887,"ariane_testharness i_axi_delayer mst_req ar user", false,-1, 0,0);
        tracep->declBit(c+2888,"ariane_testharness i_axi_delayer mst_req ar_valid", false,-1);
        tracep->declBit(c+2889,"ariane_testharness i_axi_delayer mst_req r_ready", false,-1);
        tracep->declBit(c+2890,"ariane_testharness i_axi_delayer slv_resp aw_ready", false,-1);
        tracep->declBit(c+2891,"ariane_testharness i_axi_delayer slv_resp ar_ready", false,-1);
        tracep->declBit(c+2892,"ariane_testharness i_axi_delayer slv_resp w_ready", false,-1);
        tracep->declBit(c+2893,"ariane_testharness i_axi_delayer slv_resp b_valid", false,-1);
        tracep->declBus(c+2894,"ariane_testharness i_axi_delayer slv_resp b id", false,-1, 4,0);
        tracep->declBus(c+2895,"ariane_testharness i_axi_delayer slv_resp b resp", false,-1, 1,0);
        tracep->declBus(c+2896,"ariane_testharness i_axi_delayer slv_resp b user", false,-1, 0,0);
        tracep->declBit(c+2897,"ariane_testharness i_axi_delayer slv_resp r_valid", false,-1);
        tracep->declBus(c+2898,"ariane_testharness i_axi_delayer slv_resp r id", false,-1, 4,0);
        tracep->declQuad(c+2899,"ariane_testharness i_axi_delayer slv_resp r data", false,-1, 63,0);
        tracep->declBus(c+2901,"ariane_testharness i_axi_delayer slv_resp r resp", false,-1, 1,0);
        tracep->declBit(c+2902,"ariane_testharness i_axi_delayer slv_resp r last", false,-1);
        tracep->declBus(c+2903,"ariane_testharness i_axi_delayer slv_resp r user", false,-1, 0,0);
        tracep->declBit(c+2904,"ariane_testharness i_axi_delayer mst_resp aw_ready", false,-1);
        tracep->declBit(c+2905,"ariane_testharness i_axi_delayer mst_resp ar_ready", false,-1);
        tracep->declBit(c+2906,"ariane_testharness i_axi_delayer mst_resp w_ready", false,-1);
        tracep->declBit(c+2907,"ariane_testharness i_axi_delayer mst_resp b_valid", false,-1);
        tracep->declBus(c+2908,"ariane_testharness i_axi_delayer mst_resp b id", false,-1, 4,0);
        tracep->declBus(c+2909,"ariane_testharness i_axi_delayer mst_resp b resp", false,-1, 1,0);
        tracep->declBus(c+2910,"ariane_testharness i_axi_delayer mst_resp b user", false,-1, 0,0);
        tracep->declBit(c+2911,"ariane_testharness i_axi_delayer mst_resp r_valid", false,-1);
        tracep->declBus(c+2912,"ariane_testharness i_axi_delayer mst_resp r id", false,-1, 4,0);
        tracep->declQuad(c+2913,"ariane_testharness i_axi_delayer mst_resp r data", false,-1, 63,0);
        tracep->declBus(c+2915,"ariane_testharness i_axi_delayer mst_resp r resp", false,-1, 1,0);
        tracep->declBit(c+2916,"ariane_testharness i_axi_delayer mst_resp r last", false,-1);
        tracep->declBus(c+2917,"ariane_testharness i_axi_delayer mst_resp r user", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer StallRandomInput", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer StallRandomOutput", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_delayer i_axi_delayer FixedDelayInput", false,-1, 31,0);
        tracep->declBus(c+32880,"ariane_testharness i_axi_delayer i_axi_delayer FixedDelayOutput", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer rst_ni", false,-1);
        tracep->declBus(c+2820,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw id", false,-1, 4,0);
        tracep->declQuad(c+2821,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+2823,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+2824,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+2825,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+2826,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw lock", false,-1);
        tracep->declBus(c+2827,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+2828,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+2829,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+2830,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+2831,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+2832,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+2833,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+2834,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+2836,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+2837,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i w last", false,-1);
        tracep->declBus(c+2838,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+2839,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i w_valid", false,-1);
        tracep->declBit(c+2840,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i b_ready", false,-1);
        tracep->declBus(c+2841,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar id", false,-1, 4,0);
        tracep->declQuad(c+2842,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+2844,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+2845,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+2846,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+2847,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar lock", false,-1);
        tracep->declBus(c+2848,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+2849,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+2850,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+2851,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+2852,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+2853,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i ar_valid", false,-1);
        tracep->declBit(c+2854,"ariane_testharness i_axi_delayer i_axi_delayer slv_req_i r_ready", false,-1);
        tracep->declBit(c+2890,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+2891,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+2892,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o w_ready", false,-1);
        tracep->declBit(c+2893,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o b_valid", false,-1);
        tracep->declBus(c+2894,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o b id", false,-1, 4,0);
        tracep->declBus(c+2895,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+2896,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+2897,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r_valid", false,-1);
        tracep->declBus(c+2898,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r id", false,-1, 4,0);
        tracep->declQuad(c+2899,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+2901,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+2902,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r last", false,-1);
        tracep->declBus(c+2903,"ariane_testharness i_axi_delayer i_axi_delayer slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+2855,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+2856,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+2858,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+2859,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+2860,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+2861,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw lock", false,-1);
        tracep->declBus(c+2862,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+2863,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+2864,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+2865,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+2866,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+2867,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+2868,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+2869,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+2871,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+2872,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o w last", false,-1);
        tracep->declBus(c+2873,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+2874,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o w_valid", false,-1);
        tracep->declBit(c+2875,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o b_ready", false,-1);
        tracep->declBus(c+2876,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+2877,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+2879,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+2880,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+2881,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+2882,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar lock", false,-1);
        tracep->declBus(c+2883,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+2884,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+2885,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+2886,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+2887,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+2888,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o ar_valid", false,-1);
        tracep->declBit(c+2889,"ariane_testharness i_axi_delayer i_axi_delayer mst_req_o r_ready", false,-1);
        tracep->declBit(c+2904,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+2905,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+2906,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i w_ready", false,-1);
        tracep->declBit(c+2907,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i b_valid", false,-1);
        tracep->declBus(c+2908,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+2909,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+2910,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+2911,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r_valid", false,-1);
        tracep->declBus(c+2912,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+2913,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+2915,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+2916,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r last", false,-1);
        tracep->declBus(c+2917,"ariane_testharness i_axi_delayer i_axi_delayer mst_resp_i r user", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw StallRandom", false,-1);
        tracep->declBus(c+32881,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw FixedDelay", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw rst_ni", false,-1);
        tracep->declBus(c+2820,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i id", false,-1, 4,0);
        tracep->declQuad(c+2821,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i addr", false,-1, 63,0);
        tracep->declBus(c+2823,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i len", false,-1, 7,0);
        tracep->declBus(c+2824,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i size", false,-1, 2,0);
        tracep->declBus(c+2825,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i burst", false,-1, 1,0);
        tracep->declBit(c+2826,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i lock", false,-1);
        tracep->declBus(c+2827,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i cache", false,-1, 3,0);
        tracep->declBus(c+2828,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i prot", false,-1, 2,0);
        tracep->declBus(c+2829,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i qos", false,-1, 3,0);
        tracep->declBus(c+2830,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i region", false,-1, 3,0);
        tracep->declBus(c+2831,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i atop", false,-1, 5,0);
        tracep->declBus(c+2832,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_i user", false,-1, 0,0);
        tracep->declBit(c+2918,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw ready_o", false,-1);
        tracep->declBit(c+2919,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw valid_i", false,-1);
        tracep->declBus(c+2820,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o id", false,-1, 4,0);
        tracep->declQuad(c+2821,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o addr", false,-1, 63,0);
        tracep->declBus(c+2823,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o len", false,-1, 7,0);
        tracep->declBus(c+2824,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o size", false,-1, 2,0);
        tracep->declBus(c+2825,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o burst", false,-1, 1,0);
        tracep->declBit(c+2826,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o lock", false,-1);
        tracep->declBus(c+2827,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o cache", false,-1, 3,0);
        tracep->declBus(c+2828,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o prot", false,-1, 2,0);
        tracep->declBus(c+2829,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o qos", false,-1, 3,0);
        tracep->declBus(c+2830,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o region", false,-1, 3,0);
        tracep->declBus(c+2831,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o atop", false,-1, 5,0);
        tracep->declBus(c+2832,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw payload_o user", false,-1, 0,0);
        tracep->declBit(c+2918,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw ready_i", false,-1);
        tracep->declBit(c+2919,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_aw valid_o", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar StallRandom", false,-1);
        tracep->declBus(c+32881,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar FixedDelay", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar rst_ni", false,-1);
        tracep->declBus(c+2841,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i id", false,-1, 4,0);
        tracep->declQuad(c+2842,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i addr", false,-1, 63,0);
        tracep->declBus(c+2844,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i len", false,-1, 7,0);
        tracep->declBus(c+2845,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i size", false,-1, 2,0);
        tracep->declBus(c+2846,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i burst", false,-1, 1,0);
        tracep->declBit(c+2847,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i lock", false,-1);
        tracep->declBus(c+2848,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i cache", false,-1, 3,0);
        tracep->declBus(c+2849,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i prot", false,-1, 2,0);
        tracep->declBus(c+2850,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i qos", false,-1, 3,0);
        tracep->declBus(c+2851,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i region", false,-1, 3,0);
        tracep->declBus(c+2852,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_i user", false,-1, 0,0);
        tracep->declBit(c+2920,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar ready_o", false,-1);
        tracep->declBit(c+2921,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar valid_i", false,-1);
        tracep->declBus(c+2841,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o id", false,-1, 4,0);
        tracep->declQuad(c+2842,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o addr", false,-1, 63,0);
        tracep->declBus(c+2844,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o len", false,-1, 7,0);
        tracep->declBus(c+2845,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o size", false,-1, 2,0);
        tracep->declBus(c+2846,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o burst", false,-1, 1,0);
        tracep->declBit(c+2847,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o lock", false,-1);
        tracep->declBus(c+2848,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o cache", false,-1, 3,0);
        tracep->declBus(c+2849,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o prot", false,-1, 2,0);
        tracep->declBus(c+2850,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o qos", false,-1, 3,0);
        tracep->declBus(c+2851,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o region", false,-1, 3,0);
        tracep->declBus(c+2852,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar payload_o user", false,-1, 0,0);
        tracep->declBit(c+2920,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar ready_i", false,-1);
        tracep->declBit(c+2921,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_ar valid_o", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w StallRandom", false,-1);
        tracep->declBus(c+32881,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w FixedDelay", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w rst_ni", false,-1);
        tracep->declQuad(c+2834,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_i data", false,-1, 63,0);
        tracep->declBus(c+2836,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_i strb", false,-1, 7,0);
        tracep->declBit(c+2837,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_i last", false,-1);
        tracep->declBus(c+2838,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_i user", false,-1, 0,0);
        tracep->declBit(c+2922,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w ready_o", false,-1);
        tracep->declBit(c+2923,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w valid_i", false,-1);
        tracep->declQuad(c+2834,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_o data", false,-1, 63,0);
        tracep->declBus(c+2836,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_o strb", false,-1, 7,0);
        tracep->declBit(c+2837,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_o last", false,-1);
        tracep->declBus(c+2838,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w payload_o user", false,-1, 0,0);
        tracep->declBit(c+2922,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w ready_i", false,-1);
        tracep->declBit(c+2923,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_w valid_o", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b StallRandom", false,-1);
        tracep->declBus(c+32881,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b FixedDelay", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b rst_ni", false,-1);
        tracep->declBus(c+2908,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_i id", false,-1, 4,0);
        tracep->declBus(c+2909,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_i resp", false,-1, 1,0);
        tracep->declBus(c+2910,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_i user", false,-1, 0,0);
        tracep->declBit(c+2924,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b ready_o", false,-1);
        tracep->declBit(c+2925,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b valid_i", false,-1);
        tracep->declBus(c+2908,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_o id", false,-1, 4,0);
        tracep->declBus(c+2909,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_o resp", false,-1, 1,0);
        tracep->declBus(c+2910,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b payload_o user", false,-1, 0,0);
        tracep->declBit(c+2924,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b ready_i", false,-1);
        tracep->declBit(c+2925,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_b valid_o", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r StallRandom", false,-1);
        tracep->declBus(c+32881,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r FixedDelay", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r rst_ni", false,-1);
        tracep->declBus(c+2912,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_i id", false,-1, 4,0);
        tracep->declQuad(c+2913,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_i data", false,-1, 63,0);
        tracep->declBus(c+2915,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_i resp", false,-1, 1,0);
        tracep->declBit(c+2916,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_i last", false,-1);
        tracep->declBus(c+2917,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_i user", false,-1, 0,0);
        tracep->declBit(c+2926,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r ready_o", false,-1);
        tracep->declBit(c+2927,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r valid_i", false,-1);
        tracep->declBus(c+2912,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_o id", false,-1, 4,0);
        tracep->declQuad(c+2913,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_o data", false,-1, 63,0);
        tracep->declBus(c+2915,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_o resp", false,-1, 1,0);
        tracep->declBit(c+2916,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_o last", false,-1);
        tracep->declBus(c+2917,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r payload_o user", false,-1, 0,0);
        tracep->declBit(c+2926,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r ready_i", false,-1);
        tracep->declBit(c+2927,"ariane_testharness i_axi_delayer i_axi_delayer i_stream_delay_r valid_o", false,-1);
        tracep->declBus(c+32507,"ariane_testharness i_axi2mem AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi2mem AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi2mem AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi2mem AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi2mem clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi2mem rst_ni", false,-1);
        tracep->declBit(c+2255,"ariane_testharness i_axi2mem req_o", false,-1);
        tracep->declBit(c+2256,"ariane_testharness i_axi2mem we_o", false,-1);
        tracep->declQuad(c+2257,"ariane_testharness i_axi2mem addr_o", false,-1, 63,0);
        tracep->declBus(c+2259,"ariane_testharness i_axi2mem be_o", false,-1, 7,0);
        tracep->declQuad(c+2260,"ariane_testharness i_axi2mem data_o", false,-1, 63,0);
        tracep->declQuad(c+25301,"ariane_testharness i_axi2mem data_i", false,-1, 63,0);
        tracep->declBus(c+32575,"ariane_testharness i_axi2mem LOG_NR_BYTES", false,-1, 31,0);
        tracep->declBus(c+2928,"ariane_testharness i_axi2mem state_d", false,-1, 2,0);
        tracep->declBus(c+26181,"ariane_testharness i_axi2mem state_q", false,-1, 2,0);
        tracep->declBus(c+2929,"ariane_testharness i_axi2mem ax_req_d id", false,-1, 4,0);
        tracep->declQuad(c+2930,"ariane_testharness i_axi2mem ax_req_d addr", false,-1, 63,0);
        tracep->declBus(c+2932,"ariane_testharness i_axi2mem ax_req_d len", false,-1, 7,0);
        tracep->declBus(c+2933,"ariane_testharness i_axi2mem ax_req_d size", false,-1, 2,0);
        tracep->declBus(c+2934,"ariane_testharness i_axi2mem ax_req_d burst", false,-1, 1,0);
        tracep->declBus(c+26182,"ariane_testharness i_axi2mem ax_req_q id", false,-1, 4,0);
        tracep->declQuad(c+26183,"ariane_testharness i_axi2mem ax_req_q addr", false,-1, 63,0);
        tracep->declBus(c+26185,"ariane_testharness i_axi2mem ax_req_q len", false,-1, 7,0);
        tracep->declBus(c+26186,"ariane_testharness i_axi2mem ax_req_q size", false,-1, 2,0);
        tracep->declBus(c+26187,"ariane_testharness i_axi2mem ax_req_q burst", false,-1, 1,0);
        tracep->declQuad(c+2935,"ariane_testharness i_axi2mem req_addr_d", false,-1, 63,0);
        tracep->declQuad(c+26188,"ariane_testharness i_axi2mem req_addr_q", false,-1, 63,0);
        tracep->declBus(c+2937,"ariane_testharness i_axi2mem cnt_d", false,-1, 7,0);
        tracep->declBus(c+26190,"ariane_testharness i_axi2mem cnt_q", false,-1, 7,0);
        tracep->declQuad(c+2938,"ariane_testharness i_axi2mem aligned_address", false,-1, 63,0);
        tracep->declQuad(c+2940,"ariane_testharness i_axi2mem wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2942,"ariane_testharness i_axi2mem upper_wrap_boundary", false,-1, 63,0);
        tracep->declQuad(c+2944,"ariane_testharness i_axi2mem cons_addr", false,-1, 63,0);
        tracep->declBus(c+32882,"ariane_testharness i_sram DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32883,"ariane_testharness i_sram NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+32884,"ariane_testharness i_sram OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+32884,"ariane_testharness i_sram DROMAJO_RAM", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_sram clk_i", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_sram rst_ni", false,-1);
        tracep->declBit(c+2255,"ariane_testharness i_sram req_i", false,-1);
        tracep->declBit(c+2256,"ariane_testharness i_sram we_i", false,-1);
        tracep->declBus(c+2946,"ariane_testharness i_sram addr_i", false,-1, 24,0);
        tracep->declQuad(c+2260,"ariane_testharness i_sram wdata_i", false,-1, 63,0);
        tracep->declBus(c+2259,"ariane_testharness i_sram be_i", false,-1, 7,0);
        tracep->declQuad(c+25301,"ariane_testharness i_sram rdata_o", false,-1, 63,0);
        tracep->declBus(c+32882,"ariane_testharness i_sram DATA_WIDTH_ALIGNED", false,-1, 31,0);
        tracep->declBus(c+32885,"ariane_testharness i_sram BE_WIDTH_ALIGNED", false,-1, 31,0);
        tracep->declQuad(c+2260,"ariane_testharness i_sram wdata_aligned", false,-1, 63,0);
        tracep->declBus(c+2259,"ariane_testharness i_sram be_aligned", false,-1, 7,0);
        tracep->declQuad(c+25301,"ariane_testharness i_sram rdata_aligned", false,-1, 63,0);
        tracep->declBus(c+32886,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32883,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram DATA_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32884,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+32581,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram SIM_INIT", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram Clk_CI", false,-1);
        tracep->declBit(c+32408,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram Rst_RBI", false,-1);
        tracep->declBit(c+2255,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram CSel_SI", false,-1);
        tracep->declBit(c+2256,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram WrEn_SI", false,-1);
        tracep->declBus(c+2259,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram BEn_SI", false,-1, 7,0);
        tracep->declQuad(c+2260,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram WrData_DI", false,-1, 63,0);
        tracep->declBus(c+2946,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram Addr_DI", false,-1, 24,0);
        tracep->declQuad(c+25301,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram RdData_DO", false,-1, 63,0);
        tracep->declBus(c+32887,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram DATA_BYTES", false,-1, 31,0);
        tracep->declQuad(c+25301,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram RdData_DN", false,-1, 63,0);
        tracep->declQuad(c+25301,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram RdData_DP", false,-1, 63,0);
        tracep->declQuad(c+25312,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram unnamedblk1 val", false,-1, 63,0);
        tracep->declBus(c+25314,"ariane_testharness i_sram gen_cut[0] gen_mem i_ram unnamedblk1 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32489,"ariane_testharness i_axi_xbar Cfg NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32490,"ariane_testharness i_axi_xbar Cfg NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+32491,"ariane_testharness i_axi_xbar Cfg MaxMstTrans", false,-1, 31,0);
        tracep->declBus(c+32492,"ariane_testharness i_axi_xbar Cfg MaxSlvTrans", false,-1, 31,0);
        tracep->declBit(c+32493,"ariane_testharness i_axi_xbar Cfg FallThrough", false,-1);
        tracep->declBus(c+32494,"ariane_testharness i_axi_xbar Cfg LatencyMode", false,-1, 9,0);
        tracep->declBus(c+32495,"ariane_testharness i_axi_xbar Cfg AxiIdWidthSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32496,"ariane_testharness i_axi_xbar Cfg AxiIdUsedSlvPorts", false,-1, 31,0);
        tracep->declBit(c+32497,"ariane_testharness i_axi_xbar Cfg UniqueIds", false,-1);
        tracep->declBus(c+32498,"ariane_testharness i_axi_xbar Cfg AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+32499,"ariane_testharness i_axi_xbar Cfg AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+32500,"ariane_testharness i_axi_xbar Cfg NoAddrRules", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar test_i", false,-1);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+32519,"ariane_testharness i_axi_xbar en_default_mst_port_i", false,-1, 1,0);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar default_mst_port_i(0)", false,-1, 3,0);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar default_mst_port_i(1)", false,-1, 3,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar AxiIdWidthMstPorts", false,-1, 31,0);
        tracep->declBus(c+2947,"ariane_testharness i_axi_xbar mst_reqs(0) aw id", false,-1, 4,0);
        tracep->declQuad(c+2948,"ariane_testharness i_axi_xbar mst_reqs(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+2950,"ariane_testharness i_axi_xbar mst_reqs(0) aw len", false,-1, 7,0);
        tracep->declBus(c+2951,"ariane_testharness i_axi_xbar mst_reqs(0) aw size", false,-1, 2,0);
        tracep->declBus(c+2952,"ariane_testharness i_axi_xbar mst_reqs(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+2953,"ariane_testharness i_axi_xbar mst_reqs(0) aw lock", false,-1);
        tracep->declBus(c+2954,"ariane_testharness i_axi_xbar mst_reqs(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+2955,"ariane_testharness i_axi_xbar mst_reqs(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+2956,"ariane_testharness i_axi_xbar mst_reqs(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+2957,"ariane_testharness i_axi_xbar mst_reqs(0) aw region", false,-1, 3,0);
        tracep->declBus(c+2958,"ariane_testharness i_axi_xbar mst_reqs(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+2959,"ariane_testharness i_axi_xbar mst_reqs(0) aw user", false,-1, 0,0);
        tracep->declBit(c+2960,"ariane_testharness i_axi_xbar mst_reqs(0) aw_valid", false,-1);
        tracep->declQuad(c+2961,"ariane_testharness i_axi_xbar mst_reqs(0) w data", false,-1, 63,0);
        tracep->declBus(c+2963,"ariane_testharness i_axi_xbar mst_reqs(0) w strb", false,-1, 7,0);
        tracep->declBit(c+2964,"ariane_testharness i_axi_xbar mst_reqs(0) w last", false,-1);
        tracep->declBus(c+2965,"ariane_testharness i_axi_xbar mst_reqs(0) w user", false,-1, 0,0);
        tracep->declBit(c+2966,"ariane_testharness i_axi_xbar mst_reqs(0) w_valid", false,-1);
        tracep->declBit(c+2967,"ariane_testharness i_axi_xbar mst_reqs(0) b_ready", false,-1);
        tracep->declBus(c+2968,"ariane_testharness i_axi_xbar mst_reqs(0) ar id", false,-1, 4,0);
        tracep->declQuad(c+2969,"ariane_testharness i_axi_xbar mst_reqs(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+2971,"ariane_testharness i_axi_xbar mst_reqs(0) ar len", false,-1, 7,0);
        tracep->declBus(c+2972,"ariane_testharness i_axi_xbar mst_reqs(0) ar size", false,-1, 2,0);
        tracep->declBus(c+2973,"ariane_testharness i_axi_xbar mst_reqs(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+2974,"ariane_testharness i_axi_xbar mst_reqs(0) ar lock", false,-1);
        tracep->declBus(c+2975,"ariane_testharness i_axi_xbar mst_reqs(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+2976,"ariane_testharness i_axi_xbar mst_reqs(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+2977,"ariane_testharness i_axi_xbar mst_reqs(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+2978,"ariane_testharness i_axi_xbar mst_reqs(0) ar region", false,-1, 3,0);
        tracep->declBus(c+2979,"ariane_testharness i_axi_xbar mst_reqs(0) ar user", false,-1, 0,0);
        tracep->declBit(c+2980,"ariane_testharness i_axi_xbar mst_reqs(0) ar_valid", false,-1);
        tracep->declBit(c+2981,"ariane_testharness i_axi_xbar mst_reqs(0) r_ready", false,-1);
        tracep->declBus(c+2982,"ariane_testharness i_axi_xbar mst_reqs(1) aw id", false,-1, 4,0);
        tracep->declQuad(c+2983,"ariane_testharness i_axi_xbar mst_reqs(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+2985,"ariane_testharness i_axi_xbar mst_reqs(1) aw len", false,-1, 7,0);
        tracep->declBus(c+2986,"ariane_testharness i_axi_xbar mst_reqs(1) aw size", false,-1, 2,0);
        tracep->declBus(c+2987,"ariane_testharness i_axi_xbar mst_reqs(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+2988,"ariane_testharness i_axi_xbar mst_reqs(1) aw lock", false,-1);
        tracep->declBus(c+2989,"ariane_testharness i_axi_xbar mst_reqs(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+2990,"ariane_testharness i_axi_xbar mst_reqs(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+2991,"ariane_testharness i_axi_xbar mst_reqs(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+2992,"ariane_testharness i_axi_xbar mst_reqs(1) aw region", false,-1, 3,0);
        tracep->declBus(c+2993,"ariane_testharness i_axi_xbar mst_reqs(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+2994,"ariane_testharness i_axi_xbar mst_reqs(1) aw user", false,-1, 0,0);
        tracep->declBit(c+2995,"ariane_testharness i_axi_xbar mst_reqs(1) aw_valid", false,-1);
        tracep->declQuad(c+2996,"ariane_testharness i_axi_xbar mst_reqs(1) w data", false,-1, 63,0);
        tracep->declBus(c+2998,"ariane_testharness i_axi_xbar mst_reqs(1) w strb", false,-1, 7,0);
        tracep->declBit(c+2999,"ariane_testharness i_axi_xbar mst_reqs(1) w last", false,-1);
        tracep->declBus(c+3000,"ariane_testharness i_axi_xbar mst_reqs(1) w user", false,-1, 0,0);
        tracep->declBit(c+3001,"ariane_testharness i_axi_xbar mst_reqs(1) w_valid", false,-1);
        tracep->declBit(c+3002,"ariane_testharness i_axi_xbar mst_reqs(1) b_ready", false,-1);
        tracep->declBus(c+3003,"ariane_testharness i_axi_xbar mst_reqs(1) ar id", false,-1, 4,0);
        tracep->declQuad(c+3004,"ariane_testharness i_axi_xbar mst_reqs(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+3006,"ariane_testharness i_axi_xbar mst_reqs(1) ar len", false,-1, 7,0);
        tracep->declBus(c+3007,"ariane_testharness i_axi_xbar mst_reqs(1) ar size", false,-1, 2,0);
        tracep->declBus(c+3008,"ariane_testharness i_axi_xbar mst_reqs(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+3009,"ariane_testharness i_axi_xbar mst_reqs(1) ar lock", false,-1);
        tracep->declBus(c+3010,"ariane_testharness i_axi_xbar mst_reqs(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+3011,"ariane_testharness i_axi_xbar mst_reqs(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+3012,"ariane_testharness i_axi_xbar mst_reqs(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+3013,"ariane_testharness i_axi_xbar mst_reqs(1) ar region", false,-1, 3,0);
        tracep->declBus(c+3014,"ariane_testharness i_axi_xbar mst_reqs(1) ar user", false,-1, 0,0);
        tracep->declBit(c+3015,"ariane_testharness i_axi_xbar mst_reqs(1) ar_valid", false,-1);
        tracep->declBit(c+3016,"ariane_testharness i_axi_xbar mst_reqs(1) r_ready", false,-1);
        tracep->declBus(c+3017,"ariane_testharness i_axi_xbar mst_reqs(2) aw id", false,-1, 4,0);
        tracep->declQuad(c+3018,"ariane_testharness i_axi_xbar mst_reqs(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+3020,"ariane_testharness i_axi_xbar mst_reqs(2) aw len", false,-1, 7,0);
        tracep->declBus(c+3021,"ariane_testharness i_axi_xbar mst_reqs(2) aw size", false,-1, 2,0);
        tracep->declBus(c+3022,"ariane_testharness i_axi_xbar mst_reqs(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+3023,"ariane_testharness i_axi_xbar mst_reqs(2) aw lock", false,-1);
        tracep->declBus(c+3024,"ariane_testharness i_axi_xbar mst_reqs(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+3025,"ariane_testharness i_axi_xbar mst_reqs(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+3026,"ariane_testharness i_axi_xbar mst_reqs(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+3027,"ariane_testharness i_axi_xbar mst_reqs(2) aw region", false,-1, 3,0);
        tracep->declBus(c+3028,"ariane_testharness i_axi_xbar mst_reqs(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+3029,"ariane_testharness i_axi_xbar mst_reqs(2) aw user", false,-1, 0,0);
        tracep->declBit(c+3030,"ariane_testharness i_axi_xbar mst_reqs(2) aw_valid", false,-1);
        tracep->declQuad(c+3031,"ariane_testharness i_axi_xbar mst_reqs(2) w data", false,-1, 63,0);
        tracep->declBus(c+3033,"ariane_testharness i_axi_xbar mst_reqs(2) w strb", false,-1, 7,0);
        tracep->declBit(c+3034,"ariane_testharness i_axi_xbar mst_reqs(2) w last", false,-1);
        tracep->declBus(c+3035,"ariane_testharness i_axi_xbar mst_reqs(2) w user", false,-1, 0,0);
        tracep->declBit(c+3036,"ariane_testharness i_axi_xbar mst_reqs(2) w_valid", false,-1);
        tracep->declBit(c+3037,"ariane_testharness i_axi_xbar mst_reqs(2) b_ready", false,-1);
        tracep->declBus(c+3038,"ariane_testharness i_axi_xbar mst_reqs(2) ar id", false,-1, 4,0);
        tracep->declQuad(c+3039,"ariane_testharness i_axi_xbar mst_reqs(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+3041,"ariane_testharness i_axi_xbar mst_reqs(2) ar len", false,-1, 7,0);
        tracep->declBus(c+3042,"ariane_testharness i_axi_xbar mst_reqs(2) ar size", false,-1, 2,0);
        tracep->declBus(c+3043,"ariane_testharness i_axi_xbar mst_reqs(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+3044,"ariane_testharness i_axi_xbar mst_reqs(2) ar lock", false,-1);
        tracep->declBus(c+3045,"ariane_testharness i_axi_xbar mst_reqs(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+3046,"ariane_testharness i_axi_xbar mst_reqs(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+3047,"ariane_testharness i_axi_xbar mst_reqs(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+3048,"ariane_testharness i_axi_xbar mst_reqs(2) ar region", false,-1, 3,0);
        tracep->declBus(c+3049,"ariane_testharness i_axi_xbar mst_reqs(2) ar user", false,-1, 0,0);
        tracep->declBit(c+3050,"ariane_testharness i_axi_xbar mst_reqs(2) ar_valid", false,-1);
        tracep->declBit(c+3051,"ariane_testharness i_axi_xbar mst_reqs(2) r_ready", false,-1);
        tracep->declBus(c+3052,"ariane_testharness i_axi_xbar mst_reqs(3) aw id", false,-1, 4,0);
        tracep->declQuad(c+3053,"ariane_testharness i_axi_xbar mst_reqs(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+3055,"ariane_testharness i_axi_xbar mst_reqs(3) aw len", false,-1, 7,0);
        tracep->declBus(c+3056,"ariane_testharness i_axi_xbar mst_reqs(3) aw size", false,-1, 2,0);
        tracep->declBus(c+3057,"ariane_testharness i_axi_xbar mst_reqs(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+3058,"ariane_testharness i_axi_xbar mst_reqs(3) aw lock", false,-1);
        tracep->declBus(c+3059,"ariane_testharness i_axi_xbar mst_reqs(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+3060,"ariane_testharness i_axi_xbar mst_reqs(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+3061,"ariane_testharness i_axi_xbar mst_reqs(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+3062,"ariane_testharness i_axi_xbar mst_reqs(3) aw region", false,-1, 3,0);
        tracep->declBus(c+3063,"ariane_testharness i_axi_xbar mst_reqs(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+3064,"ariane_testharness i_axi_xbar mst_reqs(3) aw user", false,-1, 0,0);
        tracep->declBit(c+3065,"ariane_testharness i_axi_xbar mst_reqs(3) aw_valid", false,-1);
        tracep->declQuad(c+3066,"ariane_testharness i_axi_xbar mst_reqs(3) w data", false,-1, 63,0);
        tracep->declBus(c+3068,"ariane_testharness i_axi_xbar mst_reqs(3) w strb", false,-1, 7,0);
        tracep->declBit(c+3069,"ariane_testharness i_axi_xbar mst_reqs(3) w last", false,-1);
        tracep->declBus(c+3070,"ariane_testharness i_axi_xbar mst_reqs(3) w user", false,-1, 0,0);
        tracep->declBit(c+3071,"ariane_testharness i_axi_xbar mst_reqs(3) w_valid", false,-1);
        tracep->declBit(c+3072,"ariane_testharness i_axi_xbar mst_reqs(3) b_ready", false,-1);
        tracep->declBus(c+3073,"ariane_testharness i_axi_xbar mst_reqs(3) ar id", false,-1, 4,0);
        tracep->declQuad(c+3074,"ariane_testharness i_axi_xbar mst_reqs(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+3076,"ariane_testharness i_axi_xbar mst_reqs(3) ar len", false,-1, 7,0);
        tracep->declBus(c+3077,"ariane_testharness i_axi_xbar mst_reqs(3) ar size", false,-1, 2,0);
        tracep->declBus(c+3078,"ariane_testharness i_axi_xbar mst_reqs(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+3079,"ariane_testharness i_axi_xbar mst_reqs(3) ar lock", false,-1);
        tracep->declBus(c+3080,"ariane_testharness i_axi_xbar mst_reqs(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+3081,"ariane_testharness i_axi_xbar mst_reqs(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+3082,"ariane_testharness i_axi_xbar mst_reqs(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+3083,"ariane_testharness i_axi_xbar mst_reqs(3) ar region", false,-1, 3,0);
        tracep->declBus(c+3084,"ariane_testharness i_axi_xbar mst_reqs(3) ar user", false,-1, 0,0);
        tracep->declBit(c+3085,"ariane_testharness i_axi_xbar mst_reqs(3) ar_valid", false,-1);
        tracep->declBit(c+3086,"ariane_testharness i_axi_xbar mst_reqs(3) r_ready", false,-1);
        tracep->declBus(c+3087,"ariane_testharness i_axi_xbar mst_reqs(4) aw id", false,-1, 4,0);
        tracep->declQuad(c+3088,"ariane_testharness i_axi_xbar mst_reqs(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+3090,"ariane_testharness i_axi_xbar mst_reqs(4) aw len", false,-1, 7,0);
        tracep->declBus(c+3091,"ariane_testharness i_axi_xbar mst_reqs(4) aw size", false,-1, 2,0);
        tracep->declBus(c+3092,"ariane_testharness i_axi_xbar mst_reqs(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+3093,"ariane_testharness i_axi_xbar mst_reqs(4) aw lock", false,-1);
        tracep->declBus(c+3094,"ariane_testharness i_axi_xbar mst_reqs(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+3095,"ariane_testharness i_axi_xbar mst_reqs(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+3096,"ariane_testharness i_axi_xbar mst_reqs(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+3097,"ariane_testharness i_axi_xbar mst_reqs(4) aw region", false,-1, 3,0);
        tracep->declBus(c+3098,"ariane_testharness i_axi_xbar mst_reqs(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+3099,"ariane_testharness i_axi_xbar mst_reqs(4) aw user", false,-1, 0,0);
        tracep->declBit(c+3100,"ariane_testharness i_axi_xbar mst_reqs(4) aw_valid", false,-1);
        tracep->declQuad(c+3101,"ariane_testharness i_axi_xbar mst_reqs(4) w data", false,-1, 63,0);
        tracep->declBus(c+3103,"ariane_testharness i_axi_xbar mst_reqs(4) w strb", false,-1, 7,0);
        tracep->declBit(c+3104,"ariane_testharness i_axi_xbar mst_reqs(4) w last", false,-1);
        tracep->declBus(c+3105,"ariane_testharness i_axi_xbar mst_reqs(4) w user", false,-1, 0,0);
        tracep->declBit(c+3106,"ariane_testharness i_axi_xbar mst_reqs(4) w_valid", false,-1);
        tracep->declBit(c+3107,"ariane_testharness i_axi_xbar mst_reqs(4) b_ready", false,-1);
        tracep->declBus(c+3108,"ariane_testharness i_axi_xbar mst_reqs(4) ar id", false,-1, 4,0);
        tracep->declQuad(c+3109,"ariane_testharness i_axi_xbar mst_reqs(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+3111,"ariane_testharness i_axi_xbar mst_reqs(4) ar len", false,-1, 7,0);
        tracep->declBus(c+3112,"ariane_testharness i_axi_xbar mst_reqs(4) ar size", false,-1, 2,0);
        tracep->declBus(c+3113,"ariane_testharness i_axi_xbar mst_reqs(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+3114,"ariane_testharness i_axi_xbar mst_reqs(4) ar lock", false,-1);
        tracep->declBus(c+3115,"ariane_testharness i_axi_xbar mst_reqs(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+3116,"ariane_testharness i_axi_xbar mst_reqs(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+3117,"ariane_testharness i_axi_xbar mst_reqs(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+3118,"ariane_testharness i_axi_xbar mst_reqs(4) ar region", false,-1, 3,0);
        tracep->declBus(c+3119,"ariane_testharness i_axi_xbar mst_reqs(4) ar user", false,-1, 0,0);
        tracep->declBit(c+3120,"ariane_testharness i_axi_xbar mst_reqs(4) ar_valid", false,-1);
        tracep->declBit(c+3121,"ariane_testharness i_axi_xbar mst_reqs(4) r_ready", false,-1);
        tracep->declBus(c+3122,"ariane_testharness i_axi_xbar mst_reqs(5) aw id", false,-1, 4,0);
        tracep->declQuad(c+3123,"ariane_testharness i_axi_xbar mst_reqs(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+3125,"ariane_testharness i_axi_xbar mst_reqs(5) aw len", false,-1, 7,0);
        tracep->declBus(c+3126,"ariane_testharness i_axi_xbar mst_reqs(5) aw size", false,-1, 2,0);
        tracep->declBus(c+3127,"ariane_testharness i_axi_xbar mst_reqs(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+3128,"ariane_testharness i_axi_xbar mst_reqs(5) aw lock", false,-1);
        tracep->declBus(c+3129,"ariane_testharness i_axi_xbar mst_reqs(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+3130,"ariane_testharness i_axi_xbar mst_reqs(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+3131,"ariane_testharness i_axi_xbar mst_reqs(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+3132,"ariane_testharness i_axi_xbar mst_reqs(5) aw region", false,-1, 3,0);
        tracep->declBus(c+3133,"ariane_testharness i_axi_xbar mst_reqs(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+3134,"ariane_testharness i_axi_xbar mst_reqs(5) aw user", false,-1, 0,0);
        tracep->declBit(c+3135,"ariane_testharness i_axi_xbar mst_reqs(5) aw_valid", false,-1);
        tracep->declQuad(c+3136,"ariane_testharness i_axi_xbar mst_reqs(5) w data", false,-1, 63,0);
        tracep->declBus(c+3138,"ariane_testharness i_axi_xbar mst_reqs(5) w strb", false,-1, 7,0);
        tracep->declBit(c+3139,"ariane_testharness i_axi_xbar mst_reqs(5) w last", false,-1);
        tracep->declBus(c+3140,"ariane_testharness i_axi_xbar mst_reqs(5) w user", false,-1, 0,0);
        tracep->declBit(c+3141,"ariane_testharness i_axi_xbar mst_reqs(5) w_valid", false,-1);
        tracep->declBit(c+3142,"ariane_testharness i_axi_xbar mst_reqs(5) b_ready", false,-1);
        tracep->declBus(c+3143,"ariane_testharness i_axi_xbar mst_reqs(5) ar id", false,-1, 4,0);
        tracep->declQuad(c+3144,"ariane_testharness i_axi_xbar mst_reqs(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+3146,"ariane_testharness i_axi_xbar mst_reqs(5) ar len", false,-1, 7,0);
        tracep->declBus(c+3147,"ariane_testharness i_axi_xbar mst_reqs(5) ar size", false,-1, 2,0);
        tracep->declBus(c+3148,"ariane_testharness i_axi_xbar mst_reqs(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+3149,"ariane_testharness i_axi_xbar mst_reqs(5) ar lock", false,-1);
        tracep->declBus(c+3150,"ariane_testharness i_axi_xbar mst_reqs(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+3151,"ariane_testharness i_axi_xbar mst_reqs(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+3152,"ariane_testharness i_axi_xbar mst_reqs(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+3153,"ariane_testharness i_axi_xbar mst_reqs(5) ar region", false,-1, 3,0);
        tracep->declBus(c+3154,"ariane_testharness i_axi_xbar mst_reqs(5) ar user", false,-1, 0,0);
        tracep->declBit(c+3155,"ariane_testharness i_axi_xbar mst_reqs(5) ar_valid", false,-1);
        tracep->declBit(c+3156,"ariane_testharness i_axi_xbar mst_reqs(5) r_ready", false,-1);
        tracep->declBus(c+3157,"ariane_testharness i_axi_xbar mst_reqs(6) aw id", false,-1, 4,0);
        tracep->declQuad(c+3158,"ariane_testharness i_axi_xbar mst_reqs(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+3160,"ariane_testharness i_axi_xbar mst_reqs(6) aw len", false,-1, 7,0);
        tracep->declBus(c+3161,"ariane_testharness i_axi_xbar mst_reqs(6) aw size", false,-1, 2,0);
        tracep->declBus(c+3162,"ariane_testharness i_axi_xbar mst_reqs(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+3163,"ariane_testharness i_axi_xbar mst_reqs(6) aw lock", false,-1);
        tracep->declBus(c+3164,"ariane_testharness i_axi_xbar mst_reqs(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+3165,"ariane_testharness i_axi_xbar mst_reqs(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+3166,"ariane_testharness i_axi_xbar mst_reqs(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+3167,"ariane_testharness i_axi_xbar mst_reqs(6) aw region", false,-1, 3,0);
        tracep->declBus(c+3168,"ariane_testharness i_axi_xbar mst_reqs(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+3169,"ariane_testharness i_axi_xbar mst_reqs(6) aw user", false,-1, 0,0);
        tracep->declBit(c+3170,"ariane_testharness i_axi_xbar mst_reqs(6) aw_valid", false,-1);
        tracep->declQuad(c+3171,"ariane_testharness i_axi_xbar mst_reqs(6) w data", false,-1, 63,0);
        tracep->declBus(c+3173,"ariane_testharness i_axi_xbar mst_reqs(6) w strb", false,-1, 7,0);
        tracep->declBit(c+3174,"ariane_testharness i_axi_xbar mst_reqs(6) w last", false,-1);
        tracep->declBus(c+3175,"ariane_testharness i_axi_xbar mst_reqs(6) w user", false,-1, 0,0);
        tracep->declBit(c+3176,"ariane_testharness i_axi_xbar mst_reqs(6) w_valid", false,-1);
        tracep->declBit(c+3177,"ariane_testharness i_axi_xbar mst_reqs(6) b_ready", false,-1);
        tracep->declBus(c+3178,"ariane_testharness i_axi_xbar mst_reqs(6) ar id", false,-1, 4,0);
        tracep->declQuad(c+3179,"ariane_testharness i_axi_xbar mst_reqs(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+3181,"ariane_testharness i_axi_xbar mst_reqs(6) ar len", false,-1, 7,0);
        tracep->declBus(c+3182,"ariane_testharness i_axi_xbar mst_reqs(6) ar size", false,-1, 2,0);
        tracep->declBus(c+3183,"ariane_testharness i_axi_xbar mst_reqs(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+3184,"ariane_testharness i_axi_xbar mst_reqs(6) ar lock", false,-1);
        tracep->declBus(c+3185,"ariane_testharness i_axi_xbar mst_reqs(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+3186,"ariane_testharness i_axi_xbar mst_reqs(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+3187,"ariane_testharness i_axi_xbar mst_reqs(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+3188,"ariane_testharness i_axi_xbar mst_reqs(6) ar region", false,-1, 3,0);
        tracep->declBus(c+3189,"ariane_testharness i_axi_xbar mst_reqs(6) ar user", false,-1, 0,0);
        tracep->declBit(c+3190,"ariane_testharness i_axi_xbar mst_reqs(6) ar_valid", false,-1);
        tracep->declBit(c+3191,"ariane_testharness i_axi_xbar mst_reqs(6) r_ready", false,-1);
        tracep->declBus(c+3192,"ariane_testharness i_axi_xbar mst_reqs(7) aw id", false,-1, 4,0);
        tracep->declQuad(c+3193,"ariane_testharness i_axi_xbar mst_reqs(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+3195,"ariane_testharness i_axi_xbar mst_reqs(7) aw len", false,-1, 7,0);
        tracep->declBus(c+3196,"ariane_testharness i_axi_xbar mst_reqs(7) aw size", false,-1, 2,0);
        tracep->declBus(c+3197,"ariane_testharness i_axi_xbar mst_reqs(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+3198,"ariane_testharness i_axi_xbar mst_reqs(7) aw lock", false,-1);
        tracep->declBus(c+3199,"ariane_testharness i_axi_xbar mst_reqs(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+3200,"ariane_testharness i_axi_xbar mst_reqs(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+3201,"ariane_testharness i_axi_xbar mst_reqs(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+3202,"ariane_testharness i_axi_xbar mst_reqs(7) aw region", false,-1, 3,0);
        tracep->declBus(c+3203,"ariane_testharness i_axi_xbar mst_reqs(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+3204,"ariane_testharness i_axi_xbar mst_reqs(7) aw user", false,-1, 0,0);
        tracep->declBit(c+3205,"ariane_testharness i_axi_xbar mst_reqs(7) aw_valid", false,-1);
        tracep->declQuad(c+3206,"ariane_testharness i_axi_xbar mst_reqs(7) w data", false,-1, 63,0);
        tracep->declBus(c+3208,"ariane_testharness i_axi_xbar mst_reqs(7) w strb", false,-1, 7,0);
        tracep->declBit(c+3209,"ariane_testharness i_axi_xbar mst_reqs(7) w last", false,-1);
        tracep->declBus(c+3210,"ariane_testharness i_axi_xbar mst_reqs(7) w user", false,-1, 0,0);
        tracep->declBit(c+3211,"ariane_testharness i_axi_xbar mst_reqs(7) w_valid", false,-1);
        tracep->declBit(c+3212,"ariane_testharness i_axi_xbar mst_reqs(7) b_ready", false,-1);
        tracep->declBus(c+3213,"ariane_testharness i_axi_xbar mst_reqs(7) ar id", false,-1, 4,0);
        tracep->declQuad(c+3214,"ariane_testharness i_axi_xbar mst_reqs(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+3216,"ariane_testharness i_axi_xbar mst_reqs(7) ar len", false,-1, 7,0);
        tracep->declBus(c+3217,"ariane_testharness i_axi_xbar mst_reqs(7) ar size", false,-1, 2,0);
        tracep->declBus(c+3218,"ariane_testharness i_axi_xbar mst_reqs(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+3219,"ariane_testharness i_axi_xbar mst_reqs(7) ar lock", false,-1);
        tracep->declBus(c+3220,"ariane_testharness i_axi_xbar mst_reqs(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+3221,"ariane_testharness i_axi_xbar mst_reqs(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+3222,"ariane_testharness i_axi_xbar mst_reqs(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+3223,"ariane_testharness i_axi_xbar mst_reqs(7) ar region", false,-1, 3,0);
        tracep->declBus(c+3224,"ariane_testharness i_axi_xbar mst_reqs(7) ar user", false,-1, 0,0);
        tracep->declBit(c+3225,"ariane_testharness i_axi_xbar mst_reqs(7) ar_valid", false,-1);
        tracep->declBit(c+3226,"ariane_testharness i_axi_xbar mst_reqs(7) r_ready", false,-1);
        tracep->declBus(c+3227,"ariane_testharness i_axi_xbar mst_reqs(8) aw id", false,-1, 4,0);
        tracep->declQuad(c+3228,"ariane_testharness i_axi_xbar mst_reqs(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+3230,"ariane_testharness i_axi_xbar mst_reqs(8) aw len", false,-1, 7,0);
        tracep->declBus(c+3231,"ariane_testharness i_axi_xbar mst_reqs(8) aw size", false,-1, 2,0);
        tracep->declBus(c+3232,"ariane_testharness i_axi_xbar mst_reqs(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+3233,"ariane_testharness i_axi_xbar mst_reqs(8) aw lock", false,-1);
        tracep->declBus(c+3234,"ariane_testharness i_axi_xbar mst_reqs(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+3235,"ariane_testharness i_axi_xbar mst_reqs(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+3236,"ariane_testharness i_axi_xbar mst_reqs(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+3237,"ariane_testharness i_axi_xbar mst_reqs(8) aw region", false,-1, 3,0);
        tracep->declBus(c+3238,"ariane_testharness i_axi_xbar mst_reqs(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+3239,"ariane_testharness i_axi_xbar mst_reqs(8) aw user", false,-1, 0,0);
        tracep->declBit(c+3240,"ariane_testharness i_axi_xbar mst_reqs(8) aw_valid", false,-1);
        tracep->declQuad(c+3241,"ariane_testharness i_axi_xbar mst_reqs(8) w data", false,-1, 63,0);
        tracep->declBus(c+3243,"ariane_testharness i_axi_xbar mst_reqs(8) w strb", false,-1, 7,0);
        tracep->declBit(c+3244,"ariane_testharness i_axi_xbar mst_reqs(8) w last", false,-1);
        tracep->declBus(c+3245,"ariane_testharness i_axi_xbar mst_reqs(8) w user", false,-1, 0,0);
        tracep->declBit(c+3246,"ariane_testharness i_axi_xbar mst_reqs(8) w_valid", false,-1);
        tracep->declBit(c+3247,"ariane_testharness i_axi_xbar mst_reqs(8) b_ready", false,-1);
        tracep->declBus(c+3248,"ariane_testharness i_axi_xbar mst_reqs(8) ar id", false,-1, 4,0);
        tracep->declQuad(c+3249,"ariane_testharness i_axi_xbar mst_reqs(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+3251,"ariane_testharness i_axi_xbar mst_reqs(8) ar len", false,-1, 7,0);
        tracep->declBus(c+3252,"ariane_testharness i_axi_xbar mst_reqs(8) ar size", false,-1, 2,0);
        tracep->declBus(c+3253,"ariane_testharness i_axi_xbar mst_reqs(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+3254,"ariane_testharness i_axi_xbar mst_reqs(8) ar lock", false,-1);
        tracep->declBus(c+3255,"ariane_testharness i_axi_xbar mst_reqs(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+3256,"ariane_testharness i_axi_xbar mst_reqs(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+3257,"ariane_testharness i_axi_xbar mst_reqs(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+3258,"ariane_testharness i_axi_xbar mst_reqs(8) ar region", false,-1, 3,0);
        tracep->declBus(c+3259,"ariane_testharness i_axi_xbar mst_reqs(8) ar user", false,-1, 0,0);
        tracep->declBit(c+3260,"ariane_testharness i_axi_xbar mst_reqs(8) ar_valid", false,-1);
        tracep->declBit(c+3261,"ariane_testharness i_axi_xbar mst_reqs(8) r_ready", false,-1);
        tracep->declBus(c+3262,"ariane_testharness i_axi_xbar mst_reqs(9) aw id", false,-1, 4,0);
        tracep->declQuad(c+3263,"ariane_testharness i_axi_xbar mst_reqs(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+3265,"ariane_testharness i_axi_xbar mst_reqs(9) aw len", false,-1, 7,0);
        tracep->declBus(c+3266,"ariane_testharness i_axi_xbar mst_reqs(9) aw size", false,-1, 2,0);
        tracep->declBus(c+3267,"ariane_testharness i_axi_xbar mst_reqs(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+3268,"ariane_testharness i_axi_xbar mst_reqs(9) aw lock", false,-1);
        tracep->declBus(c+3269,"ariane_testharness i_axi_xbar mst_reqs(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+3270,"ariane_testharness i_axi_xbar mst_reqs(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+3271,"ariane_testharness i_axi_xbar mst_reqs(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+3272,"ariane_testharness i_axi_xbar mst_reqs(9) aw region", false,-1, 3,0);
        tracep->declBus(c+3273,"ariane_testharness i_axi_xbar mst_reqs(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+3274,"ariane_testharness i_axi_xbar mst_reqs(9) aw user", false,-1, 0,0);
        tracep->declBit(c+3275,"ariane_testharness i_axi_xbar mst_reqs(9) aw_valid", false,-1);
        tracep->declQuad(c+3276,"ariane_testharness i_axi_xbar mst_reqs(9) w data", false,-1, 63,0);
        tracep->declBus(c+3278,"ariane_testharness i_axi_xbar mst_reqs(9) w strb", false,-1, 7,0);
        tracep->declBit(c+3279,"ariane_testharness i_axi_xbar mst_reqs(9) w last", false,-1);
        tracep->declBus(c+3280,"ariane_testharness i_axi_xbar mst_reqs(9) w user", false,-1, 0,0);
        tracep->declBit(c+3281,"ariane_testharness i_axi_xbar mst_reqs(9) w_valid", false,-1);
        tracep->declBit(c+3282,"ariane_testharness i_axi_xbar mst_reqs(9) b_ready", false,-1);
        tracep->declBus(c+3283,"ariane_testharness i_axi_xbar mst_reqs(9) ar id", false,-1, 4,0);
        tracep->declQuad(c+3284,"ariane_testharness i_axi_xbar mst_reqs(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+3286,"ariane_testharness i_axi_xbar mst_reqs(9) ar len", false,-1, 7,0);
        tracep->declBus(c+3287,"ariane_testharness i_axi_xbar mst_reqs(9) ar size", false,-1, 2,0);
        tracep->declBus(c+3288,"ariane_testharness i_axi_xbar mst_reqs(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+3289,"ariane_testharness i_axi_xbar mst_reqs(9) ar lock", false,-1);
        tracep->declBus(c+3290,"ariane_testharness i_axi_xbar mst_reqs(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+3291,"ariane_testharness i_axi_xbar mst_reqs(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+3292,"ariane_testharness i_axi_xbar mst_reqs(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+3293,"ariane_testharness i_axi_xbar mst_reqs(9) ar region", false,-1, 3,0);
        tracep->declBus(c+3294,"ariane_testharness i_axi_xbar mst_reqs(9) ar user", false,-1, 0,0);
        tracep->declBit(c+3295,"ariane_testharness i_axi_xbar mst_reqs(9) ar_valid", false,-1);
        tracep->declBit(c+3296,"ariane_testharness i_axi_xbar mst_reqs(9) r_ready", false,-1);
        tracep->declBit(c+16685,"ariane_testharness i_axi_xbar mst_resps(0) aw_ready", false,-1);
        tracep->declBit(c+16686,"ariane_testharness i_axi_xbar mst_resps(0) ar_ready", false,-1);
        tracep->declBit(c+16687,"ariane_testharness i_axi_xbar mst_resps(0) w_ready", false,-1);
        tracep->declBit(c+16688,"ariane_testharness i_axi_xbar mst_resps(0) b_valid", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar mst_resps(0) b id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar mst_resps(0) b resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar mst_resps(0) b user", false,-1, 0,0);
        tracep->declBit(c+16692,"ariane_testharness i_axi_xbar mst_resps(0) r_valid", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar mst_resps(0) r id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar mst_resps(0) r data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar mst_resps(0) r resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar mst_resps(0) r last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar mst_resps(0) r user", false,-1, 0,0);
        tracep->declBit(c+16699,"ariane_testharness i_axi_xbar mst_resps(1) aw_ready", false,-1);
        tracep->declBit(c+16700,"ariane_testharness i_axi_xbar mst_resps(1) ar_ready", false,-1);
        tracep->declBit(c+16701,"ariane_testharness i_axi_xbar mst_resps(1) w_ready", false,-1);
        tracep->declBit(c+16702,"ariane_testharness i_axi_xbar mst_resps(1) b_valid", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar mst_resps(1) b id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar mst_resps(1) b resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar mst_resps(1) b user", false,-1, 0,0);
        tracep->declBit(c+16706,"ariane_testharness i_axi_xbar mst_resps(1) r_valid", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar mst_resps(1) r id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar mst_resps(1) r data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar mst_resps(1) r resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar mst_resps(1) r last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar mst_resps(1) r user", false,-1, 0,0);
        tracep->declBit(c+16713,"ariane_testharness i_axi_xbar mst_resps(2) aw_ready", false,-1);
        tracep->declBit(c+16714,"ariane_testharness i_axi_xbar mst_resps(2) ar_ready", false,-1);
        tracep->declBit(c+16715,"ariane_testharness i_axi_xbar mst_resps(2) w_ready", false,-1);
        tracep->declBit(c+16716,"ariane_testharness i_axi_xbar mst_resps(2) b_valid", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar mst_resps(2) b id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar mst_resps(2) b resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar mst_resps(2) b user", false,-1, 0,0);
        tracep->declBit(c+16720,"ariane_testharness i_axi_xbar mst_resps(2) r_valid", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar mst_resps(2) r id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar mst_resps(2) r data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar mst_resps(2) r resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar mst_resps(2) r last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar mst_resps(2) r user", false,-1, 0,0);
        tracep->declBit(c+16727,"ariane_testharness i_axi_xbar mst_resps(3) aw_ready", false,-1);
        tracep->declBit(c+16728,"ariane_testharness i_axi_xbar mst_resps(3) ar_ready", false,-1);
        tracep->declBit(c+16729,"ariane_testharness i_axi_xbar mst_resps(3) w_ready", false,-1);
        tracep->declBit(c+16730,"ariane_testharness i_axi_xbar mst_resps(3) b_valid", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar mst_resps(3) b id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar mst_resps(3) b resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar mst_resps(3) b user", false,-1, 0,0);
        tracep->declBit(c+16734,"ariane_testharness i_axi_xbar mst_resps(3) r_valid", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar mst_resps(3) r id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar mst_resps(3) r data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar mst_resps(3) r resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar mst_resps(3) r last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar mst_resps(3) r user", false,-1, 0,0);
        tracep->declBit(c+16741,"ariane_testharness i_axi_xbar mst_resps(4) aw_ready", false,-1);
        tracep->declBit(c+16742,"ariane_testharness i_axi_xbar mst_resps(4) ar_ready", false,-1);
        tracep->declBit(c+16743,"ariane_testharness i_axi_xbar mst_resps(4) w_ready", false,-1);
        tracep->declBit(c+16744,"ariane_testharness i_axi_xbar mst_resps(4) b_valid", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar mst_resps(4) b id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar mst_resps(4) b resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar mst_resps(4) b user", false,-1, 0,0);
        tracep->declBit(c+16748,"ariane_testharness i_axi_xbar mst_resps(4) r_valid", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar mst_resps(4) r id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar mst_resps(4) r data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar mst_resps(4) r resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar mst_resps(4) r last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar mst_resps(4) r user", false,-1, 0,0);
        tracep->declBit(c+16755,"ariane_testharness i_axi_xbar mst_resps(5) aw_ready", false,-1);
        tracep->declBit(c+16756,"ariane_testharness i_axi_xbar mst_resps(5) ar_ready", false,-1);
        tracep->declBit(c+16757,"ariane_testharness i_axi_xbar mst_resps(5) w_ready", false,-1);
        tracep->declBit(c+16758,"ariane_testharness i_axi_xbar mst_resps(5) b_valid", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar mst_resps(5) b id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar mst_resps(5) b resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar mst_resps(5) b user", false,-1, 0,0);
        tracep->declBit(c+16762,"ariane_testharness i_axi_xbar mst_resps(5) r_valid", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar mst_resps(5) r id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar mst_resps(5) r data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar mst_resps(5) r resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar mst_resps(5) r last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar mst_resps(5) r user", false,-1, 0,0);
        tracep->declBit(c+16769,"ariane_testharness i_axi_xbar mst_resps(6) aw_ready", false,-1);
        tracep->declBit(c+16770,"ariane_testharness i_axi_xbar mst_resps(6) ar_ready", false,-1);
        tracep->declBit(c+16771,"ariane_testharness i_axi_xbar mst_resps(6) w_ready", false,-1);
        tracep->declBit(c+16772,"ariane_testharness i_axi_xbar mst_resps(6) b_valid", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar mst_resps(6) b id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar mst_resps(6) b resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar mst_resps(6) b user", false,-1, 0,0);
        tracep->declBit(c+16776,"ariane_testharness i_axi_xbar mst_resps(6) r_valid", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar mst_resps(6) r id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar mst_resps(6) r data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar mst_resps(6) r resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar mst_resps(6) r last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar mst_resps(6) r user", false,-1, 0,0);
        tracep->declBit(c+16783,"ariane_testharness i_axi_xbar mst_resps(7) aw_ready", false,-1);
        tracep->declBit(c+16784,"ariane_testharness i_axi_xbar mst_resps(7) ar_ready", false,-1);
        tracep->declBit(c+16785,"ariane_testharness i_axi_xbar mst_resps(7) w_ready", false,-1);
        tracep->declBit(c+16786,"ariane_testharness i_axi_xbar mst_resps(7) b_valid", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar mst_resps(7) b id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar mst_resps(7) b resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar mst_resps(7) b user", false,-1, 0,0);
        tracep->declBit(c+16790,"ariane_testharness i_axi_xbar mst_resps(7) r_valid", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar mst_resps(7) r id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar mst_resps(7) r data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar mst_resps(7) r resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar mst_resps(7) r last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar mst_resps(7) r user", false,-1, 0,0);
        tracep->declBit(c+16797,"ariane_testharness i_axi_xbar mst_resps(8) aw_ready", false,-1);
        tracep->declBit(c+16798,"ariane_testharness i_axi_xbar mst_resps(8) ar_ready", false,-1);
        tracep->declBit(c+16799,"ariane_testharness i_axi_xbar mst_resps(8) w_ready", false,-1);
        tracep->declBit(c+16800,"ariane_testharness i_axi_xbar mst_resps(8) b_valid", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar mst_resps(8) b id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar mst_resps(8) b resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar mst_resps(8) b user", false,-1, 0,0);
        tracep->declBit(c+16804,"ariane_testharness i_axi_xbar mst_resps(8) r_valid", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar mst_resps(8) r id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar mst_resps(8) r data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar mst_resps(8) r resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar mst_resps(8) r last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar mst_resps(8) r user", false,-1, 0,0);
        tracep->declBit(c+16811,"ariane_testharness i_axi_xbar mst_resps(9) aw_ready", false,-1);
        tracep->declBit(c+16812,"ariane_testharness i_axi_xbar mst_resps(9) ar_ready", false,-1);
        tracep->declBit(c+16813,"ariane_testharness i_axi_xbar mst_resps(9) w_ready", false,-1);
        tracep->declBit(c+16814,"ariane_testharness i_axi_xbar mst_resps(9) b_valid", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar mst_resps(9) b id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar mst_resps(9) b resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar mst_resps(9) b user", false,-1, 0,0);
        tracep->declBit(c+16818,"ariane_testharness i_axi_xbar mst_resps(9) r_valid", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar mst_resps(9) r id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar mst_resps(9) r data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar mst_resps(9) r resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar mst_resps(9) r last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar mst_resps(9) r user", false,-1, 0,0);
        tracep->declBus(c+25191,"ariane_testharness i_axi_xbar slv_reqs(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+25192,"ariane_testharness i_axi_xbar slv_reqs(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+25194,"ariane_testharness i_axi_xbar slv_reqs(0) aw len", false,-1, 7,0);
        tracep->declBus(c+25195,"ariane_testharness i_axi_xbar slv_reqs(0) aw size", false,-1, 2,0);
        tracep->declBus(c+25196,"ariane_testharness i_axi_xbar slv_reqs(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+25197,"ariane_testharness i_axi_xbar slv_reqs(0) aw lock", false,-1);
        tracep->declBus(c+25198,"ariane_testharness i_axi_xbar slv_reqs(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+25199,"ariane_testharness i_axi_xbar slv_reqs(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+25200,"ariane_testharness i_axi_xbar slv_reqs(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+25201,"ariane_testharness i_axi_xbar slv_reqs(0) aw region", false,-1, 3,0);
        tracep->declBus(c+25202,"ariane_testharness i_axi_xbar slv_reqs(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+25203,"ariane_testharness i_axi_xbar slv_reqs(0) aw user", false,-1, 0,0);
        tracep->declBit(c+25204,"ariane_testharness i_axi_xbar slv_reqs(0) aw_valid", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar slv_reqs(0) w data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar slv_reqs(0) w strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar slv_reqs(0) w last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar slv_reqs(0) w user", false,-1, 0,0);
        tracep->declBit(c+25210,"ariane_testharness i_axi_xbar slv_reqs(0) w_valid", false,-1);
        tracep->declBit(c+25211,"ariane_testharness i_axi_xbar slv_reqs(0) b_ready", false,-1);
        tracep->declBus(c+25212,"ariane_testharness i_axi_xbar slv_reqs(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+25213,"ariane_testharness i_axi_xbar slv_reqs(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+25215,"ariane_testharness i_axi_xbar slv_reqs(0) ar len", false,-1, 7,0);
        tracep->declBus(c+25216,"ariane_testharness i_axi_xbar slv_reqs(0) ar size", false,-1, 2,0);
        tracep->declBus(c+25217,"ariane_testharness i_axi_xbar slv_reqs(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+25218,"ariane_testharness i_axi_xbar slv_reqs(0) ar lock", false,-1);
        tracep->declBus(c+25219,"ariane_testharness i_axi_xbar slv_reqs(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+25220,"ariane_testharness i_axi_xbar slv_reqs(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+25221,"ariane_testharness i_axi_xbar slv_reqs(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+25222,"ariane_testharness i_axi_xbar slv_reqs(0) ar region", false,-1, 3,0);
        tracep->declBus(c+25223,"ariane_testharness i_axi_xbar slv_reqs(0) ar user", false,-1, 0,0);
        tracep->declBit(c+25224,"ariane_testharness i_axi_xbar slv_reqs(0) ar_valid", false,-1);
        tracep->declBit(c+25225,"ariane_testharness i_axi_xbar slv_reqs(0) r_ready", false,-1);
        tracep->declBus(c+25226,"ariane_testharness i_axi_xbar slv_reqs(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+25227,"ariane_testharness i_axi_xbar slv_reqs(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+25229,"ariane_testharness i_axi_xbar slv_reqs(1) aw len", false,-1, 7,0);
        tracep->declBus(c+25230,"ariane_testharness i_axi_xbar slv_reqs(1) aw size", false,-1, 2,0);
        tracep->declBus(c+25231,"ariane_testharness i_axi_xbar slv_reqs(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+25232,"ariane_testharness i_axi_xbar slv_reqs(1) aw lock", false,-1);
        tracep->declBus(c+25233,"ariane_testharness i_axi_xbar slv_reqs(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+25234,"ariane_testharness i_axi_xbar slv_reqs(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+25235,"ariane_testharness i_axi_xbar slv_reqs(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+25236,"ariane_testharness i_axi_xbar slv_reqs(1) aw region", false,-1, 3,0);
        tracep->declBus(c+25237,"ariane_testharness i_axi_xbar slv_reqs(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+25238,"ariane_testharness i_axi_xbar slv_reqs(1) aw user", false,-1, 0,0);
        tracep->declBit(c+25239,"ariane_testharness i_axi_xbar slv_reqs(1) aw_valid", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar slv_reqs(1) w data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar slv_reqs(1) w strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar slv_reqs(1) w last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar slv_reqs(1) w user", false,-1, 0,0);
        tracep->declBit(c+25245,"ariane_testharness i_axi_xbar slv_reqs(1) w_valid", false,-1);
        tracep->declBit(c+25246,"ariane_testharness i_axi_xbar slv_reqs(1) b_ready", false,-1);
        tracep->declBus(c+25247,"ariane_testharness i_axi_xbar slv_reqs(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+25248,"ariane_testharness i_axi_xbar slv_reqs(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+25250,"ariane_testharness i_axi_xbar slv_reqs(1) ar len", false,-1, 7,0);
        tracep->declBus(c+25251,"ariane_testharness i_axi_xbar slv_reqs(1) ar size", false,-1, 2,0);
        tracep->declBus(c+25252,"ariane_testharness i_axi_xbar slv_reqs(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+25253,"ariane_testharness i_axi_xbar slv_reqs(1) ar lock", false,-1);
        tracep->declBus(c+25254,"ariane_testharness i_axi_xbar slv_reqs(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+25255,"ariane_testharness i_axi_xbar slv_reqs(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+25256,"ariane_testharness i_axi_xbar slv_reqs(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+25257,"ariane_testharness i_axi_xbar slv_reqs(1) ar region", false,-1, 3,0);
        tracep->declBus(c+25258,"ariane_testharness i_axi_xbar slv_reqs(1) ar user", false,-1, 0,0);
        tracep->declBit(c+25259,"ariane_testharness i_axi_xbar slv_reqs(1) ar_valid", false,-1);
        tracep->declBit(c+25260,"ariane_testharness i_axi_xbar slv_reqs(1) r_ready", false,-1);
        tracep->declBit(c+3297,"ariane_testharness i_axi_xbar slv_resps(0) aw_ready", false,-1);
        tracep->declBit(c+3298,"ariane_testharness i_axi_xbar slv_resps(0) ar_ready", false,-1);
        tracep->declBit(c+3299,"ariane_testharness i_axi_xbar slv_resps(0) w_ready", false,-1);
        tracep->declBit(c+3300,"ariane_testharness i_axi_xbar slv_resps(0) b_valid", false,-1);
        tracep->declBus(c+3301,"ariane_testharness i_axi_xbar slv_resps(0) b id", false,-1, 3,0);
        tracep->declBus(c+3302,"ariane_testharness i_axi_xbar slv_resps(0) b resp", false,-1, 1,0);
        tracep->declBus(c+3303,"ariane_testharness i_axi_xbar slv_resps(0) b user", false,-1, 0,0);
        tracep->declBit(c+3304,"ariane_testharness i_axi_xbar slv_resps(0) r_valid", false,-1);
        tracep->declBus(c+3305,"ariane_testharness i_axi_xbar slv_resps(0) r id", false,-1, 3,0);
        tracep->declQuad(c+3306,"ariane_testharness i_axi_xbar slv_resps(0) r data", false,-1, 63,0);
        tracep->declBus(c+3308,"ariane_testharness i_axi_xbar slv_resps(0) r resp", false,-1, 1,0);
        tracep->declBit(c+3309,"ariane_testharness i_axi_xbar slv_resps(0) r last", false,-1);
        tracep->declBus(c+3310,"ariane_testharness i_axi_xbar slv_resps(0) r user", false,-1, 0,0);
        tracep->declBit(c+3311,"ariane_testharness i_axi_xbar slv_resps(1) aw_ready", false,-1);
        tracep->declBit(c+3312,"ariane_testharness i_axi_xbar slv_resps(1) ar_ready", false,-1);
        tracep->declBit(c+3313,"ariane_testharness i_axi_xbar slv_resps(1) w_ready", false,-1);
        tracep->declBit(c+3314,"ariane_testharness i_axi_xbar slv_resps(1) b_valid", false,-1);
        tracep->declBus(c+3315,"ariane_testharness i_axi_xbar slv_resps(1) b id", false,-1, 3,0);
        tracep->declBus(c+3316,"ariane_testharness i_axi_xbar slv_resps(1) b resp", false,-1, 1,0);
        tracep->declBus(c+3317,"ariane_testharness i_axi_xbar slv_resps(1) b user", false,-1, 0,0);
        tracep->declBit(c+3318,"ariane_testharness i_axi_xbar slv_resps(1) r_valid", false,-1);
        tracep->declBus(c+3319,"ariane_testharness i_axi_xbar slv_resps(1) r id", false,-1, 3,0);
        tracep->declQuad(c+3320,"ariane_testharness i_axi_xbar slv_resps(1) r data", false,-1, 63,0);
        tracep->declBus(c+3322,"ariane_testharness i_axi_xbar slv_resps(1) r resp", false,-1, 1,0);
        tracep->declBit(c+3323,"ariane_testharness i_axi_xbar slv_resps(1) r last", false,-1);
        tracep->declBus(c+3324,"ariane_testharness i_axi_xbar slv_resps(1) r user", false,-1, 0,0);
        tracep->declBus(c+32489,"ariane_testharness i_axi_xbar i_xbar Cfg NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32490,"ariane_testharness i_axi_xbar i_xbar Cfg NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+32491,"ariane_testharness i_axi_xbar i_xbar Cfg MaxMstTrans", false,-1, 31,0);
        tracep->declBus(c+32492,"ariane_testharness i_axi_xbar i_xbar Cfg MaxSlvTrans", false,-1, 31,0);
        tracep->declBit(c+32493,"ariane_testharness i_axi_xbar i_xbar Cfg FallThrough", false,-1);
        tracep->declBus(c+32494,"ariane_testharness i_axi_xbar i_xbar Cfg LatencyMode", false,-1, 9,0);
        tracep->declBus(c+32495,"ariane_testharness i_axi_xbar i_xbar Cfg AxiIdWidthSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32496,"ariane_testharness i_axi_xbar i_xbar Cfg AxiIdUsedSlvPorts", false,-1, 31,0);
        tracep->declBit(c+32497,"ariane_testharness i_axi_xbar i_xbar Cfg UniqueIds", false,-1);
        tracep->declBus(c+32498,"ariane_testharness i_axi_xbar i_xbar Cfg AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+32499,"ariane_testharness i_axi_xbar i_xbar Cfg AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+32500,"ariane_testharness i_axi_xbar i_xbar Cfg NoAddrRules", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar ATOPs", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar test_i", false,-1);
        tracep->declBus(c+25191,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+25192,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+25194,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+25195,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+25196,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+25197,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw lock", false,-1);
        tracep->declBus(c+25198,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+25199,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+25200,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+25201,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+25202,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+25203,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+25204,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) aw_valid", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) w last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+25210,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) w_valid", false,-1);
        tracep->declBit(c+25211,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) b_ready", false,-1);
        tracep->declBus(c+25212,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+25213,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+25215,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+25216,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+25217,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+25218,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar lock", false,-1);
        tracep->declBus(c+25219,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+25220,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+25221,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+25222,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+25223,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+25224,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) ar_valid", false,-1);
        tracep->declBit(c+25225,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(0) r_ready", false,-1);
        tracep->declBus(c+25226,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+25227,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+25229,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+25230,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+25231,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+25232,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw lock", false,-1);
        tracep->declBus(c+25233,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+25234,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+25235,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+25236,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+25237,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+25238,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+25239,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) aw_valid", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) w last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+25245,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) w_valid", false,-1);
        tracep->declBit(c+25246,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) b_ready", false,-1);
        tracep->declBus(c+25247,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+25248,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+25250,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+25251,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+25252,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+25253,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar lock", false,-1);
        tracep->declBus(c+25254,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+25255,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+25256,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+25257,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+25258,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+25259,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) ar_valid", false,-1);
        tracep->declBit(c+25260,"ariane_testharness i_axi_xbar i_xbar slv_ports_req_i(1) r_ready", false,-1);
        tracep->declBit(c+3297,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) aw_ready", false,-1);
        tracep->declBit(c+3298,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) ar_ready", false,-1);
        tracep->declBit(c+3299,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) w_ready", false,-1);
        tracep->declBit(c+3300,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) b_valid", false,-1);
        tracep->declBus(c+3301,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+3302,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+3303,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+3304,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r_valid", false,-1);
        tracep->declBus(c+3305,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+3306,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+3308,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+3309,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r last", false,-1);
        tracep->declBus(c+3310,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+3311,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) aw_ready", false,-1);
        tracep->declBit(c+3312,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) ar_ready", false,-1);
        tracep->declBit(c+3313,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) w_ready", false,-1);
        tracep->declBit(c+3314,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) b_valid", false,-1);
        tracep->declBus(c+3315,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+3316,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+3317,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+3318,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r_valid", false,-1);
        tracep->declBus(c+3319,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+3320,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+3322,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+3323,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r last", false,-1);
        tracep->declBus(c+3324,"ariane_testharness i_axi_xbar i_xbar slv_ports_resp_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+2947,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw id", false,-1, 4,0);
        tracep->declQuad(c+2948,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+2950,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw len", false,-1, 7,0);
        tracep->declBus(c+2951,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw size", false,-1, 2,0);
        tracep->declBus(c+2952,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+2953,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw lock", false,-1);
        tracep->declBus(c+2954,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+2955,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+2956,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+2957,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw region", false,-1, 3,0);
        tracep->declBus(c+2958,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+2959,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw user", false,-1, 0,0);
        tracep->declBit(c+2960,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) aw_valid", false,-1);
        tracep->declQuad(c+2961,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) w data", false,-1, 63,0);
        tracep->declBus(c+2963,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) w strb", false,-1, 7,0);
        tracep->declBit(c+2964,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) w last", false,-1);
        tracep->declBus(c+2965,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) w user", false,-1, 0,0);
        tracep->declBit(c+2966,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) w_valid", false,-1);
        tracep->declBit(c+2967,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) b_ready", false,-1);
        tracep->declBus(c+2968,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar id", false,-1, 4,0);
        tracep->declQuad(c+2969,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+2971,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar len", false,-1, 7,0);
        tracep->declBus(c+2972,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar size", false,-1, 2,0);
        tracep->declBus(c+2973,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+2974,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar lock", false,-1);
        tracep->declBus(c+2975,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+2976,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+2977,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+2978,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar region", false,-1, 3,0);
        tracep->declBus(c+2979,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar user", false,-1, 0,0);
        tracep->declBit(c+2980,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) ar_valid", false,-1);
        tracep->declBit(c+2981,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(0) r_ready", false,-1);
        tracep->declBus(c+2982,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw id", false,-1, 4,0);
        tracep->declQuad(c+2983,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+2985,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw len", false,-1, 7,0);
        tracep->declBus(c+2986,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw size", false,-1, 2,0);
        tracep->declBus(c+2987,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+2988,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw lock", false,-1);
        tracep->declBus(c+2989,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+2990,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+2991,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+2992,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw region", false,-1, 3,0);
        tracep->declBus(c+2993,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+2994,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw user", false,-1, 0,0);
        tracep->declBit(c+2995,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) aw_valid", false,-1);
        tracep->declQuad(c+2996,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) w data", false,-1, 63,0);
        tracep->declBus(c+2998,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) w strb", false,-1, 7,0);
        tracep->declBit(c+2999,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) w last", false,-1);
        tracep->declBus(c+3000,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) w user", false,-1, 0,0);
        tracep->declBit(c+3001,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) w_valid", false,-1);
        tracep->declBit(c+3002,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) b_ready", false,-1);
        tracep->declBus(c+3003,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar id", false,-1, 4,0);
        tracep->declQuad(c+3004,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+3006,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar len", false,-1, 7,0);
        tracep->declBus(c+3007,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar size", false,-1, 2,0);
        tracep->declBus(c+3008,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+3009,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar lock", false,-1);
        tracep->declBus(c+3010,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+3011,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+3012,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+3013,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar region", false,-1, 3,0);
        tracep->declBus(c+3014,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar user", false,-1, 0,0);
        tracep->declBit(c+3015,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) ar_valid", false,-1);
        tracep->declBit(c+3016,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(1) r_ready", false,-1);
        tracep->declBus(c+3017,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw id", false,-1, 4,0);
        tracep->declQuad(c+3018,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+3020,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw len", false,-1, 7,0);
        tracep->declBus(c+3021,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw size", false,-1, 2,0);
        tracep->declBus(c+3022,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+3023,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw lock", false,-1);
        tracep->declBus(c+3024,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+3025,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+3026,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+3027,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw region", false,-1, 3,0);
        tracep->declBus(c+3028,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+3029,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw user", false,-1, 0,0);
        tracep->declBit(c+3030,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) aw_valid", false,-1);
        tracep->declQuad(c+3031,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) w data", false,-1, 63,0);
        tracep->declBus(c+3033,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) w strb", false,-1, 7,0);
        tracep->declBit(c+3034,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) w last", false,-1);
        tracep->declBus(c+3035,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) w user", false,-1, 0,0);
        tracep->declBit(c+3036,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) w_valid", false,-1);
        tracep->declBit(c+3037,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) b_ready", false,-1);
        tracep->declBus(c+3038,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar id", false,-1, 4,0);
        tracep->declQuad(c+3039,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+3041,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar len", false,-1, 7,0);
        tracep->declBus(c+3042,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar size", false,-1, 2,0);
        tracep->declBus(c+3043,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+3044,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar lock", false,-1);
        tracep->declBus(c+3045,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+3046,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+3047,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+3048,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar region", false,-1, 3,0);
        tracep->declBus(c+3049,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar user", false,-1, 0,0);
        tracep->declBit(c+3050,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) ar_valid", false,-1);
        tracep->declBit(c+3051,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(2) r_ready", false,-1);
        tracep->declBus(c+3052,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw id", false,-1, 4,0);
        tracep->declQuad(c+3053,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+3055,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw len", false,-1, 7,0);
        tracep->declBus(c+3056,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw size", false,-1, 2,0);
        tracep->declBus(c+3057,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+3058,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw lock", false,-1);
        tracep->declBus(c+3059,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+3060,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+3061,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+3062,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw region", false,-1, 3,0);
        tracep->declBus(c+3063,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+3064,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw user", false,-1, 0,0);
        tracep->declBit(c+3065,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) aw_valid", false,-1);
        tracep->declQuad(c+3066,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) w data", false,-1, 63,0);
        tracep->declBus(c+3068,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) w strb", false,-1, 7,0);
        tracep->declBit(c+3069,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) w last", false,-1);
        tracep->declBus(c+3070,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) w user", false,-1, 0,0);
    }
}

void Variane_testharness::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3071,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) w_valid", false,-1);
        tracep->declBit(c+3072,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) b_ready", false,-1);
        tracep->declBus(c+3073,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar id", false,-1, 4,0);
        tracep->declQuad(c+3074,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+3076,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar len", false,-1, 7,0);
        tracep->declBus(c+3077,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar size", false,-1, 2,0);
        tracep->declBus(c+3078,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+3079,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar lock", false,-1);
        tracep->declBus(c+3080,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+3081,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+3082,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+3083,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar region", false,-1, 3,0);
        tracep->declBus(c+3084,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar user", false,-1, 0,0);
        tracep->declBit(c+3085,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) ar_valid", false,-1);
        tracep->declBit(c+3086,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(3) r_ready", false,-1);
        tracep->declBus(c+3087,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw id", false,-1, 4,0);
        tracep->declQuad(c+3088,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+3090,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw len", false,-1, 7,0);
        tracep->declBus(c+3091,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw size", false,-1, 2,0);
        tracep->declBus(c+3092,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+3093,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw lock", false,-1);
        tracep->declBus(c+3094,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+3095,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+3096,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+3097,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw region", false,-1, 3,0);
        tracep->declBus(c+3098,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+3099,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw user", false,-1, 0,0);
        tracep->declBit(c+3100,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) aw_valid", false,-1);
        tracep->declQuad(c+3101,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) w data", false,-1, 63,0);
        tracep->declBus(c+3103,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) w strb", false,-1, 7,0);
        tracep->declBit(c+3104,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) w last", false,-1);
        tracep->declBus(c+3105,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) w user", false,-1, 0,0);
        tracep->declBit(c+3106,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) w_valid", false,-1);
        tracep->declBit(c+3107,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) b_ready", false,-1);
        tracep->declBus(c+3108,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar id", false,-1, 4,0);
        tracep->declQuad(c+3109,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+3111,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar len", false,-1, 7,0);
        tracep->declBus(c+3112,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar size", false,-1, 2,0);
        tracep->declBus(c+3113,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+3114,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar lock", false,-1);
        tracep->declBus(c+3115,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+3116,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+3117,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+3118,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar region", false,-1, 3,0);
        tracep->declBus(c+3119,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar user", false,-1, 0,0);
        tracep->declBit(c+3120,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) ar_valid", false,-1);
        tracep->declBit(c+3121,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(4) r_ready", false,-1);
        tracep->declBus(c+3122,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw id", false,-1, 4,0);
        tracep->declQuad(c+3123,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+3125,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw len", false,-1, 7,0);
        tracep->declBus(c+3126,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw size", false,-1, 2,0);
        tracep->declBus(c+3127,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+3128,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw lock", false,-1);
        tracep->declBus(c+3129,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+3130,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+3131,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+3132,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw region", false,-1, 3,0);
        tracep->declBus(c+3133,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+3134,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw user", false,-1, 0,0);
        tracep->declBit(c+3135,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) aw_valid", false,-1);
        tracep->declQuad(c+3136,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) w data", false,-1, 63,0);
        tracep->declBus(c+3138,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) w strb", false,-1, 7,0);
        tracep->declBit(c+3139,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) w last", false,-1);
        tracep->declBus(c+3140,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) w user", false,-1, 0,0);
        tracep->declBit(c+3141,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) w_valid", false,-1);
        tracep->declBit(c+3142,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) b_ready", false,-1);
        tracep->declBus(c+3143,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar id", false,-1, 4,0);
        tracep->declQuad(c+3144,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+3146,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar len", false,-1, 7,0);
        tracep->declBus(c+3147,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar size", false,-1, 2,0);
        tracep->declBus(c+3148,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+3149,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar lock", false,-1);
        tracep->declBus(c+3150,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+3151,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+3152,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+3153,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar region", false,-1, 3,0);
        tracep->declBus(c+3154,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar user", false,-1, 0,0);
        tracep->declBit(c+3155,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) ar_valid", false,-1);
        tracep->declBit(c+3156,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(5) r_ready", false,-1);
        tracep->declBus(c+3157,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw id", false,-1, 4,0);
        tracep->declQuad(c+3158,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+3160,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw len", false,-1, 7,0);
        tracep->declBus(c+3161,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw size", false,-1, 2,0);
        tracep->declBus(c+3162,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+3163,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw lock", false,-1);
        tracep->declBus(c+3164,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+3165,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+3166,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+3167,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw region", false,-1, 3,0);
        tracep->declBus(c+3168,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+3169,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw user", false,-1, 0,0);
        tracep->declBit(c+3170,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) aw_valid", false,-1);
        tracep->declQuad(c+3171,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) w data", false,-1, 63,0);
        tracep->declBus(c+3173,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) w strb", false,-1, 7,0);
        tracep->declBit(c+3174,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) w last", false,-1);
        tracep->declBus(c+3175,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) w user", false,-1, 0,0);
        tracep->declBit(c+3176,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) w_valid", false,-1);
        tracep->declBit(c+3177,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) b_ready", false,-1);
        tracep->declBus(c+3178,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar id", false,-1, 4,0);
        tracep->declQuad(c+3179,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+3181,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar len", false,-1, 7,0);
        tracep->declBus(c+3182,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar size", false,-1, 2,0);
        tracep->declBus(c+3183,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+3184,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar lock", false,-1);
        tracep->declBus(c+3185,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+3186,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+3187,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+3188,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar region", false,-1, 3,0);
        tracep->declBus(c+3189,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar user", false,-1, 0,0);
        tracep->declBit(c+3190,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) ar_valid", false,-1);
        tracep->declBit(c+3191,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(6) r_ready", false,-1);
        tracep->declBus(c+3192,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw id", false,-1, 4,0);
        tracep->declQuad(c+3193,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+3195,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw len", false,-1, 7,0);
        tracep->declBus(c+3196,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw size", false,-1, 2,0);
        tracep->declBus(c+3197,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+3198,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw lock", false,-1);
        tracep->declBus(c+3199,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+3200,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+3201,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+3202,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw region", false,-1, 3,0);
        tracep->declBus(c+3203,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+3204,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw user", false,-1, 0,0);
        tracep->declBit(c+3205,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) aw_valid", false,-1);
        tracep->declQuad(c+3206,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) w data", false,-1, 63,0);
        tracep->declBus(c+3208,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) w strb", false,-1, 7,0);
        tracep->declBit(c+3209,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) w last", false,-1);
        tracep->declBus(c+3210,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) w user", false,-1, 0,0);
        tracep->declBit(c+3211,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) w_valid", false,-1);
        tracep->declBit(c+3212,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) b_ready", false,-1);
        tracep->declBus(c+3213,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar id", false,-1, 4,0);
        tracep->declQuad(c+3214,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+3216,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar len", false,-1, 7,0);
        tracep->declBus(c+3217,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar size", false,-1, 2,0);
        tracep->declBus(c+3218,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+3219,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar lock", false,-1);
        tracep->declBus(c+3220,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+3221,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+3222,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+3223,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar region", false,-1, 3,0);
        tracep->declBus(c+3224,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar user", false,-1, 0,0);
        tracep->declBit(c+3225,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) ar_valid", false,-1);
        tracep->declBit(c+3226,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(7) r_ready", false,-1);
        tracep->declBus(c+3227,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw id", false,-1, 4,0);
        tracep->declQuad(c+3228,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+3230,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw len", false,-1, 7,0);
        tracep->declBus(c+3231,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw size", false,-1, 2,0);
        tracep->declBus(c+3232,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+3233,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw lock", false,-1);
        tracep->declBus(c+3234,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+3235,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+3236,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+3237,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw region", false,-1, 3,0);
        tracep->declBus(c+3238,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+3239,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw user", false,-1, 0,0);
        tracep->declBit(c+3240,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) aw_valid", false,-1);
        tracep->declQuad(c+3241,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) w data", false,-1, 63,0);
        tracep->declBus(c+3243,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) w strb", false,-1, 7,0);
        tracep->declBit(c+3244,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) w last", false,-1);
        tracep->declBus(c+3245,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) w user", false,-1, 0,0);
        tracep->declBit(c+3246,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) w_valid", false,-1);
        tracep->declBit(c+3247,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) b_ready", false,-1);
        tracep->declBus(c+3248,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar id", false,-1, 4,0);
        tracep->declQuad(c+3249,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+3251,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar len", false,-1, 7,0);
        tracep->declBus(c+3252,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar size", false,-1, 2,0);
        tracep->declBus(c+3253,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+3254,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar lock", false,-1);
        tracep->declBus(c+3255,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+3256,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+3257,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+3258,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar region", false,-1, 3,0);
        tracep->declBus(c+3259,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar user", false,-1, 0,0);
        tracep->declBit(c+3260,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) ar_valid", false,-1);
        tracep->declBit(c+3261,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(8) r_ready", false,-1);
        tracep->declBus(c+3262,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw id", false,-1, 4,0);
        tracep->declQuad(c+3263,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+3265,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw len", false,-1, 7,0);
        tracep->declBus(c+3266,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw size", false,-1, 2,0);
        tracep->declBus(c+3267,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+3268,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw lock", false,-1);
        tracep->declBus(c+3269,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+3270,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+3271,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+3272,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw region", false,-1, 3,0);
        tracep->declBus(c+3273,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+3274,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw user", false,-1, 0,0);
        tracep->declBit(c+3275,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) aw_valid", false,-1);
        tracep->declQuad(c+3276,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) w data", false,-1, 63,0);
        tracep->declBus(c+3278,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) w strb", false,-1, 7,0);
        tracep->declBit(c+3279,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) w last", false,-1);
        tracep->declBus(c+3280,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) w user", false,-1, 0,0);
        tracep->declBit(c+3281,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) w_valid", false,-1);
        tracep->declBit(c+3282,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) b_ready", false,-1);
        tracep->declBus(c+3283,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar id", false,-1, 4,0);
        tracep->declQuad(c+3284,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+3286,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar len", false,-1, 7,0);
        tracep->declBus(c+3287,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar size", false,-1, 2,0);
        tracep->declBus(c+3288,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+3289,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar lock", false,-1);
        tracep->declBus(c+3290,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+3291,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+3292,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+3293,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar region", false,-1, 3,0);
        tracep->declBus(c+3294,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar user", false,-1, 0,0);
        tracep->declBit(c+3295,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) ar_valid", false,-1);
        tracep->declBit(c+3296,"ariane_testharness i_axi_xbar i_xbar mst_ports_req_o(9) r_ready", false,-1);
        tracep->declBit(c+16685,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) aw_ready", false,-1);
        tracep->declBit(c+16686,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) ar_ready", false,-1);
        tracep->declBit(c+16687,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) w_ready", false,-1);
        tracep->declBit(c+16688,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) b_valid", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) b id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) b resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) b user", false,-1, 0,0);
        tracep->declBit(c+16692,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r_valid", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(0) r user", false,-1, 0,0);
        tracep->declBit(c+16699,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) aw_ready", false,-1);
        tracep->declBit(c+16700,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) ar_ready", false,-1);
        tracep->declBit(c+16701,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) w_ready", false,-1);
        tracep->declBit(c+16702,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) b_valid", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) b id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) b resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) b user", false,-1, 0,0);
        tracep->declBit(c+16706,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r_valid", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(1) r user", false,-1, 0,0);
        tracep->declBit(c+16713,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) aw_ready", false,-1);
        tracep->declBit(c+16714,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) ar_ready", false,-1);
        tracep->declBit(c+16715,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) w_ready", false,-1);
        tracep->declBit(c+16716,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) b_valid", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) b id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) b resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) b user", false,-1, 0,0);
        tracep->declBit(c+16720,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r_valid", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(2) r user", false,-1, 0,0);
        tracep->declBit(c+16727,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) aw_ready", false,-1);
        tracep->declBit(c+16728,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) ar_ready", false,-1);
        tracep->declBit(c+16729,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) w_ready", false,-1);
        tracep->declBit(c+16730,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) b_valid", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) b id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) b resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) b user", false,-1, 0,0);
        tracep->declBit(c+16734,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r_valid", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(3) r user", false,-1, 0,0);
        tracep->declBit(c+16741,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) aw_ready", false,-1);
        tracep->declBit(c+16742,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) ar_ready", false,-1);
        tracep->declBit(c+16743,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) w_ready", false,-1);
        tracep->declBit(c+16744,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) b_valid", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) b id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) b resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) b user", false,-1, 0,0);
        tracep->declBit(c+16748,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r_valid", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(4) r user", false,-1, 0,0);
        tracep->declBit(c+16755,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) aw_ready", false,-1);
        tracep->declBit(c+16756,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) ar_ready", false,-1);
        tracep->declBit(c+16757,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) w_ready", false,-1);
        tracep->declBit(c+16758,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) b_valid", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) b id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) b resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) b user", false,-1, 0,0);
        tracep->declBit(c+16762,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r_valid", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(5) r user", false,-1, 0,0);
        tracep->declBit(c+16769,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) aw_ready", false,-1);
        tracep->declBit(c+16770,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) ar_ready", false,-1);
        tracep->declBit(c+16771,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) w_ready", false,-1);
        tracep->declBit(c+16772,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) b_valid", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) b id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) b resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) b user", false,-1, 0,0);
        tracep->declBit(c+16776,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r_valid", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(6) r user", false,-1, 0,0);
        tracep->declBit(c+16783,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) aw_ready", false,-1);
        tracep->declBit(c+16784,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) ar_ready", false,-1);
        tracep->declBit(c+16785,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) w_ready", false,-1);
        tracep->declBit(c+16786,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) b_valid", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) b id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) b resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) b user", false,-1, 0,0);
        tracep->declBit(c+16790,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r_valid", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(7) r user", false,-1, 0,0);
        tracep->declBit(c+16797,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) aw_ready", false,-1);
        tracep->declBit(c+16798,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) ar_ready", false,-1);
        tracep->declBit(c+16799,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) w_ready", false,-1);
        tracep->declBit(c+16800,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) b_valid", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) b id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) b resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) b user", false,-1, 0,0);
        tracep->declBit(c+16804,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r_valid", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(8) r user", false,-1, 0,0);
        tracep->declBit(c+16811,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) aw_ready", false,-1);
        tracep->declBit(c+16812,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) ar_ready", false,-1);
        tracep->declBit(c+16813,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) w_ready", false,-1);
        tracep->declBit(c+16814,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) b_valid", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) b id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) b resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) b user", false,-1, 0,0);
        tracep->declBit(c+16818,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r_valid", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar mst_ports_resp_i(9) r user", false,-1, 0,0);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar i_xbar addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar i_xbar addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar i_xbar addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar i_xbar addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar i_xbar addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar i_xbar addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar i_xbar addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar i_xbar addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar i_xbar addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar i_xbar addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar i_xbar addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar i_xbar addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar i_xbar addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar i_xbar addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar i_xbar addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar i_xbar addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar i_xbar addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar i_xbar addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar i_xbar addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar i_xbar addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar i_xbar addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar i_xbar addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar i_xbar addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar i_xbar addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar i_xbar addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar i_xbar addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar i_xbar addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar i_xbar addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar i_xbar addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar i_xbar addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+32519,"ariane_testharness i_axi_xbar i_xbar en_default_mst_port_i", false,-1, 1,0);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar default_mst_port_i(0)", false,-1, 3,0);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar default_mst_port_i(1)", false,-1, 3,0);
        tracep->declBus(c+3325,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+3326,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+3328,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+3329,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+3330,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+3331,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw lock", false,-1);
        tracep->declBus(c+3332,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+3333,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+3334,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+3335,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+3336,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+3337,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+3338,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) aw_valid", false,-1);
        tracep->declQuad(c+3339,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) w data", false,-1, 63,0);
        tracep->declBus(c+3341,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+3342,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) w last", false,-1);
        tracep->declBus(c+3343,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) w user", false,-1, 0,0);
        tracep->declBit(c+3344,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) w_valid", false,-1);
        tracep->declBit(c+3345,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) b_ready", false,-1);
        tracep->declBus(c+3346,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+3347,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+3349,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+3350,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+3351,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+3352,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar lock", false,-1);
        tracep->declBus(c+3353,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+3354,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+3355,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+3356,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+3357,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+3358,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) ar_valid", false,-1);
        tracep->declBit(c+3359,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(0) r_ready", false,-1);
        tracep->declBus(c+3360,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+3361,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+3363,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+3364,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+3365,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+3366,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw lock", false,-1);
        tracep->declBus(c+3367,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+3368,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+3369,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+3370,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+3371,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+3372,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+3373,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) aw_valid", false,-1);
        tracep->declQuad(c+3374,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) w data", false,-1, 63,0);
        tracep->declBus(c+3376,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+3377,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) w last", false,-1);
        tracep->declBus(c+3378,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) w user", false,-1, 0,0);
        tracep->declBit(c+3379,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) w_valid", false,-1);
        tracep->declBit(c+3380,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) b_ready", false,-1);
        tracep->declBus(c+3381,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+3382,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+3384,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+3385,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+3386,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+3387,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar lock", false,-1);
        tracep->declBus(c+3388,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+3389,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+3390,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+3391,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+3392,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+3393,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) ar_valid", false,-1);
        tracep->declBit(c+3394,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(1) r_ready", false,-1);
        tracep->declBus(c+3395,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw id", false,-1, 3,0);
        tracep->declQuad(c+3396,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+3398,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw len", false,-1, 7,0);
        tracep->declBus(c+3399,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw size", false,-1, 2,0);
        tracep->declBus(c+3400,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+3401,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw lock", false,-1);
        tracep->declBus(c+3402,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+3403,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+3404,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+3405,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw region", false,-1, 3,0);
        tracep->declBus(c+3406,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+3407,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw user", false,-1, 0,0);
        tracep->declBit(c+3408,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) aw_valid", false,-1);
        tracep->declQuad(c+3409,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) w data", false,-1, 63,0);
        tracep->declBus(c+3411,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) w strb", false,-1, 7,0);
        tracep->declBit(c+3412,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) w last", false,-1);
        tracep->declBus(c+3413,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) w user", false,-1, 0,0);
        tracep->declBit(c+3414,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) w_valid", false,-1);
        tracep->declBit(c+3415,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) b_ready", false,-1);
        tracep->declBus(c+3416,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar id", false,-1, 3,0);
        tracep->declQuad(c+3417,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+3419,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar len", false,-1, 7,0);
        tracep->declBus(c+3420,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar size", false,-1, 2,0);
        tracep->declBus(c+3421,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+3422,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar lock", false,-1);
        tracep->declBus(c+3423,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+3424,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+3425,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+3426,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar region", false,-1, 3,0);
        tracep->declBus(c+3427,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar user", false,-1, 0,0);
        tracep->declBit(c+3428,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) ar_valid", false,-1);
        tracep->declBit(c+3429,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(2) r_ready", false,-1);
        tracep->declBus(c+3430,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw id", false,-1, 3,0);
        tracep->declQuad(c+3431,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+3433,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw len", false,-1, 7,0);
        tracep->declBus(c+3434,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw size", false,-1, 2,0);
        tracep->declBus(c+3435,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+3436,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw lock", false,-1);
        tracep->declBus(c+3437,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+3438,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+3439,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+3440,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw region", false,-1, 3,0);
        tracep->declBus(c+3441,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+3442,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw user", false,-1, 0,0);
        tracep->declBit(c+3443,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) aw_valid", false,-1);
        tracep->declQuad(c+3444,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) w data", false,-1, 63,0);
        tracep->declBus(c+3446,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) w strb", false,-1, 7,0);
        tracep->declBit(c+3447,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) w last", false,-1);
        tracep->declBus(c+3448,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) w user", false,-1, 0,0);
        tracep->declBit(c+3449,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) w_valid", false,-1);
        tracep->declBit(c+3450,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) b_ready", false,-1);
        tracep->declBus(c+3451,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar id", false,-1, 3,0);
        tracep->declQuad(c+3452,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+3454,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar len", false,-1, 7,0);
        tracep->declBus(c+3455,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar size", false,-1, 2,0);
        tracep->declBus(c+3456,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+3457,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar lock", false,-1);
        tracep->declBus(c+3458,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+3459,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+3460,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+3461,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar region", false,-1, 3,0);
        tracep->declBus(c+3462,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar user", false,-1, 0,0);
        tracep->declBit(c+3463,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) ar_valid", false,-1);
        tracep->declBit(c+3464,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(3) r_ready", false,-1);
        tracep->declBus(c+3465,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw id", false,-1, 3,0);
        tracep->declQuad(c+3466,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+3468,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw len", false,-1, 7,0);
        tracep->declBus(c+3469,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw size", false,-1, 2,0);
        tracep->declBus(c+3470,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+3471,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw lock", false,-1);
        tracep->declBus(c+3472,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+3473,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+3474,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+3475,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw region", false,-1, 3,0);
        tracep->declBus(c+3476,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+3477,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw user", false,-1, 0,0);
        tracep->declBit(c+3478,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) aw_valid", false,-1);
        tracep->declQuad(c+3479,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) w data", false,-1, 63,0);
        tracep->declBus(c+3481,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) w strb", false,-1, 7,0);
        tracep->declBit(c+3482,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) w last", false,-1);
        tracep->declBus(c+3483,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) w user", false,-1, 0,0);
        tracep->declBit(c+3484,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) w_valid", false,-1);
        tracep->declBit(c+3485,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) b_ready", false,-1);
        tracep->declBus(c+3486,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar id", false,-1, 3,0);
        tracep->declQuad(c+3487,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+3489,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar len", false,-1, 7,0);
        tracep->declBus(c+3490,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar size", false,-1, 2,0);
        tracep->declBus(c+3491,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+3492,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar lock", false,-1);
        tracep->declBus(c+3493,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+3494,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+3495,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+3496,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar region", false,-1, 3,0);
        tracep->declBus(c+3497,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar user", false,-1, 0,0);
        tracep->declBit(c+3498,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) ar_valid", false,-1);
        tracep->declBit(c+3499,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(4) r_ready", false,-1);
        tracep->declBus(c+3500,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw id", false,-1, 3,0);
        tracep->declQuad(c+3501,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+3503,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw len", false,-1, 7,0);
        tracep->declBus(c+3504,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw size", false,-1, 2,0);
        tracep->declBus(c+3505,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+3506,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw lock", false,-1);
        tracep->declBus(c+3507,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+3508,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+3509,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+3510,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw region", false,-1, 3,0);
        tracep->declBus(c+3511,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+3512,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw user", false,-1, 0,0);
        tracep->declBit(c+3513,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) aw_valid", false,-1);
        tracep->declQuad(c+3514,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) w data", false,-1, 63,0);
        tracep->declBus(c+3516,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) w strb", false,-1, 7,0);
        tracep->declBit(c+3517,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) w last", false,-1);
        tracep->declBus(c+3518,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) w user", false,-1, 0,0);
        tracep->declBit(c+3519,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) w_valid", false,-1);
        tracep->declBit(c+3520,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) b_ready", false,-1);
        tracep->declBus(c+3521,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar id", false,-1, 3,0);
        tracep->declQuad(c+3522,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+3524,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar len", false,-1, 7,0);
        tracep->declBus(c+3525,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar size", false,-1, 2,0);
        tracep->declBus(c+3526,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+3527,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar lock", false,-1);
        tracep->declBus(c+3528,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+3529,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+3530,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+3531,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar region", false,-1, 3,0);
        tracep->declBus(c+3532,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar user", false,-1, 0,0);
        tracep->declBit(c+3533,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) ar_valid", false,-1);
        tracep->declBit(c+3534,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(5) r_ready", false,-1);
        tracep->declBus(c+3535,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw id", false,-1, 3,0);
        tracep->declQuad(c+3536,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+3538,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw len", false,-1, 7,0);
        tracep->declBus(c+3539,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw size", false,-1, 2,0);
        tracep->declBus(c+3540,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+3541,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw lock", false,-1);
        tracep->declBus(c+3542,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+3543,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+3544,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+3545,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw region", false,-1, 3,0);
        tracep->declBus(c+3546,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+3547,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw user", false,-1, 0,0);
        tracep->declBit(c+3548,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) aw_valid", false,-1);
        tracep->declQuad(c+3549,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) w data", false,-1, 63,0);
        tracep->declBus(c+3551,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) w strb", false,-1, 7,0);
        tracep->declBit(c+3552,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) w last", false,-1);
        tracep->declBus(c+3553,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) w user", false,-1, 0,0);
        tracep->declBit(c+3554,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) w_valid", false,-1);
        tracep->declBit(c+3555,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) b_ready", false,-1);
        tracep->declBus(c+3556,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar id", false,-1, 3,0);
        tracep->declQuad(c+3557,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+3559,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar len", false,-1, 7,0);
        tracep->declBus(c+3560,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar size", false,-1, 2,0);
        tracep->declBus(c+3561,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+3562,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar lock", false,-1);
        tracep->declBus(c+3563,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+3564,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+3565,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+3566,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar region", false,-1, 3,0);
        tracep->declBus(c+3567,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar user", false,-1, 0,0);
        tracep->declBit(c+3568,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) ar_valid", false,-1);
        tracep->declBit(c+3569,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(6) r_ready", false,-1);
        tracep->declBus(c+3570,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw id", false,-1, 3,0);
        tracep->declQuad(c+3571,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+3573,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw len", false,-1, 7,0);
        tracep->declBus(c+3574,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw size", false,-1, 2,0);
        tracep->declBus(c+3575,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+3576,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw lock", false,-1);
        tracep->declBus(c+3577,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+3578,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+3579,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+3580,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw region", false,-1, 3,0);
        tracep->declBus(c+3581,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+3582,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw user", false,-1, 0,0);
        tracep->declBit(c+3583,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) aw_valid", false,-1);
        tracep->declQuad(c+3584,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) w data", false,-1, 63,0);
        tracep->declBus(c+3586,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) w strb", false,-1, 7,0);
        tracep->declBit(c+3587,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) w last", false,-1);
        tracep->declBus(c+3588,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) w user", false,-1, 0,0);
        tracep->declBit(c+3589,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) w_valid", false,-1);
        tracep->declBit(c+3590,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) b_ready", false,-1);
        tracep->declBus(c+3591,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar id", false,-1, 3,0);
        tracep->declQuad(c+3592,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+3594,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar len", false,-1, 7,0);
        tracep->declBus(c+3595,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar size", false,-1, 2,0);
        tracep->declBus(c+3596,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+3597,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar lock", false,-1);
        tracep->declBus(c+3598,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+3599,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+3600,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+3601,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar region", false,-1, 3,0);
        tracep->declBus(c+3602,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar user", false,-1, 0,0);
        tracep->declBit(c+3603,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) ar_valid", false,-1);
        tracep->declBit(c+3604,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(7) r_ready", false,-1);
        tracep->declBus(c+3605,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw id", false,-1, 3,0);
        tracep->declQuad(c+3606,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+3608,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw len", false,-1, 7,0);
        tracep->declBus(c+3609,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw size", false,-1, 2,0);
        tracep->declBus(c+3610,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+3611,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw lock", false,-1);
        tracep->declBus(c+3612,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+3613,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+3614,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+3615,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw region", false,-1, 3,0);
        tracep->declBus(c+3616,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+3617,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw user", false,-1, 0,0);
        tracep->declBit(c+3618,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) aw_valid", false,-1);
        tracep->declQuad(c+3619,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) w data", false,-1, 63,0);
        tracep->declBus(c+3621,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) w strb", false,-1, 7,0);
        tracep->declBit(c+3622,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) w last", false,-1);
        tracep->declBus(c+3623,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) w user", false,-1, 0,0);
        tracep->declBit(c+3624,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) w_valid", false,-1);
        tracep->declBit(c+3625,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) b_ready", false,-1);
        tracep->declBus(c+3626,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar id", false,-1, 3,0);
        tracep->declQuad(c+3627,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+3629,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar len", false,-1, 7,0);
        tracep->declBus(c+3630,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar size", false,-1, 2,0);
        tracep->declBus(c+3631,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+3632,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar lock", false,-1);
        tracep->declBus(c+3633,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+3634,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+3635,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+3636,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar region", false,-1, 3,0);
        tracep->declBus(c+3637,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar user", false,-1, 0,0);
        tracep->declBit(c+3638,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) ar_valid", false,-1);
        tracep->declBit(c+3639,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(8) r_ready", false,-1);
        tracep->declBus(c+3640,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw id", false,-1, 3,0);
        tracep->declQuad(c+3641,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+3643,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw len", false,-1, 7,0);
        tracep->declBus(c+3644,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw size", false,-1, 2,0);
        tracep->declBus(c+3645,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+3646,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw lock", false,-1);
        tracep->declBus(c+3647,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+3648,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+3649,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+3650,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw region", false,-1, 3,0);
        tracep->declBus(c+3651,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+3652,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw user", false,-1, 0,0);
        tracep->declBit(c+3653,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) aw_valid", false,-1);
        tracep->declQuad(c+3654,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) w data", false,-1, 63,0);
        tracep->declBus(c+3656,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) w strb", false,-1, 7,0);
        tracep->declBit(c+3657,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) w last", false,-1);
        tracep->declBus(c+3658,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) w user", false,-1, 0,0);
        tracep->declBit(c+3659,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) w_valid", false,-1);
        tracep->declBit(c+3660,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) b_ready", false,-1);
        tracep->declBus(c+3661,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar id", false,-1, 3,0);
        tracep->declQuad(c+3662,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+3664,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar len", false,-1, 7,0);
        tracep->declBus(c+3665,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar size", false,-1, 2,0);
        tracep->declBus(c+3666,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+3667,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar lock", false,-1);
        tracep->declBus(c+3668,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+3669,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+3670,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+3671,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar region", false,-1, 3,0);
        tracep->declBus(c+3672,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar user", false,-1, 0,0);
        tracep->declBit(c+3673,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) ar_valid", false,-1);
        tracep->declBit(c+3674,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(9) r_ready", false,-1);
        tracep->declBus(c+3675,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw id", false,-1, 3,0);
        tracep->declQuad(c+3676,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw addr", false,-1, 63,0);
        tracep->declBus(c+3678,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw len", false,-1, 7,0);
        tracep->declBus(c+3679,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw size", false,-1, 2,0);
        tracep->declBus(c+3680,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw burst", false,-1, 1,0);
        tracep->declBit(c+3681,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw lock", false,-1);
        tracep->declBus(c+3682,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw cache", false,-1, 3,0);
        tracep->declBus(c+3683,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw prot", false,-1, 2,0);
        tracep->declBus(c+3684,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw qos", false,-1, 3,0);
        tracep->declBus(c+3685,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw region", false,-1, 3,0);
        tracep->declBus(c+3686,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw atop", false,-1, 5,0);
        tracep->declBus(c+3687,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw user", false,-1, 0,0);
        tracep->declBit(c+3688,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) aw_valid", false,-1);
        tracep->declQuad(c+3689,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) w data", false,-1, 63,0);
        tracep->declBus(c+3691,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) w strb", false,-1, 7,0);
        tracep->declBit(c+3692,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) w last", false,-1);
        tracep->declBus(c+3693,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) w user", false,-1, 0,0);
        tracep->declBit(c+3694,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) w_valid", false,-1);
        tracep->declBit(c+3695,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) b_ready", false,-1);
        tracep->declBus(c+3696,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar id", false,-1, 3,0);
        tracep->declQuad(c+3697,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar addr", false,-1, 63,0);
        tracep->declBus(c+3699,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar len", false,-1, 7,0);
        tracep->declBus(c+3700,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar size", false,-1, 2,0);
        tracep->declBus(c+3701,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar burst", false,-1, 1,0);
        tracep->declBit(c+3702,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar lock", false,-1);
        tracep->declBus(c+3703,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar cache", false,-1, 3,0);
        tracep->declBus(c+3704,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar prot", false,-1, 2,0);
        tracep->declBus(c+3705,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar qos", false,-1, 3,0);
        tracep->declBus(c+3706,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar region", false,-1, 3,0);
        tracep->declBus(c+3707,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar user", false,-1, 0,0);
        tracep->declBit(c+3708,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) ar_valid", false,-1);
        tracep->declBit(c+3709,"ariane_testharness i_axi_xbar i_xbar slv_reqs(0)(10) r_ready", false,-1);
        tracep->declBus(c+3710,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+3711,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+3713,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+3714,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+3715,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+3716,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw lock", false,-1);
        tracep->declBus(c+3717,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+3718,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+3719,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+3720,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+3721,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+3722,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+3723,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) aw_valid", false,-1);
        tracep->declQuad(c+3724,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) w data", false,-1, 63,0);
        tracep->declBus(c+3726,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+3727,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) w last", false,-1);
        tracep->declBus(c+3728,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) w user", false,-1, 0,0);
        tracep->declBit(c+3729,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) w_valid", false,-1);
        tracep->declBit(c+3730,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) b_ready", false,-1);
        tracep->declBus(c+3731,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+3732,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+3734,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+3735,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+3736,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+3737,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar lock", false,-1);
        tracep->declBus(c+3738,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+3739,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+3740,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+3741,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+3742,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+3743,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) ar_valid", false,-1);
        tracep->declBit(c+3744,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(0) r_ready", false,-1);
        tracep->declBus(c+3745,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+3746,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+3748,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+3749,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+3750,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+3751,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw lock", false,-1);
        tracep->declBus(c+3752,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+3753,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+3754,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+3755,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+3756,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+3757,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+3758,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) aw_valid", false,-1);
        tracep->declQuad(c+3759,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) w data", false,-1, 63,0);
        tracep->declBus(c+3761,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+3762,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) w last", false,-1);
        tracep->declBus(c+3763,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) w user", false,-1, 0,0);
        tracep->declBit(c+3764,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) w_valid", false,-1);
        tracep->declBit(c+3765,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) b_ready", false,-1);
        tracep->declBus(c+3766,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+3767,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+3769,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+3770,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+3771,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+3772,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar lock", false,-1);
        tracep->declBus(c+3773,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+3774,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+3775,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+3776,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+3777,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+3778,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) ar_valid", false,-1);
        tracep->declBit(c+3779,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(1) r_ready", false,-1);
        tracep->declBus(c+3780,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw id", false,-1, 3,0);
        tracep->declQuad(c+3781,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+3783,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw len", false,-1, 7,0);
        tracep->declBus(c+3784,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw size", false,-1, 2,0);
        tracep->declBus(c+3785,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+3786,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw lock", false,-1);
        tracep->declBus(c+3787,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+3788,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+3789,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+3790,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw region", false,-1, 3,0);
        tracep->declBus(c+3791,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+3792,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw user", false,-1, 0,0);
        tracep->declBit(c+3793,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) aw_valid", false,-1);
        tracep->declQuad(c+3794,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) w data", false,-1, 63,0);
        tracep->declBus(c+3796,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) w strb", false,-1, 7,0);
        tracep->declBit(c+3797,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) w last", false,-1);
        tracep->declBus(c+3798,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) w user", false,-1, 0,0);
        tracep->declBit(c+3799,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) w_valid", false,-1);
        tracep->declBit(c+3800,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) b_ready", false,-1);
        tracep->declBus(c+3801,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar id", false,-1, 3,0);
        tracep->declQuad(c+3802,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+3804,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar len", false,-1, 7,0);
        tracep->declBus(c+3805,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar size", false,-1, 2,0);
        tracep->declBus(c+3806,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+3807,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar lock", false,-1);
        tracep->declBus(c+3808,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+3809,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+3810,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+3811,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar region", false,-1, 3,0);
        tracep->declBus(c+3812,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar user", false,-1, 0,0);
        tracep->declBit(c+3813,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) ar_valid", false,-1);
        tracep->declBit(c+3814,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(2) r_ready", false,-1);
        tracep->declBus(c+3815,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw id", false,-1, 3,0);
        tracep->declQuad(c+3816,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+3818,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw len", false,-1, 7,0);
        tracep->declBus(c+3819,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw size", false,-1, 2,0);
        tracep->declBus(c+3820,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+3821,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw lock", false,-1);
        tracep->declBus(c+3822,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+3823,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+3824,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+3825,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw region", false,-1, 3,0);
        tracep->declBus(c+3826,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+3827,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw user", false,-1, 0,0);
        tracep->declBit(c+3828,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) aw_valid", false,-1);
        tracep->declQuad(c+3829,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) w data", false,-1, 63,0);
        tracep->declBus(c+3831,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) w strb", false,-1, 7,0);
        tracep->declBit(c+3832,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) w last", false,-1);
        tracep->declBus(c+3833,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) w user", false,-1, 0,0);
        tracep->declBit(c+3834,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) w_valid", false,-1);
        tracep->declBit(c+3835,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) b_ready", false,-1);
        tracep->declBus(c+3836,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar id", false,-1, 3,0);
        tracep->declQuad(c+3837,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+3839,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar len", false,-1, 7,0);
        tracep->declBus(c+3840,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar size", false,-1, 2,0);
        tracep->declBus(c+3841,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+3842,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar lock", false,-1);
        tracep->declBus(c+3843,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+3844,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+3845,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+3846,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar region", false,-1, 3,0);
        tracep->declBus(c+3847,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar user", false,-1, 0,0);
        tracep->declBit(c+3848,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) ar_valid", false,-1);
        tracep->declBit(c+3849,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(3) r_ready", false,-1);
        tracep->declBus(c+3850,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw id", false,-1, 3,0);
        tracep->declQuad(c+3851,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+3853,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw len", false,-1, 7,0);
        tracep->declBus(c+3854,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw size", false,-1, 2,0);
        tracep->declBus(c+3855,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+3856,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw lock", false,-1);
        tracep->declBus(c+3857,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+3858,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+3859,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+3860,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw region", false,-1, 3,0);
        tracep->declBus(c+3861,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+3862,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw user", false,-1, 0,0);
        tracep->declBit(c+3863,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) aw_valid", false,-1);
        tracep->declQuad(c+3864,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) w data", false,-1, 63,0);
        tracep->declBus(c+3866,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) w strb", false,-1, 7,0);
        tracep->declBit(c+3867,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) w last", false,-1);
        tracep->declBus(c+3868,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) w user", false,-1, 0,0);
        tracep->declBit(c+3869,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) w_valid", false,-1);
        tracep->declBit(c+3870,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) b_ready", false,-1);
        tracep->declBus(c+3871,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar id", false,-1, 3,0);
        tracep->declQuad(c+3872,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+3874,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar len", false,-1, 7,0);
        tracep->declBus(c+3875,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar size", false,-1, 2,0);
        tracep->declBus(c+3876,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+3877,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar lock", false,-1);
        tracep->declBus(c+3878,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+3879,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+3880,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+3881,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar region", false,-1, 3,0);
        tracep->declBus(c+3882,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar user", false,-1, 0,0);
        tracep->declBit(c+3883,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) ar_valid", false,-1);
        tracep->declBit(c+3884,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(4) r_ready", false,-1);
        tracep->declBus(c+3885,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw id", false,-1, 3,0);
        tracep->declQuad(c+3886,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+3888,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw len", false,-1, 7,0);
        tracep->declBus(c+3889,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw size", false,-1, 2,0);
        tracep->declBus(c+3890,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+3891,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw lock", false,-1);
        tracep->declBus(c+3892,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+3893,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+3894,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+3895,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw region", false,-1, 3,0);
        tracep->declBus(c+3896,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+3897,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw user", false,-1, 0,0);
        tracep->declBit(c+3898,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) aw_valid", false,-1);
        tracep->declQuad(c+3899,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) w data", false,-1, 63,0);
        tracep->declBus(c+3901,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) w strb", false,-1, 7,0);
        tracep->declBit(c+3902,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) w last", false,-1);
        tracep->declBus(c+3903,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) w user", false,-1, 0,0);
        tracep->declBit(c+3904,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) w_valid", false,-1);
        tracep->declBit(c+3905,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) b_ready", false,-1);
        tracep->declBus(c+3906,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar id", false,-1, 3,0);
        tracep->declQuad(c+3907,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+3909,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar len", false,-1, 7,0);
        tracep->declBus(c+3910,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar size", false,-1, 2,0);
        tracep->declBus(c+3911,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+3912,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar lock", false,-1);
        tracep->declBus(c+3913,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+3914,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+3915,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+3916,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar region", false,-1, 3,0);
        tracep->declBus(c+3917,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar user", false,-1, 0,0);
        tracep->declBit(c+3918,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) ar_valid", false,-1);
        tracep->declBit(c+3919,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(5) r_ready", false,-1);
        tracep->declBus(c+3920,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw id", false,-1, 3,0);
        tracep->declQuad(c+3921,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+3923,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw len", false,-1, 7,0);
        tracep->declBus(c+3924,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw size", false,-1, 2,0);
        tracep->declBus(c+3925,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+3926,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw lock", false,-1);
        tracep->declBus(c+3927,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+3928,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+3929,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+3930,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw region", false,-1, 3,0);
        tracep->declBus(c+3931,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+3932,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw user", false,-1, 0,0);
        tracep->declBit(c+3933,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) aw_valid", false,-1);
        tracep->declQuad(c+3934,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) w data", false,-1, 63,0);
        tracep->declBus(c+3936,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) w strb", false,-1, 7,0);
        tracep->declBit(c+3937,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) w last", false,-1);
        tracep->declBus(c+3938,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) w user", false,-1, 0,0);
        tracep->declBit(c+3939,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) w_valid", false,-1);
        tracep->declBit(c+3940,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) b_ready", false,-1);
        tracep->declBus(c+3941,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar id", false,-1, 3,0);
        tracep->declQuad(c+3942,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+3944,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar len", false,-1, 7,0);
        tracep->declBus(c+3945,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar size", false,-1, 2,0);
        tracep->declBus(c+3946,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+3947,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar lock", false,-1);
        tracep->declBus(c+3948,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+3949,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+3950,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+3951,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar region", false,-1, 3,0);
        tracep->declBus(c+3952,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar user", false,-1, 0,0);
        tracep->declBit(c+3953,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) ar_valid", false,-1);
        tracep->declBit(c+3954,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(6) r_ready", false,-1);
        tracep->declBus(c+3955,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw id", false,-1, 3,0);
        tracep->declQuad(c+3956,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+3958,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw len", false,-1, 7,0);
        tracep->declBus(c+3959,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw size", false,-1, 2,0);
        tracep->declBus(c+3960,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+3961,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw lock", false,-1);
        tracep->declBus(c+3962,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+3963,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+3964,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+3965,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw region", false,-1, 3,0);
        tracep->declBus(c+3966,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+3967,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw user", false,-1, 0,0);
        tracep->declBit(c+3968,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) aw_valid", false,-1);
        tracep->declQuad(c+3969,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) w data", false,-1, 63,0);
        tracep->declBus(c+3971,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) w strb", false,-1, 7,0);
        tracep->declBit(c+3972,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) w last", false,-1);
        tracep->declBus(c+3973,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) w user", false,-1, 0,0);
        tracep->declBit(c+3974,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) w_valid", false,-1);
        tracep->declBit(c+3975,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) b_ready", false,-1);
        tracep->declBus(c+3976,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar id", false,-1, 3,0);
        tracep->declQuad(c+3977,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+3979,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar len", false,-1, 7,0);
        tracep->declBus(c+3980,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar size", false,-1, 2,0);
        tracep->declBus(c+3981,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+3982,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar lock", false,-1);
        tracep->declBus(c+3983,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+3984,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+3985,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+3986,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar region", false,-1, 3,0);
        tracep->declBus(c+3987,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar user", false,-1, 0,0);
        tracep->declBit(c+3988,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) ar_valid", false,-1);
        tracep->declBit(c+3989,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(7) r_ready", false,-1);
        tracep->declBus(c+3990,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw id", false,-1, 3,0);
        tracep->declQuad(c+3991,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+3993,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw len", false,-1, 7,0);
        tracep->declBus(c+3994,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw size", false,-1, 2,0);
        tracep->declBus(c+3995,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+3996,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw lock", false,-1);
        tracep->declBus(c+3997,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+3998,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+3999,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+4000,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw region", false,-1, 3,0);
        tracep->declBus(c+4001,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+4002,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw user", false,-1, 0,0);
        tracep->declBit(c+4003,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) aw_valid", false,-1);
        tracep->declQuad(c+4004,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) w data", false,-1, 63,0);
        tracep->declBus(c+4006,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) w strb", false,-1, 7,0);
        tracep->declBit(c+4007,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) w last", false,-1);
        tracep->declBus(c+4008,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) w user", false,-1, 0,0);
        tracep->declBit(c+4009,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) w_valid", false,-1);
        tracep->declBit(c+4010,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) b_ready", false,-1);
        tracep->declBus(c+4011,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar id", false,-1, 3,0);
        tracep->declQuad(c+4012,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+4014,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar len", false,-1, 7,0);
        tracep->declBus(c+4015,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar size", false,-1, 2,0);
        tracep->declBus(c+4016,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+4017,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar lock", false,-1);
        tracep->declBus(c+4018,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+4019,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+4020,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+4021,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar region", false,-1, 3,0);
        tracep->declBus(c+4022,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar user", false,-1, 0,0);
        tracep->declBit(c+4023,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) ar_valid", false,-1);
        tracep->declBit(c+4024,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(8) r_ready", false,-1);
        tracep->declBus(c+4025,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw id", false,-1, 3,0);
        tracep->declQuad(c+4026,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+4028,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw len", false,-1, 7,0);
        tracep->declBus(c+4029,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw size", false,-1, 2,0);
        tracep->declBus(c+4030,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+4031,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw lock", false,-1);
        tracep->declBus(c+4032,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+4033,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+4034,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+4035,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw region", false,-1, 3,0);
        tracep->declBus(c+4036,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+4037,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw user", false,-1, 0,0);
        tracep->declBit(c+4038,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) aw_valid", false,-1);
        tracep->declQuad(c+4039,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) w data", false,-1, 63,0);
        tracep->declBus(c+4041,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) w strb", false,-1, 7,0);
        tracep->declBit(c+4042,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) w last", false,-1);
        tracep->declBus(c+4043,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) w user", false,-1, 0,0);
        tracep->declBit(c+4044,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) w_valid", false,-1);
        tracep->declBit(c+4045,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) b_ready", false,-1);
        tracep->declBus(c+4046,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar id", false,-1, 3,0);
        tracep->declQuad(c+4047,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+4049,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar len", false,-1, 7,0);
        tracep->declBus(c+4050,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar size", false,-1, 2,0);
        tracep->declBus(c+4051,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+4052,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar lock", false,-1);
        tracep->declBus(c+4053,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+4054,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+4055,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+4056,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar region", false,-1, 3,0);
        tracep->declBus(c+4057,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar user", false,-1, 0,0);
        tracep->declBit(c+4058,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) ar_valid", false,-1);
        tracep->declBit(c+4059,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(9) r_ready", false,-1);
        tracep->declBus(c+4060,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw id", false,-1, 3,0);
        tracep->declQuad(c+4061,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw addr", false,-1, 63,0);
        tracep->declBus(c+4063,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw len", false,-1, 7,0);
        tracep->declBus(c+4064,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw size", false,-1, 2,0);
        tracep->declBus(c+4065,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw burst", false,-1, 1,0);
        tracep->declBit(c+4066,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw lock", false,-1);
        tracep->declBus(c+4067,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw cache", false,-1, 3,0);
        tracep->declBus(c+4068,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw prot", false,-1, 2,0);
        tracep->declBus(c+4069,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw qos", false,-1, 3,0);
        tracep->declBus(c+4070,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw region", false,-1, 3,0);
        tracep->declBus(c+4071,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw atop", false,-1, 5,0);
        tracep->declBus(c+4072,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw user", false,-1, 0,0);
        tracep->declBit(c+4073,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) aw_valid", false,-1);
        tracep->declQuad(c+4074,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) w data", false,-1, 63,0);
        tracep->declBus(c+4076,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) w strb", false,-1, 7,0);
        tracep->declBit(c+4077,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) w last", false,-1);
        tracep->declBus(c+4078,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) w user", false,-1, 0,0);
        tracep->declBit(c+4079,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) w_valid", false,-1);
        tracep->declBit(c+4080,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) b_ready", false,-1);
        tracep->declBus(c+4081,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar id", false,-1, 3,0);
        tracep->declQuad(c+4082,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar addr", false,-1, 63,0);
        tracep->declBus(c+4084,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar len", false,-1, 7,0);
        tracep->declBus(c+4085,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar size", false,-1, 2,0);
        tracep->declBus(c+4086,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar burst", false,-1, 1,0);
        tracep->declBit(c+4087,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar lock", false,-1);
        tracep->declBus(c+4088,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar cache", false,-1, 3,0);
        tracep->declBus(c+4089,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar prot", false,-1, 2,0);
        tracep->declBus(c+4090,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar qos", false,-1, 3,0);
        tracep->declBus(c+4091,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar region", false,-1, 3,0);
        tracep->declBus(c+4092,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar user", false,-1, 0,0);
        tracep->declBit(c+4093,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) ar_valid", false,-1);
        tracep->declBit(c+4094,"ariane_testharness i_axi_xbar i_xbar slv_reqs(1)(10) r_ready", false,-1);
        tracep->declBit(c+4095,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) aw_ready", false,-1);
        tracep->declBit(c+4096,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) ar_ready", false,-1);
        tracep->declBit(c+4097,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) w_ready", false,-1);
        tracep->declBit(c+4098,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) b_valid", false,-1);
        tracep->declBus(c+4099,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) b id", false,-1, 3,0);
        tracep->declBus(c+4100,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+4101,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) b user", false,-1, 0,0);
        tracep->declBit(c+4102,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r_valid", false,-1);
        tracep->declBus(c+4103,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+4104,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r data", false,-1, 63,0);
        tracep->declBus(c+4106,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+4107,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r last", false,-1);
        tracep->declBus(c+4108,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(0) r user", false,-1, 0,0);
        tracep->declBit(c+4109,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) aw_ready", false,-1);
        tracep->declBit(c+4110,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) ar_ready", false,-1);
        tracep->declBit(c+4111,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) w_ready", false,-1);
        tracep->declBit(c+4112,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) b_valid", false,-1);
        tracep->declBus(c+4113,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) b id", false,-1, 3,0);
        tracep->declBus(c+4114,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+4115,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) b user", false,-1, 0,0);
        tracep->declBit(c+4116,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r_valid", false,-1);
        tracep->declBus(c+4117,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+4118,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r data", false,-1, 63,0);
        tracep->declBus(c+4120,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+4121,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r last", false,-1);
        tracep->declBus(c+4122,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(1) r user", false,-1, 0,0);
        tracep->declBit(c+4123,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) aw_ready", false,-1);
        tracep->declBit(c+4124,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) ar_ready", false,-1);
        tracep->declBit(c+4125,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) w_ready", false,-1);
        tracep->declBit(c+4126,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) b_valid", false,-1);
        tracep->declBus(c+4127,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) b id", false,-1, 3,0);
        tracep->declBus(c+4128,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) b resp", false,-1, 1,0);
        tracep->declBus(c+4129,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) b user", false,-1, 0,0);
        tracep->declBit(c+4130,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r_valid", false,-1);
        tracep->declBus(c+4131,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r id", false,-1, 3,0);
        tracep->declQuad(c+4132,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r data", false,-1, 63,0);
        tracep->declBus(c+4134,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r resp", false,-1, 1,0);
        tracep->declBit(c+4135,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r last", false,-1);
        tracep->declBus(c+4136,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(2) r user", false,-1, 0,0);
        tracep->declBit(c+4137,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) aw_ready", false,-1);
        tracep->declBit(c+4138,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) ar_ready", false,-1);
        tracep->declBit(c+4139,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) w_ready", false,-1);
        tracep->declBit(c+4140,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) b_valid", false,-1);
        tracep->declBus(c+4141,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) b id", false,-1, 3,0);
        tracep->declBus(c+4142,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) b resp", false,-1, 1,0);
        tracep->declBus(c+4143,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) b user", false,-1, 0,0);
        tracep->declBit(c+4144,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r_valid", false,-1);
        tracep->declBus(c+4145,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r id", false,-1, 3,0);
        tracep->declQuad(c+4146,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r data", false,-1, 63,0);
        tracep->declBus(c+4148,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r resp", false,-1, 1,0);
        tracep->declBit(c+4149,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r last", false,-1);
        tracep->declBus(c+4150,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(3) r user", false,-1, 0,0);
        tracep->declBit(c+4151,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) aw_ready", false,-1);
        tracep->declBit(c+4152,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) ar_ready", false,-1);
        tracep->declBit(c+4153,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) w_ready", false,-1);
        tracep->declBit(c+4154,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) b_valid", false,-1);
        tracep->declBus(c+4155,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) b id", false,-1, 3,0);
        tracep->declBus(c+4156,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) b resp", false,-1, 1,0);
        tracep->declBus(c+4157,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) b user", false,-1, 0,0);
        tracep->declBit(c+4158,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r_valid", false,-1);
        tracep->declBus(c+4159,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r id", false,-1, 3,0);
        tracep->declQuad(c+4160,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r data", false,-1, 63,0);
        tracep->declBus(c+4162,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r resp", false,-1, 1,0);
        tracep->declBit(c+4163,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r last", false,-1);
        tracep->declBus(c+4164,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(4) r user", false,-1, 0,0);
        tracep->declBit(c+4165,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) aw_ready", false,-1);
        tracep->declBit(c+4166,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) ar_ready", false,-1);
        tracep->declBit(c+4167,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) w_ready", false,-1);
        tracep->declBit(c+4168,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) b_valid", false,-1);
        tracep->declBus(c+4169,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) b id", false,-1, 3,0);
        tracep->declBus(c+4170,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) b resp", false,-1, 1,0);
        tracep->declBus(c+4171,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) b user", false,-1, 0,0);
        tracep->declBit(c+4172,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r_valid", false,-1);
        tracep->declBus(c+4173,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r id", false,-1, 3,0);
        tracep->declQuad(c+4174,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r data", false,-1, 63,0);
        tracep->declBus(c+4176,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r resp", false,-1, 1,0);
        tracep->declBit(c+4177,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r last", false,-1);
        tracep->declBus(c+4178,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(5) r user", false,-1, 0,0);
        tracep->declBit(c+4179,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) aw_ready", false,-1);
        tracep->declBit(c+4180,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) ar_ready", false,-1);
        tracep->declBit(c+4181,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) w_ready", false,-1);
        tracep->declBit(c+4182,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) b_valid", false,-1);
        tracep->declBus(c+4183,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) b id", false,-1, 3,0);
        tracep->declBus(c+4184,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) b resp", false,-1, 1,0);
        tracep->declBus(c+4185,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) b user", false,-1, 0,0);
        tracep->declBit(c+4186,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r_valid", false,-1);
        tracep->declBus(c+4187,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r id", false,-1, 3,0);
        tracep->declQuad(c+4188,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r data", false,-1, 63,0);
        tracep->declBus(c+4190,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r resp", false,-1, 1,0);
        tracep->declBit(c+4191,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r last", false,-1);
        tracep->declBus(c+4192,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(6) r user", false,-1, 0,0);
        tracep->declBit(c+4193,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) aw_ready", false,-1);
        tracep->declBit(c+4194,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) ar_ready", false,-1);
        tracep->declBit(c+4195,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) w_ready", false,-1);
        tracep->declBit(c+4196,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) b_valid", false,-1);
        tracep->declBus(c+4197,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) b id", false,-1, 3,0);
        tracep->declBus(c+4198,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) b resp", false,-1, 1,0);
        tracep->declBus(c+4199,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) b user", false,-1, 0,0);
        tracep->declBit(c+4200,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r_valid", false,-1);
        tracep->declBus(c+4201,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r id", false,-1, 3,0);
        tracep->declQuad(c+4202,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r data", false,-1, 63,0);
        tracep->declBus(c+4204,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r resp", false,-1, 1,0);
        tracep->declBit(c+4205,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r last", false,-1);
        tracep->declBus(c+4206,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(7) r user", false,-1, 0,0);
        tracep->declBit(c+4207,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) aw_ready", false,-1);
        tracep->declBit(c+4208,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) ar_ready", false,-1);
        tracep->declBit(c+4209,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) w_ready", false,-1);
        tracep->declBit(c+4210,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) b_valid", false,-1);
        tracep->declBus(c+4211,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) b id", false,-1, 3,0);
        tracep->declBus(c+4212,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) b resp", false,-1, 1,0);
        tracep->declBus(c+4213,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) b user", false,-1, 0,0);
        tracep->declBit(c+4214,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r_valid", false,-1);
        tracep->declBus(c+4215,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r id", false,-1, 3,0);
        tracep->declQuad(c+4216,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r data", false,-1, 63,0);
        tracep->declBus(c+4218,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r resp", false,-1, 1,0);
        tracep->declBit(c+4219,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r last", false,-1);
        tracep->declBus(c+4220,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(8) r user", false,-1, 0,0);
        tracep->declBit(c+4221,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) aw_ready", false,-1);
        tracep->declBit(c+4222,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) ar_ready", false,-1);
        tracep->declBit(c+4223,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) w_ready", false,-1);
        tracep->declBit(c+4224,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) b_valid", false,-1);
        tracep->declBus(c+4225,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) b id", false,-1, 3,0);
        tracep->declBus(c+4226,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) b resp", false,-1, 1,0);
        tracep->declBus(c+4227,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) b user", false,-1, 0,0);
        tracep->declBit(c+4228,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r_valid", false,-1);
        tracep->declBus(c+4229,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r id", false,-1, 3,0);
        tracep->declQuad(c+4230,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r data", false,-1, 63,0);
        tracep->declBus(c+4232,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r resp", false,-1, 1,0);
        tracep->declBit(c+4233,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r last", false,-1);
        tracep->declBus(c+4234,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(9) r user", false,-1, 0,0);
        tracep->declBit(c+4235,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) aw_ready", false,-1);
        tracep->declBit(c+4236,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) ar_ready", false,-1);
        tracep->declBit(c+4237,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) w_ready", false,-1);
        tracep->declBit(c+4238,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) b_valid", false,-1);
        tracep->declBus(c+4239,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) b id", false,-1, 3,0);
        tracep->declBus(c+4240,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) b resp", false,-1, 1,0);
        tracep->declBus(c+4241,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) b user", false,-1, 0,0);
        tracep->declBit(c+4242,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r_valid", false,-1);
        tracep->declBus(c+4243,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r id", false,-1, 3,0);
        tracep->declQuad(c+4244,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r data", false,-1, 63,0);
        tracep->declBus(c+4246,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r resp", false,-1, 1,0);
        tracep->declBit(c+4247,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r last", false,-1);
        tracep->declBus(c+4248,"ariane_testharness i_axi_xbar i_xbar slv_resps(0)(10) r user", false,-1, 0,0);
        tracep->declBit(c+4249,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) aw_ready", false,-1);
        tracep->declBit(c+4250,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) ar_ready", false,-1);
        tracep->declBit(c+4251,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) w_ready", false,-1);
        tracep->declBit(c+4252,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) b_valid", false,-1);
        tracep->declBus(c+4253,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) b id", false,-1, 3,0);
        tracep->declBus(c+4254,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+4255,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) b user", false,-1, 0,0);
        tracep->declBit(c+4256,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r_valid", false,-1);
        tracep->declBus(c+4257,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+4258,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r data", false,-1, 63,0);
        tracep->declBus(c+4260,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+4261,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r last", false,-1);
        tracep->declBus(c+4262,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(0) r user", false,-1, 0,0);
        tracep->declBit(c+4263,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) aw_ready", false,-1);
        tracep->declBit(c+4264,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) ar_ready", false,-1);
        tracep->declBit(c+4265,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) w_ready", false,-1);
        tracep->declBit(c+4266,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) b_valid", false,-1);
        tracep->declBus(c+4267,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) b id", false,-1, 3,0);
        tracep->declBus(c+4268,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+4269,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) b user", false,-1, 0,0);
        tracep->declBit(c+4270,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r_valid", false,-1);
        tracep->declBus(c+4271,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+4272,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r data", false,-1, 63,0);
        tracep->declBus(c+4274,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+4275,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r last", false,-1);
        tracep->declBus(c+4276,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(1) r user", false,-1, 0,0);
        tracep->declBit(c+4277,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) aw_ready", false,-1);
        tracep->declBit(c+4278,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) ar_ready", false,-1);
        tracep->declBit(c+4279,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) w_ready", false,-1);
        tracep->declBit(c+4280,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) b_valid", false,-1);
        tracep->declBus(c+4281,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) b id", false,-1, 3,0);
        tracep->declBus(c+4282,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) b resp", false,-1, 1,0);
        tracep->declBus(c+4283,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) b user", false,-1, 0,0);
        tracep->declBit(c+4284,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r_valid", false,-1);
        tracep->declBus(c+4285,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r id", false,-1, 3,0);
        tracep->declQuad(c+4286,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r data", false,-1, 63,0);
        tracep->declBus(c+4288,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r resp", false,-1, 1,0);
        tracep->declBit(c+4289,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r last", false,-1);
        tracep->declBus(c+4290,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(2) r user", false,-1, 0,0);
        tracep->declBit(c+4291,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) aw_ready", false,-1);
        tracep->declBit(c+4292,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) ar_ready", false,-1);
        tracep->declBit(c+4293,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) w_ready", false,-1);
        tracep->declBit(c+4294,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) b_valid", false,-1);
        tracep->declBus(c+4295,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) b id", false,-1, 3,0);
        tracep->declBus(c+4296,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) b resp", false,-1, 1,0);
        tracep->declBus(c+4297,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) b user", false,-1, 0,0);
        tracep->declBit(c+4298,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r_valid", false,-1);
        tracep->declBus(c+4299,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r id", false,-1, 3,0);
        tracep->declQuad(c+4300,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r data", false,-1, 63,0);
        tracep->declBus(c+4302,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r resp", false,-1, 1,0);
        tracep->declBit(c+4303,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r last", false,-1);
        tracep->declBus(c+4304,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(3) r user", false,-1, 0,0);
        tracep->declBit(c+4305,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) aw_ready", false,-1);
        tracep->declBit(c+4306,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) ar_ready", false,-1);
        tracep->declBit(c+4307,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) w_ready", false,-1);
        tracep->declBit(c+4308,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) b_valid", false,-1);
        tracep->declBus(c+4309,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) b id", false,-1, 3,0);
        tracep->declBus(c+4310,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) b resp", false,-1, 1,0);
        tracep->declBus(c+4311,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) b user", false,-1, 0,0);
        tracep->declBit(c+4312,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r_valid", false,-1);
        tracep->declBus(c+4313,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r id", false,-1, 3,0);
        tracep->declQuad(c+4314,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r data", false,-1, 63,0);
        tracep->declBus(c+4316,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r resp", false,-1, 1,0);
        tracep->declBit(c+4317,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r last", false,-1);
        tracep->declBus(c+4318,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(4) r user", false,-1, 0,0);
        tracep->declBit(c+4319,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) aw_ready", false,-1);
        tracep->declBit(c+4320,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) ar_ready", false,-1);
        tracep->declBit(c+4321,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) w_ready", false,-1);
        tracep->declBit(c+4322,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) b_valid", false,-1);
        tracep->declBus(c+4323,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) b id", false,-1, 3,0);
        tracep->declBus(c+4324,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) b resp", false,-1, 1,0);
        tracep->declBus(c+4325,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) b user", false,-1, 0,0);
        tracep->declBit(c+4326,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r_valid", false,-1);
        tracep->declBus(c+4327,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r id", false,-1, 3,0);
        tracep->declQuad(c+4328,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r data", false,-1, 63,0);
        tracep->declBus(c+4330,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r resp", false,-1, 1,0);
        tracep->declBit(c+4331,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r last", false,-1);
        tracep->declBus(c+4332,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(5) r user", false,-1, 0,0);
        tracep->declBit(c+4333,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) aw_ready", false,-1);
        tracep->declBit(c+4334,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) ar_ready", false,-1);
        tracep->declBit(c+4335,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) w_ready", false,-1);
        tracep->declBit(c+4336,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) b_valid", false,-1);
        tracep->declBus(c+4337,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) b id", false,-1, 3,0);
        tracep->declBus(c+4338,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) b resp", false,-1, 1,0);
        tracep->declBus(c+4339,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) b user", false,-1, 0,0);
        tracep->declBit(c+4340,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r_valid", false,-1);
        tracep->declBus(c+4341,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r id", false,-1, 3,0);
        tracep->declQuad(c+4342,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r data", false,-1, 63,0);
        tracep->declBus(c+4344,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r resp", false,-1, 1,0);
        tracep->declBit(c+4345,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r last", false,-1);
        tracep->declBus(c+4346,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(6) r user", false,-1, 0,0);
        tracep->declBit(c+4347,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) aw_ready", false,-1);
        tracep->declBit(c+4348,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) ar_ready", false,-1);
        tracep->declBit(c+4349,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) w_ready", false,-1);
        tracep->declBit(c+4350,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) b_valid", false,-1);
        tracep->declBus(c+4351,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) b id", false,-1, 3,0);
        tracep->declBus(c+4352,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) b resp", false,-1, 1,0);
        tracep->declBus(c+4353,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) b user", false,-1, 0,0);
        tracep->declBit(c+4354,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r_valid", false,-1);
        tracep->declBus(c+4355,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r id", false,-1, 3,0);
        tracep->declQuad(c+4356,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r data", false,-1, 63,0);
        tracep->declBus(c+4358,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r resp", false,-1, 1,0);
        tracep->declBit(c+4359,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r last", false,-1);
        tracep->declBus(c+4360,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(7) r user", false,-1, 0,0);
        tracep->declBit(c+4361,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) aw_ready", false,-1);
        tracep->declBit(c+4362,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) ar_ready", false,-1);
        tracep->declBit(c+4363,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) w_ready", false,-1);
        tracep->declBit(c+4364,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) b_valid", false,-1);
        tracep->declBus(c+4365,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) b id", false,-1, 3,0);
        tracep->declBus(c+4366,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) b resp", false,-1, 1,0);
        tracep->declBus(c+4367,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) b user", false,-1, 0,0);
        tracep->declBit(c+4368,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r_valid", false,-1);
        tracep->declBus(c+4369,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r id", false,-1, 3,0);
        tracep->declQuad(c+4370,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r data", false,-1, 63,0);
        tracep->declBus(c+4372,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r resp", false,-1, 1,0);
        tracep->declBit(c+4373,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r last", false,-1);
        tracep->declBus(c+4374,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(8) r user", false,-1, 0,0);
        tracep->declBit(c+4375,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) aw_ready", false,-1);
        tracep->declBit(c+4376,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) ar_ready", false,-1);
        tracep->declBit(c+4377,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) w_ready", false,-1);
        tracep->declBit(c+4378,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) b_valid", false,-1);
        tracep->declBus(c+4379,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) b id", false,-1, 3,0);
        tracep->declBus(c+4380,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) b resp", false,-1, 1,0);
        tracep->declBus(c+4381,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) b user", false,-1, 0,0);
        tracep->declBit(c+4382,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r_valid", false,-1);
        tracep->declBus(c+4383,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r id", false,-1, 3,0);
        tracep->declQuad(c+4384,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r data", false,-1, 63,0);
        tracep->declBus(c+4386,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r resp", false,-1, 1,0);
        tracep->declBit(c+4387,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r last", false,-1);
        tracep->declBus(c+4388,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(9) r user", false,-1, 0,0);
        tracep->declBit(c+4389,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) aw_ready", false,-1);
        tracep->declBit(c+4390,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) ar_ready", false,-1);
        tracep->declBit(c+4391,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) w_ready", false,-1);
        tracep->declBit(c+4392,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) b_valid", false,-1);
        tracep->declBus(c+4393,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) b id", false,-1, 3,0);
        tracep->declBus(c+4394,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) b resp", false,-1, 1,0);
        tracep->declBus(c+4395,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) b user", false,-1, 0,0);
        tracep->declBit(c+4396,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r_valid", false,-1);
        tracep->declBus(c+4397,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r id", false,-1, 3,0);
        tracep->declQuad(c+4398,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r data", false,-1, 63,0);
        tracep->declBus(c+4400,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r resp", false,-1, 1,0);
        tracep->declBit(c+4401,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r last", false,-1);
        tracep->declBus(c+4402,"ariane_testharness i_axi_xbar i_xbar slv_resps(1)(10) r user", false,-1, 0,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar cfg_NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+4403,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4404,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4406,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4407,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4408,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4409,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw lock", false,-1);
        tracep->declBus(c+4410,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4411,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4412,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4413,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4414,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4415,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4416,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) aw_valid", false,-1);
        tracep->declQuad(c+4417,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4419,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4420,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) w last", false,-1);
        tracep->declBus(c+4421,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4422,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) w_valid", false,-1);
        tracep->declBit(c+4423,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) b_ready", false,-1);
        tracep->declBus(c+4424,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4425,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4427,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4428,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4429,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4430,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar lock", false,-1);
        tracep->declBus(c+4431,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4432,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4433,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4434,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4435,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4436,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) ar_valid", false,-1);
        tracep->declBit(c+4437,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(0) r_ready", false,-1);
        tracep->declBus(c+4438,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4439,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4441,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4442,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4443,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4444,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw lock", false,-1);
        tracep->declBus(c+4445,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4446,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4447,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4448,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4449,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4450,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4451,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) aw_valid", false,-1);
        tracep->declQuad(c+4452,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4454,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4455,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) w last", false,-1);
        tracep->declBus(c+4456,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4457,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) w_valid", false,-1);
        tracep->declBit(c+4458,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) b_ready", false,-1);
        tracep->declBus(c+4459,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4460,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4462,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4463,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4464,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4465,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar lock", false,-1);
        tracep->declBus(c+4466,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4467,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4468,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4469,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4470,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4471,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) ar_valid", false,-1);
        tracep->declBit(c+4472,"ariane_testharness i_axi_xbar i_xbar mst_reqs(0)(1) r_ready", false,-1);
        tracep->declBus(c+4473,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4474,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4476,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4477,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4478,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4479,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw lock", false,-1);
        tracep->declBus(c+4480,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4481,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4482,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4483,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4484,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4485,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4486,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) aw_valid", false,-1);
        tracep->declQuad(c+4487,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4489,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4490,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) w last", false,-1);
        tracep->declBus(c+4491,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4492,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) w_valid", false,-1);
        tracep->declBit(c+4493,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) b_ready", false,-1);
        tracep->declBus(c+4494,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4495,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4497,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4498,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4499,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4500,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar lock", false,-1);
        tracep->declBus(c+4501,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4502,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4503,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4504,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4505,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4506,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) ar_valid", false,-1);
        tracep->declBit(c+4507,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(0) r_ready", false,-1);
        tracep->declBus(c+4508,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4509,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4511,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4512,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4513,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4514,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw lock", false,-1);
        tracep->declBus(c+4515,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4516,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4517,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4518,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4519,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4520,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4521,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) aw_valid", false,-1);
        tracep->declQuad(c+4522,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4524,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4525,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) w last", false,-1);
        tracep->declBus(c+4526,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4527,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) w_valid", false,-1);
        tracep->declBit(c+4528,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) b_ready", false,-1);
        tracep->declBus(c+4529,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4530,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4532,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4533,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4534,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4535,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar lock", false,-1);
        tracep->declBus(c+4536,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4537,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4538,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4539,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4540,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4541,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) ar_valid", false,-1);
        tracep->declBit(c+4542,"ariane_testharness i_axi_xbar i_xbar mst_reqs(1)(1) r_ready", false,-1);
        tracep->declBus(c+4543,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4544,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4546,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4547,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4548,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4549,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw lock", false,-1);
        tracep->declBus(c+4550,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4551,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4552,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4553,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4554,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4555,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4556,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) aw_valid", false,-1);
        tracep->declQuad(c+4557,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4559,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4560,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) w last", false,-1);
        tracep->declBus(c+4561,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4562,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) w_valid", false,-1);
        tracep->declBit(c+4563,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) b_ready", false,-1);
        tracep->declBus(c+4564,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4565,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4567,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4568,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4569,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4570,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar lock", false,-1);
        tracep->declBus(c+4571,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4572,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4573,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4574,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4575,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4576,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) ar_valid", false,-1);
        tracep->declBit(c+4577,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(0) r_ready", false,-1);
        tracep->declBus(c+4578,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4579,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4581,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4582,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4583,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4584,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw lock", false,-1);
        tracep->declBus(c+4585,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4586,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4587,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4588,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4589,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4590,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4591,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) aw_valid", false,-1);
        tracep->declQuad(c+4592,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4594,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4595,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) w last", false,-1);
        tracep->declBus(c+4596,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4597,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) w_valid", false,-1);
        tracep->declBit(c+4598,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) b_ready", false,-1);
        tracep->declBus(c+4599,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4600,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4602,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4603,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4604,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4605,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar lock", false,-1);
        tracep->declBus(c+4606,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4607,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4608,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4609,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4610,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4611,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) ar_valid", false,-1);
        tracep->declBit(c+4612,"ariane_testharness i_axi_xbar i_xbar mst_reqs(2)(1) r_ready", false,-1);
        tracep->declBus(c+4613,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4614,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4616,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4617,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4618,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4619,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw lock", false,-1);
        tracep->declBus(c+4620,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4621,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4622,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4623,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4624,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4625,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4626,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) aw_valid", false,-1);
        tracep->declQuad(c+4627,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4629,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4630,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) w last", false,-1);
        tracep->declBus(c+4631,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4632,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) w_valid", false,-1);
        tracep->declBit(c+4633,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) b_ready", false,-1);
        tracep->declBus(c+4634,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4635,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4637,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4638,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4639,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4640,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar lock", false,-1);
        tracep->declBus(c+4641,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4642,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4643,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4644,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4645,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4646,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) ar_valid", false,-1);
        tracep->declBit(c+4647,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(0) r_ready", false,-1);
        tracep->declBus(c+4648,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4649,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4651,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4652,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4653,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw burst", false,-1, 1,0);
    }
}

void Variane_testharness::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4654,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw lock", false,-1);
        tracep->declBus(c+4655,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4656,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4657,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4658,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4659,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4660,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4661,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) aw_valid", false,-1);
        tracep->declQuad(c+4662,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4664,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4665,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) w last", false,-1);
        tracep->declBus(c+4666,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4667,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) w_valid", false,-1);
        tracep->declBit(c+4668,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) b_ready", false,-1);
        tracep->declBus(c+4669,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4670,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4672,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4673,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4674,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4675,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar lock", false,-1);
        tracep->declBus(c+4676,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4677,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4678,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4679,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4680,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4681,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) ar_valid", false,-1);
        tracep->declBit(c+4682,"ariane_testharness i_axi_xbar i_xbar mst_reqs(3)(1) r_ready", false,-1);
        tracep->declBus(c+4683,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4684,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4686,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4687,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4688,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4689,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw lock", false,-1);
        tracep->declBus(c+4690,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4691,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4692,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4693,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4694,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4695,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4696,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) aw_valid", false,-1);
        tracep->declQuad(c+4697,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4699,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4700,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) w last", false,-1);
        tracep->declBus(c+4701,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4702,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) w_valid", false,-1);
        tracep->declBit(c+4703,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) b_ready", false,-1);
        tracep->declBus(c+4704,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4705,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4707,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4708,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4709,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4710,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar lock", false,-1);
        tracep->declBus(c+4711,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4712,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4713,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4714,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4715,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4716,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) ar_valid", false,-1);
        tracep->declBit(c+4717,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(0) r_ready", false,-1);
        tracep->declBus(c+4718,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4719,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4721,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4722,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4723,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4724,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw lock", false,-1);
        tracep->declBus(c+4725,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4726,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4727,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4728,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4729,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4730,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4731,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) aw_valid", false,-1);
        tracep->declQuad(c+4732,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4734,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4735,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) w last", false,-1);
        tracep->declBus(c+4736,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4737,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) w_valid", false,-1);
        tracep->declBit(c+4738,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) b_ready", false,-1);
        tracep->declBus(c+4739,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4740,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4742,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4743,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4744,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4745,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar lock", false,-1);
        tracep->declBus(c+4746,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4747,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4748,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4749,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4750,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4751,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) ar_valid", false,-1);
        tracep->declBit(c+4752,"ariane_testharness i_axi_xbar i_xbar mst_reqs(4)(1) r_ready", false,-1);
        tracep->declBus(c+4753,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4754,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4756,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4757,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4758,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4759,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw lock", false,-1);
        tracep->declBus(c+4760,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4761,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4762,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4763,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4764,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4765,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4766,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) aw_valid", false,-1);
        tracep->declQuad(c+4767,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4769,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4770,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) w last", false,-1);
        tracep->declBus(c+4771,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4772,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) w_valid", false,-1);
        tracep->declBit(c+4773,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) b_ready", false,-1);
        tracep->declBus(c+4774,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4775,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4777,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4778,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4779,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4780,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar lock", false,-1);
        tracep->declBus(c+4781,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4782,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4783,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4784,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4785,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4786,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) ar_valid", false,-1);
        tracep->declBit(c+4787,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(0) r_ready", false,-1);
        tracep->declBus(c+4788,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4789,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4791,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4792,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4793,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4794,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw lock", false,-1);
        tracep->declBus(c+4795,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4796,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4797,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4798,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4799,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4800,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4801,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) aw_valid", false,-1);
        tracep->declQuad(c+4802,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4804,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4805,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) w last", false,-1);
        tracep->declBus(c+4806,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4807,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) w_valid", false,-1);
        tracep->declBit(c+4808,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) b_ready", false,-1);
        tracep->declBus(c+4809,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4810,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4812,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4813,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4814,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4815,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar lock", false,-1);
        tracep->declBus(c+4816,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4817,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4818,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4819,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4820,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4821,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) ar_valid", false,-1);
        tracep->declBit(c+4822,"ariane_testharness i_axi_xbar i_xbar mst_reqs(5)(1) r_ready", false,-1);
        tracep->declBus(c+4823,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4824,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4826,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4827,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4828,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4829,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw lock", false,-1);
        tracep->declBus(c+4830,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4831,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4832,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4833,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4834,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4835,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4836,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) aw_valid", false,-1);
        tracep->declQuad(c+4837,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4839,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4840,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) w last", false,-1);
        tracep->declBus(c+4841,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4842,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) w_valid", false,-1);
        tracep->declBit(c+4843,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) b_ready", false,-1);
        tracep->declBus(c+4844,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4845,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4847,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4848,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4849,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4850,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar lock", false,-1);
        tracep->declBus(c+4851,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4852,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4853,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4854,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4855,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4856,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) ar_valid", false,-1);
        tracep->declBit(c+4857,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(0) r_ready", false,-1);
        tracep->declBus(c+4858,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4859,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4861,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4862,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4863,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4864,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw lock", false,-1);
        tracep->declBus(c+4865,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4866,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4867,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4868,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4869,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4870,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4871,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) aw_valid", false,-1);
        tracep->declQuad(c+4872,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4874,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4875,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) w last", false,-1);
        tracep->declBus(c+4876,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4877,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) w_valid", false,-1);
        tracep->declBit(c+4878,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) b_ready", false,-1);
        tracep->declBus(c+4879,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4880,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4882,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4883,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4884,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4885,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar lock", false,-1);
        tracep->declBus(c+4886,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4887,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4888,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4889,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4890,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4891,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) ar_valid", false,-1);
        tracep->declBit(c+4892,"ariane_testharness i_axi_xbar i_xbar mst_reqs(6)(1) r_ready", false,-1);
        tracep->declBus(c+4893,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4894,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4896,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4897,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4898,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4899,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw lock", false,-1);
        tracep->declBus(c+4900,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4901,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4902,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4903,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4904,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4905,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4906,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) aw_valid", false,-1);
        tracep->declQuad(c+4907,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4909,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4910,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) w last", false,-1);
        tracep->declBus(c+4911,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4912,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) w_valid", false,-1);
        tracep->declBit(c+4913,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) b_ready", false,-1);
        tracep->declBus(c+4914,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4915,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4917,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4918,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4919,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4920,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar lock", false,-1);
        tracep->declBus(c+4921,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4922,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4923,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4924,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4925,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4926,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) ar_valid", false,-1);
        tracep->declBit(c+4927,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(0) r_ready", false,-1);
        tracep->declBus(c+4928,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4929,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4931,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4932,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4933,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4934,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw lock", false,-1);
        tracep->declBus(c+4935,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4936,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4937,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4938,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4939,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4940,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4941,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) aw_valid", false,-1);
        tracep->declQuad(c+4942,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) w data", false,-1, 63,0);
        tracep->declBus(c+4944,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4945,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) w last", false,-1);
        tracep->declBus(c+4946,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) w user", false,-1, 0,0);
        tracep->declBit(c+4947,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) w_valid", false,-1);
        tracep->declBit(c+4948,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) b_ready", false,-1);
        tracep->declBus(c+4949,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4950,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4952,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4953,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4954,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4955,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar lock", false,-1);
        tracep->declBus(c+4956,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4957,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4958,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4959,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4960,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4961,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) ar_valid", false,-1);
        tracep->declBit(c+4962,"ariane_testharness i_axi_xbar i_xbar mst_reqs(7)(1) r_ready", false,-1);
        tracep->declBus(c+4963,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4964,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4966,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4967,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4968,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4969,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw lock", false,-1);
        tracep->declBus(c+4970,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4971,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4972,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4973,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4974,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4975,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4976,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) aw_valid", false,-1);
        tracep->declQuad(c+4977,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) w data", false,-1, 63,0);
        tracep->declBus(c+4979,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4980,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) w last", false,-1);
        tracep->declBus(c+4981,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) w user", false,-1, 0,0);
        tracep->declBit(c+4982,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) w_valid", false,-1);
        tracep->declBit(c+4983,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) b_ready", false,-1);
        tracep->declBus(c+4984,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4985,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4987,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4988,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4989,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4990,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar lock", false,-1);
        tracep->declBus(c+4991,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4992,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4993,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4994,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4995,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4996,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) ar_valid", false,-1);
        tracep->declBit(c+4997,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(0) r_ready", false,-1);
        tracep->declBus(c+4998,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4999,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+5001,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+5002,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+5003,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+5004,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw lock", false,-1);
        tracep->declBus(c+5005,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+5006,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+5007,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+5008,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+5009,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+5010,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+5011,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) aw_valid", false,-1);
        tracep->declQuad(c+5012,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) w data", false,-1, 63,0);
        tracep->declBus(c+5014,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+5015,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) w last", false,-1);
        tracep->declBus(c+5016,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) w user", false,-1, 0,0);
        tracep->declBit(c+5017,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) w_valid", false,-1);
        tracep->declBit(c+5018,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) b_ready", false,-1);
        tracep->declBus(c+5019,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+5020,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+5022,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+5023,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+5024,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+5025,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar lock", false,-1);
        tracep->declBus(c+5026,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+5027,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+5028,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+5029,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+5030,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+5031,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) ar_valid", false,-1);
        tracep->declBit(c+5032,"ariane_testharness i_axi_xbar i_xbar mst_reqs(8)(1) r_ready", false,-1);
        tracep->declBus(c+5033,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+5034,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+5036,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw len", false,-1, 7,0);
        tracep->declBus(c+5037,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw size", false,-1, 2,0);
        tracep->declBus(c+5038,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+5039,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw lock", false,-1);
        tracep->declBus(c+5040,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+5041,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+5042,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+5043,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw region", false,-1, 3,0);
        tracep->declBus(c+5044,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+5045,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw user", false,-1, 0,0);
        tracep->declBit(c+5046,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) aw_valid", false,-1);
        tracep->declQuad(c+5047,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) w data", false,-1, 63,0);
        tracep->declBus(c+5049,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) w strb", false,-1, 7,0);
        tracep->declBit(c+5050,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) w last", false,-1);
        tracep->declBus(c+5051,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) w user", false,-1, 0,0);
        tracep->declBit(c+5052,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) w_valid", false,-1);
        tracep->declBit(c+5053,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) b_ready", false,-1);
        tracep->declBus(c+5054,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+5055,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+5057,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar len", false,-1, 7,0);
        tracep->declBus(c+5058,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar size", false,-1, 2,0);
        tracep->declBus(c+5059,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+5060,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar lock", false,-1);
        tracep->declBus(c+5061,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+5062,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+5063,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+5064,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar region", false,-1, 3,0);
        tracep->declBus(c+5065,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar user", false,-1, 0,0);
        tracep->declBit(c+5066,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) ar_valid", false,-1);
        tracep->declBit(c+5067,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(0) r_ready", false,-1);
        tracep->declBus(c+5068,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+5069,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+5071,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw len", false,-1, 7,0);
        tracep->declBus(c+5072,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw size", false,-1, 2,0);
        tracep->declBus(c+5073,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+5074,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw lock", false,-1);
        tracep->declBus(c+5075,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+5076,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+5077,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+5078,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw region", false,-1, 3,0);
        tracep->declBus(c+5079,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+5080,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw user", false,-1, 0,0);
        tracep->declBit(c+5081,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) aw_valid", false,-1);
        tracep->declQuad(c+5082,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) w data", false,-1, 63,0);
        tracep->declBus(c+5084,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) w strb", false,-1, 7,0);
        tracep->declBit(c+5085,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) w last", false,-1);
        tracep->declBus(c+5086,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) w user", false,-1, 0,0);
        tracep->declBit(c+5087,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) w_valid", false,-1);
        tracep->declBit(c+5088,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) b_ready", false,-1);
        tracep->declBus(c+5089,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+5090,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+5092,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar len", false,-1, 7,0);
        tracep->declBus(c+5093,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar size", false,-1, 2,0);
        tracep->declBus(c+5094,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+5095,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar lock", false,-1);
        tracep->declBus(c+5096,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+5097,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+5098,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+5099,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar region", false,-1, 3,0);
        tracep->declBus(c+5100,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar user", false,-1, 0,0);
        tracep->declBit(c+5101,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) ar_valid", false,-1);
        tracep->declBit(c+5102,"ariane_testharness i_axi_xbar i_xbar mst_reqs(9)(1) r_ready", false,-1);
        tracep->declBit(c+5103,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) aw_ready", false,-1);
        tracep->declBit(c+5104,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) ar_ready", false,-1);
        tracep->declBit(c+5105,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) w_ready", false,-1);
        tracep->declBit(c+5106,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) b_valid", false,-1);
        tracep->declBus(c+5107,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5108,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5109,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5110,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r_valid", false,-1);
        tracep->declBus(c+5111,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5112,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5114,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5115,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r last", false,-1);
        tracep->declBus(c+5116,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5117,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) aw_ready", false,-1);
        tracep->declBit(c+5118,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) ar_ready", false,-1);
        tracep->declBit(c+5119,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) w_ready", false,-1);
        tracep->declBit(c+5120,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) b_valid", false,-1);
        tracep->declBus(c+5121,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5122,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5123,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5124,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r_valid", false,-1);
        tracep->declBus(c+5125,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5126,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5128,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5129,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r last", false,-1);
        tracep->declBus(c+5130,"ariane_testharness i_axi_xbar i_xbar mst_resps(0)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5131,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) aw_ready", false,-1);
        tracep->declBit(c+5132,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) ar_ready", false,-1);
        tracep->declBit(c+5133,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) w_ready", false,-1);
        tracep->declBit(c+5134,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) b_valid", false,-1);
        tracep->declBus(c+5135,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5136,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5137,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5138,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r_valid", false,-1);
        tracep->declBus(c+5139,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5140,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5142,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5143,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r last", false,-1);
        tracep->declBus(c+5144,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5145,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) aw_ready", false,-1);
        tracep->declBit(c+5146,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) ar_ready", false,-1);
        tracep->declBit(c+5147,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) w_ready", false,-1);
        tracep->declBit(c+5148,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) b_valid", false,-1);
        tracep->declBus(c+5149,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5150,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5151,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5152,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r_valid", false,-1);
        tracep->declBus(c+5153,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5154,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5156,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5157,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r last", false,-1);
        tracep->declBus(c+5158,"ariane_testharness i_axi_xbar i_xbar mst_resps(1)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5159,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) aw_ready", false,-1);
        tracep->declBit(c+5160,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) ar_ready", false,-1);
        tracep->declBit(c+5161,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) w_ready", false,-1);
        tracep->declBit(c+5162,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) b_valid", false,-1);
        tracep->declBus(c+5163,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5164,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5165,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5166,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r_valid", false,-1);
        tracep->declBus(c+5167,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5168,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5170,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5171,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r last", false,-1);
        tracep->declBus(c+5172,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5173,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) aw_ready", false,-1);
        tracep->declBit(c+5174,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) ar_ready", false,-1);
        tracep->declBit(c+5175,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) w_ready", false,-1);
        tracep->declBit(c+5176,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) b_valid", false,-1);
        tracep->declBus(c+5177,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5178,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5179,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5180,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r_valid", false,-1);
        tracep->declBus(c+5181,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5182,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5184,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5185,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r last", false,-1);
        tracep->declBus(c+5186,"ariane_testharness i_axi_xbar i_xbar mst_resps(2)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5187,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) aw_ready", false,-1);
        tracep->declBit(c+5188,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) ar_ready", false,-1);
        tracep->declBit(c+5189,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) w_ready", false,-1);
        tracep->declBit(c+5190,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) b_valid", false,-1);
        tracep->declBus(c+5191,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5192,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5193,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5194,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r_valid", false,-1);
        tracep->declBus(c+5195,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5196,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5198,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5199,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r last", false,-1);
        tracep->declBus(c+5200,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5201,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) aw_ready", false,-1);
        tracep->declBit(c+5202,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) ar_ready", false,-1);
        tracep->declBit(c+5203,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) w_ready", false,-1);
        tracep->declBit(c+5204,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) b_valid", false,-1);
        tracep->declBus(c+5205,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5206,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5207,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5208,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r_valid", false,-1);
        tracep->declBus(c+5209,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5210,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5212,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5213,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r last", false,-1);
        tracep->declBus(c+5214,"ariane_testharness i_axi_xbar i_xbar mst_resps(3)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5215,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) aw_ready", false,-1);
        tracep->declBit(c+5216,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) ar_ready", false,-1);
        tracep->declBit(c+5217,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) w_ready", false,-1);
        tracep->declBit(c+5218,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) b_valid", false,-1);
        tracep->declBus(c+5219,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5220,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5221,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5222,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r_valid", false,-1);
        tracep->declBus(c+5223,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5224,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5226,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5227,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r last", false,-1);
        tracep->declBus(c+5228,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5229,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) aw_ready", false,-1);
        tracep->declBit(c+5230,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) ar_ready", false,-1);
        tracep->declBit(c+5231,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) w_ready", false,-1);
        tracep->declBit(c+5232,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) b_valid", false,-1);
        tracep->declBus(c+5233,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5234,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5235,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5236,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r_valid", false,-1);
        tracep->declBus(c+5237,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5238,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5240,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5241,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r last", false,-1);
        tracep->declBus(c+5242,"ariane_testharness i_axi_xbar i_xbar mst_resps(4)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5243,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) aw_ready", false,-1);
        tracep->declBit(c+5244,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) ar_ready", false,-1);
        tracep->declBit(c+5245,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) w_ready", false,-1);
        tracep->declBit(c+5246,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) b_valid", false,-1);
        tracep->declBus(c+5247,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5248,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5249,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5250,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r_valid", false,-1);
        tracep->declBus(c+5251,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5252,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5254,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5255,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r last", false,-1);
        tracep->declBus(c+5256,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5257,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) aw_ready", false,-1);
        tracep->declBit(c+5258,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) ar_ready", false,-1);
        tracep->declBit(c+5259,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) w_ready", false,-1);
        tracep->declBit(c+5260,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) b_valid", false,-1);
        tracep->declBus(c+5261,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5262,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5263,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5264,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r_valid", false,-1);
        tracep->declBus(c+5265,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5266,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5268,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5269,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r last", false,-1);
        tracep->declBus(c+5270,"ariane_testharness i_axi_xbar i_xbar mst_resps(5)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5271,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) aw_ready", false,-1);
        tracep->declBit(c+5272,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) ar_ready", false,-1);
        tracep->declBit(c+5273,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) w_ready", false,-1);
        tracep->declBit(c+5274,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) b_valid", false,-1);
        tracep->declBus(c+5275,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5276,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5277,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5278,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r_valid", false,-1);
        tracep->declBus(c+5279,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5280,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5282,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5283,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r last", false,-1);
        tracep->declBus(c+5284,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5285,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) aw_ready", false,-1);
        tracep->declBit(c+5286,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) ar_ready", false,-1);
        tracep->declBit(c+5287,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) w_ready", false,-1);
        tracep->declBit(c+5288,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) b_valid", false,-1);
        tracep->declBus(c+5289,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5290,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5291,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5292,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r_valid", false,-1);
        tracep->declBus(c+5293,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5294,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5296,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5297,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r last", false,-1);
        tracep->declBus(c+5298,"ariane_testharness i_axi_xbar i_xbar mst_resps(6)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5299,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) aw_ready", false,-1);
        tracep->declBit(c+5300,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) ar_ready", false,-1);
        tracep->declBit(c+5301,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) w_ready", false,-1);
        tracep->declBit(c+5302,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) b_valid", false,-1);
        tracep->declBus(c+5303,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5304,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5305,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5306,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r_valid", false,-1);
        tracep->declBus(c+5307,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5308,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5310,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5311,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r last", false,-1);
        tracep->declBus(c+5312,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5313,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) aw_ready", false,-1);
        tracep->declBit(c+5314,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) ar_ready", false,-1);
        tracep->declBit(c+5315,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) w_ready", false,-1);
        tracep->declBit(c+5316,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) b_valid", false,-1);
        tracep->declBus(c+5317,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5318,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5319,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5320,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r_valid", false,-1);
        tracep->declBus(c+5321,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5322,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5324,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5325,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r last", false,-1);
        tracep->declBus(c+5326,"ariane_testharness i_axi_xbar i_xbar mst_resps(7)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5327,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) aw_ready", false,-1);
        tracep->declBit(c+5328,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) ar_ready", false,-1);
        tracep->declBit(c+5329,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) w_ready", false,-1);
        tracep->declBit(c+5330,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) b_valid", false,-1);
        tracep->declBus(c+5331,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5332,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5333,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5334,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r_valid", false,-1);
        tracep->declBus(c+5335,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5336,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5338,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5339,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r last", false,-1);
        tracep->declBus(c+5340,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5341,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) aw_ready", false,-1);
        tracep->declBit(c+5342,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) ar_ready", false,-1);
        tracep->declBit(c+5343,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) w_ready", false,-1);
        tracep->declBit(c+5344,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) b_valid", false,-1);
        tracep->declBus(c+5345,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5346,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5347,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5348,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r_valid", false,-1);
        tracep->declBus(c+5349,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5350,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5352,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5353,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r last", false,-1);
        tracep->declBus(c+5354,"ariane_testharness i_axi_xbar i_xbar mst_resps(8)(1) r user", false,-1, 0,0);
        tracep->declBit(c+5355,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) aw_ready", false,-1);
        tracep->declBit(c+5356,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) ar_ready", false,-1);
        tracep->declBit(c+5357,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) w_ready", false,-1);
        tracep->declBit(c+5358,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) b_valid", false,-1);
        tracep->declBus(c+5359,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) b id", false,-1, 3,0);
        tracep->declBus(c+5360,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) b resp", false,-1, 1,0);
        tracep->declBus(c+5361,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) b user", false,-1, 0,0);
        tracep->declBit(c+5362,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r_valid", false,-1);
        tracep->declBus(c+5363,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r id", false,-1, 3,0);
        tracep->declQuad(c+5364,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r data", false,-1, 63,0);
        tracep->declBus(c+5366,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r resp", false,-1, 1,0);
        tracep->declBit(c+5367,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r last", false,-1);
        tracep->declBus(c+5368,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(0) r user", false,-1, 0,0);
        tracep->declBit(c+5369,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) aw_ready", false,-1);
        tracep->declBit(c+5370,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) ar_ready", false,-1);
        tracep->declBit(c+5371,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) w_ready", false,-1);
        tracep->declBit(c+5372,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) b_valid", false,-1);
        tracep->declBus(c+5373,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) b id", false,-1, 3,0);
        tracep->declBus(c+5374,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) b resp", false,-1, 1,0);
        tracep->declBus(c+5375,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) b user", false,-1, 0,0);
        tracep->declBit(c+5376,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r_valid", false,-1);
        tracep->declBus(c+5377,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r id", false,-1, 3,0);
        tracep->declQuad(c+5378,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r data", false,-1, 63,0);
        tracep->declBus(c+5380,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r resp", false,-1, 1,0);
        tracep->declBit(c+5381,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r last", false,-1);
        tracep->declBus(c+5382,"ariane_testharness i_axi_xbar i_xbar mst_resps(9)(1) r user", false,-1, 0,0);
        tracep->declBus(c+5383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw", false,-1, 3,0);
        tracep->declBus(c+5384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar", false,-1, 3,0);
        tracep->declBus(c+5385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] slv_aw_select", false,-1, 3,0);
        tracep->declBus(c+5386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] slv_ar_select", false,-1, 3,0);
        tracep->declBit(c+5387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw_valid", false,-1);
        tracep->declBit(c+5388,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw_error", false,-1);
        tracep->declBit(c+5389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar_valid", false,-1);
        tracep->declBit(c+5390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar_error", false,-1);
        tracep->declBus(c+5391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw", false,-1, 3,0);
        tracep->declBus(c+5392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar", false,-1, 3,0);
        tracep->declBus(c+5393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] slv_aw_select", false,-1, 3,0);
        tracep->declBus(c+5394,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] slv_ar_select", false,-1, 3,0);
        tracep->declBit(c+5395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw_valid", false,-1);
        tracep->declBit(c+5396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw_error", false,-1);
        tracep->declBit(c+5397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar_valid", false,-1);
        tracep->declBit(c+5398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar_error", false,-1);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declQuad(c+25261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_i", false,-1, 63,0);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+5383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode idx_o", false,-1, 3,0);
        tracep->declBit(c+5387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5388,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode default_idx_i", false,-1, 3,0);
        tracep->declBus(c+5399,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode matched_rules", false,-1, 9,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declQuad(c+25263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_i", false,-1, 63,0);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+5384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode idx_o", false,-1, 3,0);
        tracep->declBit(c+5389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode default_idx_i", false,-1, 3,0);
        tracep->declBus(c+5400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode matched_rules", false,-1, 9,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux UniqueIds", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux test_i", false,-1);
        tracep->declBus(c+25191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+25192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+25194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+25195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+25196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+25197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw lock", false,-1);
        tracep->declBus(c+25198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+25199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+25200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+25201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+25202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+25203,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+25204,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i w last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+25210,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i w_valid", false,-1);
        tracep->declBit(c+25211,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i b_ready", false,-1);
        tracep->declBus(c+25212,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+25213,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+25215,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+25216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+25217,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+25218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar lock", false,-1);
        tracep->declBus(c+25219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+25220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+25221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+25222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+25223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+25224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i ar_valid", false,-1);
        tracep->declBit(c+25225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i r_ready", false,-1);
        tracep->declBus(c+5385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_aw_select_i", false,-1, 3,0);
        tracep->declBus(c+5386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_ar_select_i", false,-1, 3,0);
        tracep->declBit(c+5401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+5402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+5403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o w_ready", false,-1);
        tracep->declBit(c+5404,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o b_valid", false,-1);
        tracep->declBus(c+5405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+5406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+5407,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+5408,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r_valid", false,-1);
        tracep->declBus(c+5409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+5410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+5412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+5413,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r last", false,-1);
        tracep->declBus(c+5414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+5415,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+5416,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+5418,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw len", false,-1, 7,0);
        tracep->declBus(c+5419,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw size", false,-1, 2,0);
        tracep->declBus(c+5420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+5421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw lock", false,-1);
        tracep->declBus(c+5422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+5423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+5424,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+5425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw region", false,-1, 3,0);
        tracep->declBus(c+5426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+5427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw user", false,-1, 0,0);
        tracep->declBit(c+5428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) aw_valid", false,-1);
        tracep->declQuad(c+5429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) w data", false,-1, 63,0);
        tracep->declBus(c+5431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) w strb", false,-1, 7,0);
        tracep->declBit(c+5432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) w last", false,-1);
        tracep->declBus(c+5433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) w user", false,-1, 0,0);
        tracep->declBit(c+5434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) w_valid", false,-1);
        tracep->declBit(c+5435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) b_ready", false,-1);
        tracep->declBus(c+5436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+5437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+5439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar len", false,-1, 7,0);
        tracep->declBus(c+5440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar size", false,-1, 2,0);
        tracep->declBus(c+5441,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+5442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar lock", false,-1);
        tracep->declBus(c+5443,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+5444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+5445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+5446,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar region", false,-1, 3,0);
        tracep->declBus(c+5447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar user", false,-1, 0,0);
        tracep->declBit(c+5448,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) ar_valid", false,-1);
        tracep->declBit(c+5449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(0) r_ready", false,-1);
        tracep->declBus(c+5450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+5451,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+5453,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw len", false,-1, 7,0);
        tracep->declBus(c+5454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw size", false,-1, 2,0);
        tracep->declBus(c+5455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+5456,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw lock", false,-1);
        tracep->declBus(c+5457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+5458,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+5459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+5460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw region", false,-1, 3,0);
        tracep->declBus(c+5461,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+5462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw user", false,-1, 0,0);
        tracep->declBit(c+5463,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) aw_valid", false,-1);
        tracep->declQuad(c+5464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) w data", false,-1, 63,0);
        tracep->declBus(c+5466,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) w strb", false,-1, 7,0);
        tracep->declBit(c+5467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) w last", false,-1);
        tracep->declBus(c+5468,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) w user", false,-1, 0,0);
        tracep->declBit(c+5469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) w_valid", false,-1);
        tracep->declBit(c+5470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) b_ready", false,-1);
        tracep->declBus(c+5471,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+5472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+5474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar len", false,-1, 7,0);
        tracep->declBus(c+5475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar size", false,-1, 2,0);
        tracep->declBus(c+5476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+5477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar lock", false,-1);
        tracep->declBus(c+5478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+5479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+5480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+5481,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar region", false,-1, 3,0);
        tracep->declBus(c+5482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar user", false,-1, 0,0);
        tracep->declBit(c+5483,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) ar_valid", false,-1);
        tracep->declBit(c+5484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(1) r_ready", false,-1);
        tracep->declBus(c+5485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw id", false,-1, 3,0);
        tracep->declQuad(c+5486,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+5488,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw len", false,-1, 7,0);
        tracep->declBus(c+5489,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw size", false,-1, 2,0);
        tracep->declBus(c+5490,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+5491,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw lock", false,-1);
        tracep->declBus(c+5492,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+5493,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+5494,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+5495,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw region", false,-1, 3,0);
        tracep->declBus(c+5496,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+5497,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw user", false,-1, 0,0);
        tracep->declBit(c+5498,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) aw_valid", false,-1);
        tracep->declQuad(c+5499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) w data", false,-1, 63,0);
        tracep->declBus(c+5501,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) w strb", false,-1, 7,0);
        tracep->declBit(c+5502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) w last", false,-1);
        tracep->declBus(c+5503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) w user", false,-1, 0,0);
        tracep->declBit(c+5504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) w_valid", false,-1);
        tracep->declBit(c+5505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) b_ready", false,-1);
        tracep->declBus(c+5506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar id", false,-1, 3,0);
        tracep->declQuad(c+5507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+5509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar len", false,-1, 7,0);
        tracep->declBus(c+5510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar size", false,-1, 2,0);
        tracep->declBus(c+5511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+5512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar lock", false,-1);
        tracep->declBus(c+5513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+5514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+5515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+5516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar region", false,-1, 3,0);
        tracep->declBus(c+5517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar user", false,-1, 0,0);
        tracep->declBit(c+5518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) ar_valid", false,-1);
        tracep->declBit(c+5519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(2) r_ready", false,-1);
        tracep->declBus(c+5520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw id", false,-1, 3,0);
        tracep->declQuad(c+5521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+5523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw len", false,-1, 7,0);
        tracep->declBus(c+5524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw size", false,-1, 2,0);
        tracep->declBus(c+5525,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+5526,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw lock", false,-1);
        tracep->declBus(c+5527,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+5528,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+5529,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+5530,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw region", false,-1, 3,0);
        tracep->declBus(c+5531,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+5532,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw user", false,-1, 0,0);
        tracep->declBit(c+5533,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) aw_valid", false,-1);
        tracep->declQuad(c+5534,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) w data", false,-1, 63,0);
        tracep->declBus(c+5536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) w strb", false,-1, 7,0);
        tracep->declBit(c+5537,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) w last", false,-1);
        tracep->declBus(c+5538,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) w user", false,-1, 0,0);
        tracep->declBit(c+5539,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) w_valid", false,-1);
        tracep->declBit(c+5540,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) b_ready", false,-1);
        tracep->declBus(c+5541,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar id", false,-1, 3,0);
        tracep->declQuad(c+5542,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+5544,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar len", false,-1, 7,0);
        tracep->declBus(c+5545,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar size", false,-1, 2,0);
        tracep->declBus(c+5546,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+5547,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar lock", false,-1);
        tracep->declBus(c+5548,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+5549,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+5550,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+5551,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar region", false,-1, 3,0);
        tracep->declBus(c+5552,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar user", false,-1, 0,0);
        tracep->declBit(c+5553,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) ar_valid", false,-1);
        tracep->declBit(c+5554,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(3) r_ready", false,-1);
        tracep->declBus(c+5555,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw id", false,-1, 3,0);
        tracep->declQuad(c+5556,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+5558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw len", false,-1, 7,0);
        tracep->declBus(c+5559,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw size", false,-1, 2,0);
        tracep->declBus(c+5560,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+5561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw lock", false,-1);
        tracep->declBus(c+5562,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+5563,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+5564,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+5565,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw region", false,-1, 3,0);
        tracep->declBus(c+5566,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+5567,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw user", false,-1, 0,0);
        tracep->declBit(c+5568,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) aw_valid", false,-1);
        tracep->declQuad(c+5569,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) w data", false,-1, 63,0);
        tracep->declBus(c+5571,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) w strb", false,-1, 7,0);
        tracep->declBit(c+5572,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) w last", false,-1);
        tracep->declBus(c+5573,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) w user", false,-1, 0,0);
        tracep->declBit(c+5574,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) w_valid", false,-1);
        tracep->declBit(c+5575,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) b_ready", false,-1);
        tracep->declBus(c+5576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar id", false,-1, 3,0);
        tracep->declQuad(c+5577,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+5579,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar len", false,-1, 7,0);
        tracep->declBus(c+5580,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar size", false,-1, 2,0);
        tracep->declBus(c+5581,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+5582,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar lock", false,-1);
        tracep->declBus(c+5583,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+5584,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+5585,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+5586,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar region", false,-1, 3,0);
        tracep->declBus(c+5587,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar user", false,-1, 0,0);
        tracep->declBit(c+5588,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) ar_valid", false,-1);
        tracep->declBit(c+5589,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(4) r_ready", false,-1);
        tracep->declBus(c+5590,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw id", false,-1, 3,0);
        tracep->declQuad(c+5591,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+5593,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw len", false,-1, 7,0);
        tracep->declBus(c+5594,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw size", false,-1, 2,0);
        tracep->declBus(c+5595,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+5596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw lock", false,-1);
        tracep->declBus(c+5597,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+5598,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+5599,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+5600,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw region", false,-1, 3,0);
        tracep->declBus(c+5601,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+5602,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw user", false,-1, 0,0);
        tracep->declBit(c+5603,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) aw_valid", false,-1);
        tracep->declQuad(c+5604,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) w data", false,-1, 63,0);
        tracep->declBus(c+5606,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) w strb", false,-1, 7,0);
        tracep->declBit(c+5607,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) w last", false,-1);
        tracep->declBus(c+5608,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) w user", false,-1, 0,0);
        tracep->declBit(c+5609,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) w_valid", false,-1);
        tracep->declBit(c+5610,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) b_ready", false,-1);
        tracep->declBus(c+5611,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar id", false,-1, 3,0);
        tracep->declQuad(c+5612,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+5614,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar len", false,-1, 7,0);
        tracep->declBus(c+5615,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar size", false,-1, 2,0);
        tracep->declBus(c+5616,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+5617,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar lock", false,-1);
        tracep->declBus(c+5618,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+5619,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+5620,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+5621,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar region", false,-1, 3,0);
        tracep->declBus(c+5622,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar user", false,-1, 0,0);
        tracep->declBit(c+5623,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) ar_valid", false,-1);
        tracep->declBit(c+5624,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(5) r_ready", false,-1);
        tracep->declBus(c+5625,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw id", false,-1, 3,0);
        tracep->declQuad(c+5626,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+5628,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw len", false,-1, 7,0);
        tracep->declBus(c+5629,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw size", false,-1, 2,0);
        tracep->declBus(c+5630,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+5631,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw lock", false,-1);
        tracep->declBus(c+5632,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+5633,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+5634,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+5635,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw region", false,-1, 3,0);
        tracep->declBus(c+5636,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+5637,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw user", false,-1, 0,0);
        tracep->declBit(c+5638,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) aw_valid", false,-1);
        tracep->declQuad(c+5639,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) w data", false,-1, 63,0);
        tracep->declBus(c+5641,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) w strb", false,-1, 7,0);
        tracep->declBit(c+5642,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) w last", false,-1);
        tracep->declBus(c+5643,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) w user", false,-1, 0,0);
        tracep->declBit(c+5644,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) w_valid", false,-1);
        tracep->declBit(c+5645,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) b_ready", false,-1);
        tracep->declBus(c+5646,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar id", false,-1, 3,0);
        tracep->declQuad(c+5647,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+5649,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar len", false,-1, 7,0);
        tracep->declBus(c+5650,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar size", false,-1, 2,0);
        tracep->declBus(c+5651,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+5652,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar lock", false,-1);
        tracep->declBus(c+5653,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+5654,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+5655,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+5656,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar region", false,-1, 3,0);
        tracep->declBus(c+5657,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar user", false,-1, 0,0);
        tracep->declBit(c+5658,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) ar_valid", false,-1);
        tracep->declBit(c+5659,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(6) r_ready", false,-1);
        tracep->declBus(c+5660,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw id", false,-1, 3,0);
        tracep->declQuad(c+5661,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+5663,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw len", false,-1, 7,0);
        tracep->declBus(c+5664,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw size", false,-1, 2,0);
        tracep->declBus(c+5665,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+5666,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw lock", false,-1);
        tracep->declBus(c+5667,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+5668,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+5669,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+5670,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw region", false,-1, 3,0);
        tracep->declBus(c+5671,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+5672,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw user", false,-1, 0,0);
        tracep->declBit(c+5673,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) aw_valid", false,-1);
        tracep->declQuad(c+5674,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) w data", false,-1, 63,0);
        tracep->declBus(c+5676,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) w strb", false,-1, 7,0);
        tracep->declBit(c+5677,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) w last", false,-1);
        tracep->declBus(c+5678,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) w user", false,-1, 0,0);
        tracep->declBit(c+5679,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) w_valid", false,-1);
        tracep->declBit(c+5680,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) b_ready", false,-1);
        tracep->declBus(c+5681,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar id", false,-1, 3,0);
        tracep->declQuad(c+5682,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+5684,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar len", false,-1, 7,0);
        tracep->declBus(c+5685,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar size", false,-1, 2,0);
        tracep->declBus(c+5686,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+5687,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar lock", false,-1);
        tracep->declBus(c+5688,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+5689,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+5690,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+5691,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar region", false,-1, 3,0);
        tracep->declBus(c+5692,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar user", false,-1, 0,0);
        tracep->declBit(c+5693,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) ar_valid", false,-1);
        tracep->declBit(c+5694,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(7) r_ready", false,-1);
        tracep->declBus(c+5695,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw id", false,-1, 3,0);
        tracep->declQuad(c+5696,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+5698,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw len", false,-1, 7,0);
        tracep->declBus(c+5699,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw size", false,-1, 2,0);
        tracep->declBus(c+5700,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+5701,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw lock", false,-1);
        tracep->declBus(c+5702,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+5703,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+5704,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+5705,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw region", false,-1, 3,0);
        tracep->declBus(c+5706,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+5707,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw user", false,-1, 0,0);
        tracep->declBit(c+5708,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) aw_valid", false,-1);
        tracep->declQuad(c+5709,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) w data", false,-1, 63,0);
        tracep->declBus(c+5711,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) w strb", false,-1, 7,0);
        tracep->declBit(c+5712,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) w last", false,-1);
        tracep->declBus(c+5713,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) w user", false,-1, 0,0);
        tracep->declBit(c+5714,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) w_valid", false,-1);
        tracep->declBit(c+5715,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) b_ready", false,-1);
        tracep->declBus(c+5716,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar id", false,-1, 3,0);
        tracep->declQuad(c+5717,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+5719,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar len", false,-1, 7,0);
        tracep->declBus(c+5720,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar size", false,-1, 2,0);
        tracep->declBus(c+5721,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+5722,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar lock", false,-1);
        tracep->declBus(c+5723,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+5724,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+5725,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+5726,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar region", false,-1, 3,0);
        tracep->declBus(c+5727,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar user", false,-1, 0,0);
        tracep->declBit(c+5728,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) ar_valid", false,-1);
        tracep->declBit(c+5729,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(8) r_ready", false,-1);
        tracep->declBus(c+5730,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw id", false,-1, 3,0);
        tracep->declQuad(c+5731,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+5733,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw len", false,-1, 7,0);
        tracep->declBus(c+5734,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw size", false,-1, 2,0);
        tracep->declBus(c+5735,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+5736,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw lock", false,-1);
        tracep->declBus(c+5737,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+5738,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+5739,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+5740,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw region", false,-1, 3,0);
        tracep->declBus(c+5741,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+5742,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw user", false,-1, 0,0);
        tracep->declBit(c+5743,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) aw_valid", false,-1);
        tracep->declQuad(c+5744,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) w data", false,-1, 63,0);
        tracep->declBus(c+5746,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) w strb", false,-1, 7,0);
        tracep->declBit(c+5747,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) w last", false,-1);
        tracep->declBus(c+5748,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) w user", false,-1, 0,0);
        tracep->declBit(c+5749,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) w_valid", false,-1);
        tracep->declBit(c+5750,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) b_ready", false,-1);
        tracep->declBus(c+5751,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar id", false,-1, 3,0);
        tracep->declQuad(c+5752,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+5754,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar len", false,-1, 7,0);
        tracep->declBus(c+5755,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar size", false,-1, 2,0);
        tracep->declBus(c+5756,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+5757,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar lock", false,-1);
        tracep->declBus(c+5758,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+5759,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+5760,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+5761,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar region", false,-1, 3,0);
        tracep->declBus(c+5762,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar user", false,-1, 0,0);
        tracep->declBit(c+5763,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) ar_valid", false,-1);
        tracep->declBit(c+5764,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(9) r_ready", false,-1);
        tracep->declBus(c+5765,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw id", false,-1, 3,0);
        tracep->declQuad(c+5766,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw addr", false,-1, 63,0);
        tracep->declBus(c+5768,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw len", false,-1, 7,0);
        tracep->declBus(c+5769,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw size", false,-1, 2,0);
        tracep->declBus(c+5770,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw burst", false,-1, 1,0);
        tracep->declBit(c+5771,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw lock", false,-1);
        tracep->declBus(c+5772,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw cache", false,-1, 3,0);
        tracep->declBus(c+5773,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw prot", false,-1, 2,0);
        tracep->declBus(c+5774,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw qos", false,-1, 3,0);
        tracep->declBus(c+5775,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw region", false,-1, 3,0);
        tracep->declBus(c+5776,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw atop", false,-1, 5,0);
        tracep->declBus(c+5777,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw user", false,-1, 0,0);
        tracep->declBit(c+5778,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) aw_valid", false,-1);
        tracep->declQuad(c+5779,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) w data", false,-1, 63,0);
        tracep->declBus(c+5781,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) w strb", false,-1, 7,0);
        tracep->declBit(c+5782,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) w last", false,-1);
        tracep->declBus(c+5783,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) w user", false,-1, 0,0);
        tracep->declBit(c+5784,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) w_valid", false,-1);
        tracep->declBit(c+5785,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) b_ready", false,-1);
        tracep->declBus(c+5786,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar id", false,-1, 3,0);
        tracep->declQuad(c+5787,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar addr", false,-1, 63,0);
        tracep->declBus(c+5789,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar len", false,-1, 7,0);
        tracep->declBus(c+5790,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar size", false,-1, 2,0);
        tracep->declBus(c+5791,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar burst", false,-1, 1,0);
        tracep->declBit(c+5792,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar lock", false,-1);
        tracep->declBus(c+5793,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar cache", false,-1, 3,0);
        tracep->declBus(c+5794,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar prot", false,-1, 2,0);
        tracep->declBus(c+5795,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar qos", false,-1, 3,0);
        tracep->declBus(c+5796,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar region", false,-1, 3,0);
        tracep->declBus(c+5797,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar user", false,-1, 0,0);
        tracep->declBit(c+5798,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) ar_valid", false,-1);
        tracep->declBit(c+5799,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o(10) r_ready", false,-1);
        tracep->declBit(c+4095,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) aw_ready", false,-1);
        tracep->declBit(c+4096,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) ar_ready", false,-1);
        tracep->declBit(c+4097,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) w_ready", false,-1);
        tracep->declBit(c+4098,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) b_valid", false,-1);
        tracep->declBus(c+4099,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) b id", false,-1, 3,0);
        tracep->declBus(c+4100,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) b resp", false,-1, 1,0);
        tracep->declBus(c+4101,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) b user", false,-1, 0,0);
        tracep->declBit(c+4102,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r_valid", false,-1);
        tracep->declBus(c+4103,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r id", false,-1, 3,0);
        tracep->declQuad(c+4104,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r data", false,-1, 63,0);
        tracep->declBus(c+4106,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r resp", false,-1, 1,0);
        tracep->declBit(c+4107,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r last", false,-1);
        tracep->declBus(c+4108,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(0) r user", false,-1, 0,0);
        tracep->declBit(c+4109,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) aw_ready", false,-1);
        tracep->declBit(c+4110,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) ar_ready", false,-1);
        tracep->declBit(c+4111,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) w_ready", false,-1);
        tracep->declBit(c+4112,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) b_valid", false,-1);
        tracep->declBus(c+4113,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) b id", false,-1, 3,0);
        tracep->declBus(c+4114,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) b resp", false,-1, 1,0);
        tracep->declBus(c+4115,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) b user", false,-1, 0,0);
        tracep->declBit(c+4116,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r_valid", false,-1);
        tracep->declBus(c+4117,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r id", false,-1, 3,0);
        tracep->declQuad(c+4118,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r data", false,-1, 63,0);
        tracep->declBus(c+4120,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r resp", false,-1, 1,0);
        tracep->declBit(c+4121,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r last", false,-1);
        tracep->declBus(c+4122,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(1) r user", false,-1, 0,0);
        tracep->declBit(c+4123,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) aw_ready", false,-1);
        tracep->declBit(c+4124,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) ar_ready", false,-1);
        tracep->declBit(c+4125,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) w_ready", false,-1);
        tracep->declBit(c+4126,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) b_valid", false,-1);
        tracep->declBus(c+4127,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) b id", false,-1, 3,0);
        tracep->declBus(c+4128,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) b resp", false,-1, 1,0);
        tracep->declBus(c+4129,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) b user", false,-1, 0,0);
        tracep->declBit(c+4130,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r_valid", false,-1);
        tracep->declBus(c+4131,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r id", false,-1, 3,0);
        tracep->declQuad(c+4132,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r data", false,-1, 63,0);
        tracep->declBus(c+4134,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r resp", false,-1, 1,0);
        tracep->declBit(c+4135,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r last", false,-1);
        tracep->declBus(c+4136,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(2) r user", false,-1, 0,0);
        tracep->declBit(c+4137,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) aw_ready", false,-1);
        tracep->declBit(c+4138,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) ar_ready", false,-1);
        tracep->declBit(c+4139,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) w_ready", false,-1);
        tracep->declBit(c+4140,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) b_valid", false,-1);
        tracep->declBus(c+4141,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) b id", false,-1, 3,0);
        tracep->declBus(c+4142,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) b resp", false,-1, 1,0);
        tracep->declBus(c+4143,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) b user", false,-1, 0,0);
        tracep->declBit(c+4144,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r_valid", false,-1);
        tracep->declBus(c+4145,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r id", false,-1, 3,0);
        tracep->declQuad(c+4146,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r data", false,-1, 63,0);
        tracep->declBus(c+4148,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r resp", false,-1, 1,0);
        tracep->declBit(c+4149,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r last", false,-1);
        tracep->declBus(c+4150,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(3) r user", false,-1, 0,0);
        tracep->declBit(c+4151,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) aw_ready", false,-1);
        tracep->declBit(c+4152,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) ar_ready", false,-1);
        tracep->declBit(c+4153,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) w_ready", false,-1);
        tracep->declBit(c+4154,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) b_valid", false,-1);
        tracep->declBus(c+4155,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) b id", false,-1, 3,0);
        tracep->declBus(c+4156,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) b resp", false,-1, 1,0);
        tracep->declBus(c+4157,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) b user", false,-1, 0,0);
        tracep->declBit(c+4158,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r_valid", false,-1);
        tracep->declBus(c+4159,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r id", false,-1, 3,0);
        tracep->declQuad(c+4160,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r data", false,-1, 63,0);
        tracep->declBus(c+4162,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r resp", false,-1, 1,0);
        tracep->declBit(c+4163,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r last", false,-1);
        tracep->declBus(c+4164,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(4) r user", false,-1, 0,0);
        tracep->declBit(c+4165,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) aw_ready", false,-1);
        tracep->declBit(c+4166,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) ar_ready", false,-1);
        tracep->declBit(c+4167,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) w_ready", false,-1);
        tracep->declBit(c+4168,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) b_valid", false,-1);
        tracep->declBus(c+4169,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) b id", false,-1, 3,0);
        tracep->declBus(c+4170,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) b resp", false,-1, 1,0);
        tracep->declBus(c+4171,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) b user", false,-1, 0,0);
        tracep->declBit(c+4172,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r_valid", false,-1);
        tracep->declBus(c+4173,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r id", false,-1, 3,0);
        tracep->declQuad(c+4174,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r data", false,-1, 63,0);
        tracep->declBus(c+4176,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r resp", false,-1, 1,0);
        tracep->declBit(c+4177,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r last", false,-1);
        tracep->declBus(c+4178,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(5) r user", false,-1, 0,0);
        tracep->declBit(c+4179,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) aw_ready", false,-1);
        tracep->declBit(c+4180,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) ar_ready", false,-1);
        tracep->declBit(c+4181,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) w_ready", false,-1);
        tracep->declBit(c+4182,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) b_valid", false,-1);
        tracep->declBus(c+4183,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) b id", false,-1, 3,0);
        tracep->declBus(c+4184,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) b resp", false,-1, 1,0);
        tracep->declBus(c+4185,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) b user", false,-1, 0,0);
        tracep->declBit(c+4186,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r_valid", false,-1);
        tracep->declBus(c+4187,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r id", false,-1, 3,0);
        tracep->declQuad(c+4188,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r data", false,-1, 63,0);
        tracep->declBus(c+4190,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r resp", false,-1, 1,0);
        tracep->declBit(c+4191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r last", false,-1);
        tracep->declBus(c+4192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(6) r user", false,-1, 0,0);
        tracep->declBit(c+4193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) aw_ready", false,-1);
        tracep->declBit(c+4194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) ar_ready", false,-1);
        tracep->declBit(c+4195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) w_ready", false,-1);
        tracep->declBit(c+4196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) b_valid", false,-1);
        tracep->declBus(c+4197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) b id", false,-1, 3,0);
        tracep->declBus(c+4198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) b resp", false,-1, 1,0);
        tracep->declBus(c+4199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) b user", false,-1, 0,0);
        tracep->declBit(c+4200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r_valid", false,-1);
        tracep->declBus(c+4201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r id", false,-1, 3,0);
        tracep->declQuad(c+4202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r data", false,-1, 63,0);
        tracep->declBus(c+4204,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r resp", false,-1, 1,0);
        tracep->declBit(c+4205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r last", false,-1);
        tracep->declBus(c+4206,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(7) r user", false,-1, 0,0);
        tracep->declBit(c+4207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) aw_ready", false,-1);
        tracep->declBit(c+4208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) ar_ready", false,-1);
        tracep->declBit(c+4209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) w_ready", false,-1);
        tracep->declBit(c+4210,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) b_valid", false,-1);
        tracep->declBus(c+4211,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) b id", false,-1, 3,0);
        tracep->declBus(c+4212,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) b resp", false,-1, 1,0);
        tracep->declBus(c+4213,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) b user", false,-1, 0,0);
        tracep->declBit(c+4214,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r_valid", false,-1);
        tracep->declBus(c+4215,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r id", false,-1, 3,0);
        tracep->declQuad(c+4216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r data", false,-1, 63,0);
        tracep->declBus(c+4218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r resp", false,-1, 1,0);
        tracep->declBit(c+4219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r last", false,-1);
        tracep->declBus(c+4220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(8) r user", false,-1, 0,0);
        tracep->declBit(c+4221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) aw_ready", false,-1);
        tracep->declBit(c+4222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) ar_ready", false,-1);
        tracep->declBit(c+4223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) w_ready", false,-1);
        tracep->declBit(c+4224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) b_valid", false,-1);
        tracep->declBus(c+4225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) b id", false,-1, 3,0);
        tracep->declBus(c+4226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) b resp", false,-1, 1,0);
        tracep->declBus(c+4227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) b user", false,-1, 0,0);
        tracep->declBit(c+4228,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r_valid", false,-1);
        tracep->declBus(c+4229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r id", false,-1, 3,0);
        tracep->declQuad(c+4230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r data", false,-1, 63,0);
        tracep->declBus(c+4232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r resp", false,-1, 1,0);
        tracep->declBit(c+4233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r last", false,-1);
        tracep->declBus(c+4234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(9) r user", false,-1, 0,0);
        tracep->declBit(c+4235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) aw_ready", false,-1);
        tracep->declBit(c+4236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) ar_ready", false,-1);
        tracep->declBit(c+4237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) w_ready", false,-1);
        tracep->declBit(c+4238,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) b_valid", false,-1);
        tracep->declBus(c+4239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) b id", false,-1, 3,0);
        tracep->declBus(c+4240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) b resp", false,-1, 1,0);
        tracep->declBus(c+4241,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) b user", false,-1, 0,0);
        tracep->declBit(c+4242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r_valid", false,-1);
        tracep->declBus(c+4243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r id", false,-1, 3,0);
        tracep->declQuad(c+4244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r data", false,-1, 63,0);
        tracep->declBus(c+4246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r resp", false,-1, 1,0);
        tracep->declBit(c+4247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r last", false,-1);
        tracep->declBus(c+4248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i(10) r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select aw_select", false,-1, 3,0);
        tracep->declBit(c+25265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+5814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+5815,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lookup_aw_select", false,-1, 3,0);
        tracep->declBit(c+5816,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+26191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+5817,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+5818,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+5819,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+26192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+26193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+26194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_select", false,-1, 3,0);
        tracep->declBit(c+5820,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+5821,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+5822,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+5823,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_chan data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_chan last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_chan user", false,-1, 0,0);
        tracep->declBit(c+25266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+5824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+5825,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(0) id", false,-1, 3,0);
        tracep->declBus(c+5826,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+5827,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+5828,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(1) id", false,-1, 3,0);
        tracep->declBus(c+5829,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+5830,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+5831,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(2) id", false,-1, 3,0);
        tracep->declBus(c+5832,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(2) resp", false,-1, 1,0);
        tracep->declBus(c+5833,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(2) user", false,-1, 0,0);
        tracep->declBus(c+5834,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(3) id", false,-1, 3,0);
        tracep->declBus(c+5835,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(3) resp", false,-1, 1,0);
        tracep->declBus(c+5836,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(3) user", false,-1, 0,0);
        tracep->declBus(c+5837,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(4) id", false,-1, 3,0);
        tracep->declBus(c+5838,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(4) resp", false,-1, 1,0);
        tracep->declBus(c+5839,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(4) user", false,-1, 0,0);
        tracep->declBus(c+5840,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(5) id", false,-1, 3,0);
        tracep->declBus(c+5841,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(5) resp", false,-1, 1,0);
        tracep->declBus(c+5842,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(5) user", false,-1, 0,0);
        tracep->declBus(c+5843,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(6) id", false,-1, 3,0);
        tracep->declBus(c+5844,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(6) resp", false,-1, 1,0);
        tracep->declBus(c+5845,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(6) user", false,-1, 0,0);
        tracep->declBus(c+5846,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(7) id", false,-1, 3,0);
        tracep->declBus(c+5847,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(7) resp", false,-1, 1,0);
        tracep->declBus(c+5848,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(7) user", false,-1, 0,0);
        tracep->declBus(c+5849,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(8) id", false,-1, 3,0);
        tracep->declBus(c+5850,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(8) resp", false,-1, 1,0);
        tracep->declBus(c+5851,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(8) user", false,-1, 0,0);
        tracep->declBus(c+5852,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(9) id", false,-1, 3,0);
        tracep->declBus(c+5853,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(9) resp", false,-1, 1,0);
        tracep->declBus(c+5854,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(9) user", false,-1, 0,0);
        tracep->declBus(c+5855,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(10) id", false,-1, 3,0);
        tracep->declBus(c+5856,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(10) resp", false,-1, 1,0);
        tracep->declBus(c+5857,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans(10) user", false,-1, 0,0);
        tracep->declBus(c+5858,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_valids", false,-1, 10,0);
        tracep->declBus(c+5859,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_readies", false,-1, 10,0);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_chan id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_chan user", false,-1, 0,0);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select ar_select", false,-1, 3,0);
        tracep->declBit(c+25268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+5877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+5878,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lookup_ar_select", false,-1, 3,0);
        tracep->declBit(c+5879,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+26196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+5880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+5881,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+26197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+5882,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+5883,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+5884,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declBus(c+5885,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(0) id", false,-1, 3,0);
        tracep->declQuad(c+5886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+5888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+5889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(0) last", false,-1);
        tracep->declBus(c+5890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+5891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(1) id", false,-1, 3,0);
        tracep->declQuad(c+5892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+5894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+5895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(1) last", false,-1);
        tracep->declBus(c+5896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+5897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(2) id", false,-1, 3,0);
        tracep->declQuad(c+5898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(2) data", false,-1, 63,0);
        tracep->declBus(c+5900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(2) resp", false,-1, 1,0);
        tracep->declBit(c+5901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(2) last", false,-1);
        tracep->declBus(c+5902,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(2) user", false,-1, 0,0);
        tracep->declBus(c+5903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(3) id", false,-1, 3,0);
        tracep->declQuad(c+5904,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(3) data", false,-1, 63,0);
        tracep->declBus(c+5906,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(3) resp", false,-1, 1,0);
        tracep->declBit(c+5907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(3) last", false,-1);
        tracep->declBus(c+5908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(3) user", false,-1, 0,0);
        tracep->declBus(c+5909,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(4) id", false,-1, 3,0);
        tracep->declQuad(c+5910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(4) data", false,-1, 63,0);
        tracep->declBus(c+5912,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(4) resp", false,-1, 1,0);
        tracep->declBit(c+5913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(4) last", false,-1);
        tracep->declBus(c+5914,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(4) user", false,-1, 0,0);
        tracep->declBus(c+5915,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(5) id", false,-1, 3,0);
        tracep->declQuad(c+5916,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(5) data", false,-1, 63,0);
        tracep->declBus(c+5918,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(5) resp", false,-1, 1,0);
        tracep->declBit(c+5919,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(5) last", false,-1);
        tracep->declBus(c+5920,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(5) user", false,-1, 0,0);
        tracep->declBus(c+5921,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(6) id", false,-1, 3,0);
        tracep->declQuad(c+5922,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(6) data", false,-1, 63,0);
        tracep->declBus(c+5924,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(6) resp", false,-1, 1,0);
        tracep->declBit(c+5925,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(6) last", false,-1);
        tracep->declBus(c+5926,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(6) user", false,-1, 0,0);
        tracep->declBus(c+5927,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(7) id", false,-1, 3,0);
        tracep->declQuad(c+5928,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(7) data", false,-1, 63,0);
        tracep->declBus(c+5930,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(7) resp", false,-1, 1,0);
        tracep->declBit(c+5931,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(7) last", false,-1);
        tracep->declBus(c+5932,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(7) user", false,-1, 0,0);
        tracep->declBus(c+5933,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(8) id", false,-1, 3,0);
        tracep->declQuad(c+5934,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(8) data", false,-1, 63,0);
        tracep->declBus(c+5936,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(8) resp", false,-1, 1,0);
        tracep->declBit(c+5937,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(8) last", false,-1);
        tracep->declBus(c+5938,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(8) user", false,-1, 0,0);
        tracep->declBus(c+5939,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(9) id", false,-1, 3,0);
        tracep->declQuad(c+5940,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(9) data", false,-1, 63,0);
        tracep->declBus(c+5942,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(9) resp", false,-1, 1,0);
        tracep->declBit(c+5943,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(9) last", false,-1);
        tracep->declBus(c+5944,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(9) user", false,-1, 0,0);
        tracep->declBus(c+5945,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(10) id", false,-1, 3,0);
        tracep->declQuad(c+5946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(10) data", false,-1, 63,0);
        tracep->declBus(c+5948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(10) resp", false,-1, 1,0);
        tracep->declBit(c+5949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(10) last", false,-1);
        tracep->declBus(c+5950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans(10) user", false,-1, 0,0);
        tracep->declBus(c+5951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_valids", false,-1, 10,0);
        tracep->declBus(c+5952,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_readies", false,-1, 10,0);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan user", false,-1, 0,0);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_select", false,-1, 3,0);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_select", false,-1, 3,0);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_select", false,-1, 3,0);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_select", false,-1, 3,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+5814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i aw_select", false,-1, 3,0);
        tracep->declBit(c+25265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+5814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o aw_select", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+5814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_select", false,-1, 3,0);
        tracep->declBit(c+25265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+5814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+5800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+5801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+5803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan len", false,-1, 7,0);
        tracep->declBus(c+5804,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan size", false,-1, 2,0);
        tracep->declBus(c+5805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+5806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan lock", false,-1);
        tracep->declBus(c+5807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+5808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+5809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+5810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan region", false,-1, 3,0);
        tracep->declBus(c+5811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+5812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan user", false,-1, 0,0);
        tracep->declBus(c+5813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_select", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+5960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+5815,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_mst_select_o", false,-1, 3,0);
        tracep->declBit(c+5816,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+26191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+5960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+5961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_mst_select_i", false,-1, 3,0);
        tracep->declBit(c+5817,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+5962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+25270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+32890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+26198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(0)", false,-1, 3,0);
        tracep->declBus(c+26199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(1)", false,-1, 3,0);
        tracep->declBus(c+26200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(2)", false,-1, 3,0);
        tracep->declBus(c+26201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(3)", false,-1, 3,0);
        tracep->declBus(c+26202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(4)", false,-1, 3,0);
        tracep->declBus(c+26203,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(5)", false,-1, 3,0);
        tracep->declBus(c+26204,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(6)", false,-1, 3,0);
        tracep->declBus(c+26205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(7)", false,-1, 3,0);
        tracep->declBus(c+26206,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(8)", false,-1, 3,0);
        tracep->declBus(c+26207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(9)", false,-1, 3,0);
        tracep->declBus(c+26208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(10)", false,-1, 3,0);
        tracep->declBus(c+26209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(11)", false,-1, 3,0);
        tracep->declBus(c+26210,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(12)", false,-1, 3,0);
        tracep->declBus(c+26211,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(13)", false,-1, 3,0);
        tracep->declBus(c+26212,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(14)", false,-1, 3,0);
        tracep->declBus(c+26213,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(15)", false,-1, 3,0);
        tracep->declBus(c+5963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_en", false,-1, 15,0);
        tracep->declBus(c+32891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_en", false,-1, 15,0);
        tracep->declBus(c+5964,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_en", false,-1, 15,0);
        tracep->declBus(c+26214,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter occupied", false,-1, 15,0);
        tracep->declBus(c+26215,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter cnt_full", false,-1, 15,0);
        tracep->declBit(c+5965,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+5966,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+26216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+5967,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26217,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+5968,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+5969,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+26218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+5970,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+5971,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+5972,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+26220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+5973,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+5974,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+5975,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+26222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+5976,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+5977,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+5978,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+26224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+5979,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+5980,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+5981,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+26226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+5982,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+5983,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+5984,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+26228,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+5985,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+5986,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+5987,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+26230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+5988,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26231,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+5989,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+5990,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+26232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+5991,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+5992,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+5993,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+26234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+5994,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+5995,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+5996,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+26236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+5997,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+5998,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+5999,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+26238,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+6000,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+6001,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+6002,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+26240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+6003,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26241,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+6004,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+6005,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+26242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+6006,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+6007,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+6008,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+26244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+6009,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+6010,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+6011,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+26246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+6012,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5965,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5966,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5967,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26217,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6013,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5968,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5969,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5970,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26249,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6014,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5971,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5972,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5973,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26250,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6015,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5974,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5975,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5976,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6016,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5977,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5978,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5979,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6017,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5980,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5981,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5982,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6018,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5983,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5984,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5985,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26228,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6019,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5986,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5987,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5988,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26231,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6020,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5989,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5990,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5991,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26256,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6021,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5992,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5993,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5994,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6022,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5995,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5996,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5997,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6023,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5998,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5999,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6000,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26238,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26259,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6024,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6001,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6002,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6003,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26241,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6025,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6004,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6005,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6006,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6026,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6007,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6008,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6009,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26262,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6027,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6010,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6011,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6012,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6028,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26264,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+5961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+5817,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+5819,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6029,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6030,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6031,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6032,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6033,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+26268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+5824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+25266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+5824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+5824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+25266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+5824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+25205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+25207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+25208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+25209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_i id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_o id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 3,0);
        tracep->declBus(c+5858,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux req_i", false,-1, 10,0);
        tracep->declBus(c+5859,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 10,0);
        tracep->declBus(c+5825,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(0) id", false,-1, 3,0);
        tracep->declBus(c+5826,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+5827,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+5828,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(1) id", false,-1, 3,0);
        tracep->declBus(c+5829,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(1) resp", false,-1, 1,0);
        tracep->declBus(c+5830,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(1) user", false,-1, 0,0);
        tracep->declBus(c+5831,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(2) id", false,-1, 3,0);
        tracep->declBus(c+5832,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(2) resp", false,-1, 1,0);
        tracep->declBus(c+5833,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(2) user", false,-1, 0,0);
        tracep->declBus(c+5834,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(3) id", false,-1, 3,0);
        tracep->declBus(c+5835,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(3) resp", false,-1, 1,0);
        tracep->declBus(c+5836,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(3) user", false,-1, 0,0);
        tracep->declBus(c+5837,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(4) id", false,-1, 3,0);
        tracep->declBus(c+5838,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(4) resp", false,-1, 1,0);
        tracep->declBus(c+5839,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(4) user", false,-1, 0,0);
        tracep->declBus(c+5840,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(5) id", false,-1, 3,0);
        tracep->declBus(c+5841,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(5) resp", false,-1, 1,0);
        tracep->declBus(c+5842,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(5) user", false,-1, 0,0);
        tracep->declBus(c+5843,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(6) id", false,-1, 3,0);
        tracep->declBus(c+5844,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(6) resp", false,-1, 1,0);
        tracep->declBus(c+5845,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(6) user", false,-1, 0,0);
        tracep->declBus(c+5846,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(7) id", false,-1, 3,0);
        tracep->declBus(c+5847,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(7) resp", false,-1, 1,0);
        tracep->declBus(c+5848,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(7) user", false,-1, 0,0);
        tracep->declBus(c+5849,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(8) id", false,-1, 3,0);
        tracep->declBus(c+5850,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(8) resp", false,-1, 1,0);
        tracep->declBus(c+5851,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(8) user", false,-1, 0,0);
        tracep->declBus(c+5852,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(9) id", false,-1, 3,0);
        tracep->declBus(c+5853,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(9) resp", false,-1, 1,0);
        tracep->declBus(c+5854,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(9) user", false,-1, 0,0);
        tracep->declBus(c+5855,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(10) id", false,-1, 3,0);
        tracep->declBus(c+5856,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(10) resp", false,-1, 1,0);
        tracep->declBus(c+5857,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i(10) user", false,-1, 0,0);
        tracep->declBit(c+5863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+25267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_o id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_o resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_o user", false,-1, 0,0);
        tracep->declBus(c+6034,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6035,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6036,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6037,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6038,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6041,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6046,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6047,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6048,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6049,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+5860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) id", false,-1, 3,0);
        tracep->declBus(c+5861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) resp", false,-1, 1,0);
        tracep->declBus(c+5862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+6050,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) id", false,-1, 3,0);
        tracep->declBus(c+6051,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) resp", false,-1, 1,0);
        tracep->declBus(c+6052,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) user", false,-1, 0,0);
        tracep->declBus(c+6053,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) id", false,-1, 3,0);
        tracep->declBus(c+6054,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) resp", false,-1, 1,0);
        tracep->declBus(c+6055,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) user", false,-1, 0,0);
        tracep->declBus(c+6056,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) id", false,-1, 3,0);
        tracep->declBus(c+6057,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) resp", false,-1, 1,0);
        tracep->declBus(c+6058,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) user", false,-1, 0,0);
        tracep->declBus(c+6059,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) id", false,-1, 3,0);
        tracep->declBus(c+6060,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) resp", false,-1, 1,0);
        tracep->declBus(c+6061,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) user", false,-1, 0,0);
        tracep->declBus(c+6062,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) id", false,-1, 3,0);
        tracep->declBus(c+6063,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) resp", false,-1, 1,0);
        tracep->declBus(c+6064,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) user", false,-1, 0,0);
        tracep->declBus(c+6065,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) id", false,-1, 3,0);
        tracep->declBus(c+6066,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) resp", false,-1, 1,0);
        tracep->declBus(c+6067,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) user", false,-1, 0,0);
        tracep->declBus(c+6068,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) id", false,-1, 3,0);
        tracep->declBus(c+6069,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) resp", false,-1, 1,0);
        tracep->declBus(c+6070,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) user", false,-1, 0,0);
        tracep->declBus(c+6071,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) id", false,-1, 3,0);
        tracep->declBus(c+6072,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) resp", false,-1, 1,0);
        tracep->declBus(c+6073,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) user", false,-1, 0,0);
        tracep->declBus(c+6074,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) id", false,-1, 3,0);
        tracep->declBus(c+6075,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) resp", false,-1, 1,0);
        tracep->declBus(c+6076,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) user", false,-1, 0,0);
        tracep->declBus(c+6077,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) id", false,-1, 3,0);
        tracep->declBus(c+6078,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) resp", false,-1, 1,0);
        tracep->declBus(c+6079,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) user", false,-1, 0,0);
        tracep->declBus(c+6080,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) id", false,-1, 3,0);
        tracep->declBus(c+6081,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) resp", false,-1, 1,0);
        tracep->declBus(c+6082,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) user", false,-1, 0,0);
        tracep->declBus(c+6083,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) id", false,-1, 3,0);
        tracep->declBus(c+6084,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) resp", false,-1, 1,0);
        tracep->declBus(c+6085,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) user", false,-1, 0,0);
        tracep->declBus(c+6086,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) id", false,-1, 3,0);
        tracep->declBus(c+6087,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) resp", false,-1, 1,0);
        tracep->declBus(c+6088,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) user", false,-1, 0,0);
        tracep->declBus(c+6089,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) id", false,-1, 3,0);
        tracep->declBus(c+6090,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) resp", false,-1, 1,0);
        tracep->declBus(c+6091,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) user", false,-1, 0,0);
        tracep->declBus(c+6092,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+6093,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+26269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+6094,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 10,0);
        tracep->declBus(c+32420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+25271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 10,0);
        tracep->declBus(c+6095,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 10,0);
        tracep->declBus(c+6096,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 10,0);
        tracep->declBus(c+6097,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+6098,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+6099,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+6100,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6101,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6102,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6103,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6104,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6105,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6106,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+6107,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+32896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+6108,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6109,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6110,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+6111,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+6112,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+32901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+32902,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+32521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+32903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+32904,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+32905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+32906,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+32907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+32908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6095,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 10,0);
        tracep->declBus(c+6097,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+6100,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+21,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+22,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+23,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+24,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+25,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+26,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+27,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+28,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+29,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+30,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+31,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+6113,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+6114,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6115,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6116,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6117,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6118,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6119,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6120,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6121,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6122,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6123,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6124,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6125,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6126,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6127,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6128,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+6129,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+6130,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6096,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 10,0);
        tracep->declBus(c+6098,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+6131,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+32,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+33,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+34,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+35,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+36,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+37,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+38,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+39,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+40,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+41,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+42,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+6132,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+6133,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6134,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6135,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6136,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6137,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6138,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6139,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6140,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6141,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6142,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6143,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6144,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6145,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6146,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6147,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+6148,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+6149,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+5877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i ar_select", false,-1, 3,0);
        tracep->declBit(c+25268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+5877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o ar_select", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+5877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_select", false,-1, 3,0);
        tracep->declBit(c+25268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+5877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+5864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+5865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+5867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan len", false,-1, 7,0);
        tracep->declBus(c+5868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan size", false,-1, 2,0);
        tracep->declBus(c+5869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+5870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan lock", false,-1);
        tracep->declBus(c+5871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+5872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+5873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+5874,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan region", false,-1, 3,0);
        tracep->declBus(c+5875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan user", false,-1, 0,0);
        tracep->declBus(c+5876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_select", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6150,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+5878,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_mst_select_o", false,-1, 3,0);
        tracep->declBit(c+5879,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+26196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6150,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+6151,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_mst_select_i", false,-1, 3,0);
        tracep->declBit(c+5880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+5960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+5818,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6152,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+25272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+32890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+26272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(0)", false,-1, 3,0);
        tracep->declBus(c+26273,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(1)", false,-1, 3,0);
        tracep->declBus(c+26274,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(2)", false,-1, 3,0);
        tracep->declBus(c+26275,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(3)", false,-1, 3,0);
        tracep->declBus(c+26276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(4)", false,-1, 3,0);
        tracep->declBus(c+26277,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(5)", false,-1, 3,0);
        tracep->declBus(c+26278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(6)", false,-1, 3,0);
        tracep->declBus(c+26279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(7)", false,-1, 3,0);
        tracep->declBus(c+26280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(8)", false,-1, 3,0);
        tracep->declBus(c+26281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(9)", false,-1, 3,0);
        tracep->declBus(c+26282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(10)", false,-1, 3,0);
        tracep->declBus(c+26283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(11)", false,-1, 3,0);
        tracep->declBus(c+26284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(12)", false,-1, 3,0);
        tracep->declBus(c+26285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(13)", false,-1, 3,0);
        tracep->declBus(c+26286,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(14)", false,-1, 3,0);
        tracep->declBus(c+26287,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(15)", false,-1, 3,0);
        tracep->declBus(c+6153,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_en", false,-1, 15,0);
        tracep->declBus(c+6154,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_en", false,-1, 15,0);
        tracep->declBus(c+6155,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_en", false,-1, 15,0);
        tracep->declBus(c+26288,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter occupied", false,-1, 15,0);
        tracep->declBus(c+26289,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter cnt_full", false,-1, 15,0);
        tracep->declBit(c+6156,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6157,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+26290,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6158,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26291,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6159,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6160,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+26292,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6161,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26293,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+6162,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+6163,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+26294,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+6164,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26295,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+6165,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+6166,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+26296,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+6167,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26297,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+6168,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+6169,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+26298,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+6170,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26299,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+6171,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+6172,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+26300,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+6173,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26301,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+6174,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+6175,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+26302,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+6176,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26303,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+6177,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+6178,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+26304,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+6179,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26305,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+6180,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+6181,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+26306,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+6182,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26307,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+6183,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+6184,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+26308,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+6185,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26309,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+6186,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+6187,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+26310,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+6188,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26311,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+6189,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+6190,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+26312,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+6191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26313,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+6192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+6193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+26314,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+6194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26315,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+6195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+6196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+26316,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+6197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26317,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+6198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+6199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+26318,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+6200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26319,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+6201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+6202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+26320,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+6203,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26321,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6156,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6157,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6158,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26291,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26290,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26322,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6204,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6159,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6160,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6161,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26293,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26292,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26323,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6162,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6163,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6164,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26295,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26294,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26324,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6206,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6165,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6166,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6167,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26297,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26296,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26325,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6168,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6169,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6170,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26299,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26298,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26326,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6171,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6172,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6173,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26301,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26300,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26327,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6174,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6175,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6176,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26303,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26302,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26328,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6210,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6177,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6178,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6179,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26305,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26304,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26329,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6211,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6180,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6181,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6182,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26307,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26306,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26330,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6212,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6183,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6184,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6185,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26309,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26308,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26331,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6213,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6186,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6187,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6188,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26311,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26310,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26332,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6214,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6189,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6190,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26313,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26312,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26333,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6215,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26315,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26314,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26334,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
    }
}

void Variane_testharness::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+6216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26317,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26316,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26335,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6217,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26319,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26318,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26336,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6203,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26321,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26320,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26337,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 3,0);
        tracep->declBus(c+5951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux req_i", false,-1, 10,0);
        tracep->declBus(c+5952,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 10,0);
        tracep->declBus(c+5885,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(0) data", false,-1, 63,0);
        tracep->declBus(c+5888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+5889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(0) last", false,-1);
        tracep->declBus(c+5890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+5891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(1) id", false,-1, 3,0);
        tracep->declQuad(c+5892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(1) data", false,-1, 63,0);
        tracep->declBus(c+5894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(1) resp", false,-1, 1,0);
        tracep->declBit(c+5895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(1) last", false,-1);
        tracep->declBus(c+5896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(1) user", false,-1, 0,0);
        tracep->declBus(c+5897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(2) id", false,-1, 3,0);
        tracep->declQuad(c+5898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(2) data", false,-1, 63,0);
        tracep->declBus(c+5900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(2) resp", false,-1, 1,0);
        tracep->declBit(c+5901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(2) last", false,-1);
        tracep->declBus(c+5902,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(2) user", false,-1, 0,0);
        tracep->declBus(c+5903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(3) id", false,-1, 3,0);
        tracep->declQuad(c+5904,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(3) data", false,-1, 63,0);
        tracep->declBus(c+5906,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(3) resp", false,-1, 1,0);
        tracep->declBit(c+5907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(3) last", false,-1);
        tracep->declBus(c+5908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(3) user", false,-1, 0,0);
        tracep->declBus(c+5909,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(4) id", false,-1, 3,0);
        tracep->declQuad(c+5910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(4) data", false,-1, 63,0);
        tracep->declBus(c+5912,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(4) resp", false,-1, 1,0);
        tracep->declBit(c+5913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(4) last", false,-1);
        tracep->declBus(c+5914,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(4) user", false,-1, 0,0);
        tracep->declBus(c+5915,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(5) id", false,-1, 3,0);
        tracep->declQuad(c+5916,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(5) data", false,-1, 63,0);
        tracep->declBus(c+5918,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(5) resp", false,-1, 1,0);
        tracep->declBit(c+5919,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(5) last", false,-1);
        tracep->declBus(c+5920,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(5) user", false,-1, 0,0);
        tracep->declBus(c+5921,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(6) id", false,-1, 3,0);
        tracep->declQuad(c+5922,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(6) data", false,-1, 63,0);
        tracep->declBus(c+5924,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(6) resp", false,-1, 1,0);
        tracep->declBit(c+5925,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(6) last", false,-1);
        tracep->declBus(c+5926,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(6) user", false,-1, 0,0);
        tracep->declBus(c+5927,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(7) id", false,-1, 3,0);
        tracep->declQuad(c+5928,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(7) data", false,-1, 63,0);
        tracep->declBus(c+5930,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(7) resp", false,-1, 1,0);
        tracep->declBit(c+5931,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(7) last", false,-1);
        tracep->declBus(c+5932,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(7) user", false,-1, 0,0);
        tracep->declBus(c+5933,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(8) id", false,-1, 3,0);
        tracep->declQuad(c+5934,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(8) data", false,-1, 63,0);
        tracep->declBus(c+5936,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(8) resp", false,-1, 1,0);
        tracep->declBit(c+5937,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(8) last", false,-1);
        tracep->declBus(c+5938,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(8) user", false,-1, 0,0);
        tracep->declBus(c+5939,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(9) id", false,-1, 3,0);
        tracep->declQuad(c+5940,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(9) data", false,-1, 63,0);
        tracep->declBus(c+5942,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(9) resp", false,-1, 1,0);
        tracep->declBit(c+5943,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(9) last", false,-1);
        tracep->declBus(c+5944,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(9) user", false,-1, 0,0);
        tracep->declBus(c+5945,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(10) id", false,-1, 3,0);
        tracep->declQuad(c+5946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(10) data", false,-1, 63,0);
        tracep->declBus(c+5948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(10) resp", false,-1, 1,0);
        tracep->declBit(c+5949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(10) last", false,-1);
        tracep->declBus(c+5950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i(10) user", false,-1, 0,0);
        tracep->declBit(c+5959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+25269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o user", false,-1, 0,0);
        tracep->declBus(c+6220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6228,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6231,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+5953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) id", false,-1, 3,0);
        tracep->declQuad(c+5954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) data", false,-1, 63,0);
        tracep->declBus(c+5956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) resp", false,-1, 1,0);
        tracep->declBit(c+5957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) last", false,-1);
        tracep->declBus(c+5958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+6236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) id", false,-1, 3,0);
        tracep->declQuad(c+6237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) data", false,-1, 63,0);
        tracep->declBus(c+6239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) resp", false,-1, 1,0);
        tracep->declBit(c+6240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) last", false,-1);
        tracep->declBus(c+6241,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) user", false,-1, 0,0);
        tracep->declBus(c+6242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) id", false,-1, 3,0);
        tracep->declQuad(c+6243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) data", false,-1, 63,0);
        tracep->declBus(c+6245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) resp", false,-1, 1,0);
        tracep->declBit(c+6246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) last", false,-1);
        tracep->declBus(c+6247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) user", false,-1, 0,0);
        tracep->declBus(c+6248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) id", false,-1, 3,0);
        tracep->declQuad(c+6249,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) data", false,-1, 63,0);
        tracep->declBus(c+6251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) resp", false,-1, 1,0);
        tracep->declBit(c+6252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) last", false,-1);
        tracep->declBus(c+6253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) user", false,-1, 0,0);
        tracep->declBus(c+6254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) id", false,-1, 3,0);
        tracep->declQuad(c+6255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) data", false,-1, 63,0);
        tracep->declBus(c+6257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) resp", false,-1, 1,0);
        tracep->declBit(c+6258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) last", false,-1);
        tracep->declBus(c+6259,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) user", false,-1, 0,0);
        tracep->declBus(c+6260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) id", false,-1, 3,0);
        tracep->declQuad(c+6261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) data", false,-1, 63,0);
        tracep->declBus(c+6263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) resp", false,-1, 1,0);
        tracep->declBit(c+6264,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) last", false,-1);
        tracep->declBus(c+6265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) user", false,-1, 0,0);
        tracep->declBus(c+6266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) id", false,-1, 3,0);
        tracep->declQuad(c+6267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) data", false,-1, 63,0);
        tracep->declBus(c+6269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) resp", false,-1, 1,0);
        tracep->declBit(c+6270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) last", false,-1);
        tracep->declBus(c+6271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) user", false,-1, 0,0);
        tracep->declBus(c+6272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) id", false,-1, 3,0);
        tracep->declQuad(c+6273,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) data", false,-1, 63,0);
        tracep->declBus(c+6275,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) resp", false,-1, 1,0);
        tracep->declBit(c+6276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) last", false,-1);
        tracep->declBus(c+6277,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) user", false,-1, 0,0);
        tracep->declBus(c+6278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) id", false,-1, 3,0);
        tracep->declQuad(c+6279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) data", false,-1, 63,0);
        tracep->declBus(c+6281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) resp", false,-1, 1,0);
        tracep->declBit(c+6282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) last", false,-1);
        tracep->declBus(c+6283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) user", false,-1, 0,0);
        tracep->declBus(c+6284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) id", false,-1, 3,0);
        tracep->declQuad(c+6285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) data", false,-1, 63,0);
        tracep->declBus(c+6287,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) resp", false,-1, 1,0);
        tracep->declBit(c+6288,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) last", false,-1);
        tracep->declBus(c+6289,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) user", false,-1, 0,0);
        tracep->declBus(c+6290,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) id", false,-1, 3,0);
        tracep->declQuad(c+6291,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) data", false,-1, 63,0);
        tracep->declBus(c+6293,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) resp", false,-1, 1,0);
        tracep->declBit(c+6294,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) last", false,-1);
        tracep->declBus(c+6295,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) user", false,-1, 0,0);
        tracep->declBus(c+6296,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) id", false,-1, 3,0);
        tracep->declQuad(c+6297,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) data", false,-1, 63,0);
        tracep->declBus(c+6299,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) resp", false,-1, 1,0);
        tracep->declBit(c+6300,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) last", false,-1);
        tracep->declBus(c+6301,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) user", false,-1, 0,0);
        tracep->declBus(c+6302,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) id", false,-1, 3,0);
        tracep->declQuad(c+6303,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) data", false,-1, 63,0);
        tracep->declBus(c+6305,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) resp", false,-1, 1,0);
        tracep->declBit(c+6306,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) last", false,-1);
        tracep->declBus(c+6307,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) user", false,-1, 0,0);
        tracep->declBus(c+6308,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) id", false,-1, 3,0);
        tracep->declQuad(c+6309,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) data", false,-1, 63,0);
        tracep->declBus(c+6311,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) resp", false,-1, 1,0);
        tracep->declBit(c+6312,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) last", false,-1);
        tracep->declBus(c+6313,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) user", false,-1, 0,0);
        tracep->declBus(c+6314,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) id", false,-1, 3,0);
        tracep->declQuad(c+6315,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) data", false,-1, 63,0);
        tracep->declBus(c+6317,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) resp", false,-1, 1,0);
        tracep->declBit(c+6318,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) last", false,-1);
        tracep->declBus(c+6319,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) user", false,-1, 0,0);
        tracep->declBus(c+6320,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+6321,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+26338,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+6322,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 10,0);
        tracep->declBus(c+32421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+25273,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26339,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26340,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 10,0);
        tracep->declBus(c+6323,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 10,0);
        tracep->declBus(c+6324,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 10,0);
        tracep->declBus(c+6325,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+6326,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+6327,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+6328,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32909,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6329,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6330,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6331,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6332,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6333,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6334,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+6335,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+32896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+6336,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6337,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+6338,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+6339,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+6340,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+32901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+32910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+32521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+32903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+32911,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+32905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+32912,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+32907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+32908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6323,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 10,0);
        tracep->declBus(c+6325,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+6328,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+43,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+44,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+45,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+46,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+47,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+48,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+49,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+50,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+51,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+52,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+53,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+6341,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+6342,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6343,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6344,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6345,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6346,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6347,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6348,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6351,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6352,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6353,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6354,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6355,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6356,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+6357,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+6358,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6324,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 10,0);
        tracep->declBus(c+6326,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+6359,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+54,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+55,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+56,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+57,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+58,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+59,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+60,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+61,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+62,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+63,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+64,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+6360,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+6361,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+6362,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+6363,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+6364,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+6365,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+6366,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+6367,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+6368,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+6369,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+6370,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+6371,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+6372,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+6373,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+6374,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+6375,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+6376,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+6377,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+32868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv test_i", false,-1);
        tracep->declBus(c+3675,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+3676,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+3678,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+3679,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+3680,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+3681,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw lock", false,-1);
        tracep->declBus(c+3682,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+3683,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+3684,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+3685,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+3686,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+3687,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+3688,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+3689,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+3691,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+3692,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i w last", false,-1);
        tracep->declBus(c+3693,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+3694,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i w_valid", false,-1);
        tracep->declBit(c+3695,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i b_ready", false,-1);
        tracep->declBus(c+3696,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+3697,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+3699,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+3700,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+3701,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+3702,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar lock", false,-1);
        tracep->declBus(c+3703,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+3704,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+3705,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+3706,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+3707,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+3708,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i ar_valid", false,-1);
        tracep->declBit(c+3709,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i r_ready", false,-1);
        tracep->declBit(c+6378,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+6379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+6380,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o w_ready", false,-1);
        tracep->declBit(c+6381,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o b_valid", false,-1);
        tracep->declBus(c+6382,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+6383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+6384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+6385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r_valid", false,-1);
        tracep->declBus(c+6386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+6387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+6389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+6390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r last", false,-1);
        tracep->declBus(c+6391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+6392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw id", false,-1, 3,0);
        tracep->declQuad(c+6393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw addr", false,-1, 63,0);
        tracep->declBus(c+6395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw len", false,-1, 7,0);
        tracep->declBus(c+6396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw size", false,-1, 2,0);
        tracep->declBus(c+6397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw burst", false,-1, 1,0);
        tracep->declBit(c+6398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw lock", false,-1);
        tracep->declBus(c+6399,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw cache", false,-1, 3,0);
        tracep->declBus(c+6400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw prot", false,-1, 2,0);
        tracep->declBus(c+6401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw qos", false,-1, 3,0);
        tracep->declBus(c+6402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw region", false,-1, 3,0);
        tracep->declBus(c+6403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw atop", false,-1, 5,0);
        tracep->declBus(c+6404,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw user", false,-1, 0,0);
        tracep->declBit(c+6405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req aw_valid", false,-1);
        tracep->declQuad(c+6406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req w data", false,-1, 63,0);
        tracep->declBus(c+6408,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req w strb", false,-1, 7,0);
        tracep->declBit(c+6409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req w last", false,-1);
        tracep->declBus(c+6410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req w user", false,-1, 0,0);
        tracep->declBit(c+6411,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req w_valid", false,-1);
        tracep->declBit(c+6412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req b_ready", false,-1);
        tracep->declBus(c+6413,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar id", false,-1, 3,0);
        tracep->declQuad(c+6414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar addr", false,-1, 63,0);
        tracep->declBus(c+6416,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar len", false,-1, 7,0);
        tracep->declBus(c+6417,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar size", false,-1, 2,0);
        tracep->declBus(c+6418,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar burst", false,-1, 1,0);
        tracep->declBit(c+6419,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar lock", false,-1);
        tracep->declBus(c+6420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar cache", false,-1, 3,0);
        tracep->declBus(c+6421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar prot", false,-1, 2,0);
        tracep->declBus(c+6422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar qos", false,-1, 3,0);
        tracep->declBus(c+6423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar region", false,-1, 3,0);
        tracep->declBus(c+6424,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar user", false,-1, 0,0);
        tracep->declBit(c+6425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req ar_valid", false,-1);
        tracep->declBit(c+6426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req r_ready", false,-1);
        tracep->declBit(c+16825,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp aw_ready", false,-1);
        tracep->declBit(c+16826,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp ar_ready", false,-1);
        tracep->declBit(c+16827,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp w_ready", false,-1);
        tracep->declBit(c+16828,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp b_valid", false,-1);
        tracep->declBus(c+16829,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp b id", false,-1, 3,0);
        tracep->declBus(c+16830,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp b resp", false,-1, 1,0);
        tracep->declBus(c+16831,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp b user", false,-1, 0,0);
        tracep->declBit(c+16832,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r_valid", false,-1);
        tracep->declBus(c+16833,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r id", false,-1, 3,0);
        tracep->declQuad(c+16834,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r data", false,-1, 63,0);
        tracep->declBus(c+16836,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r resp", false,-1, 1,0);
        tracep->declBit(c+16837,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r last", false,-1);
        tracep->declBus(c+16838,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp r user", false,-1, 0,0);
        tracep->declBit(c+26341,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_data", false,-1, 3,0);
        tracep->declBit(c+26342,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+26343,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+26344,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_data", false,-1, 3,0);
        tracep->declBus(c+6433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_inp id", false,-1, 3,0);
        tracep->declBus(c+6434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_inp len", false,-1, 7,0);
        tracep->declBit(c+26345,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+26346,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+26347,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_data id", false,-1, 3,0);
        tracep->declBus(c+26348,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_data len", false,-1, 7,0);
        tracep->declBit(c+6437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+26349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+26350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+26351,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26341,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26352,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6441,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+6428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+6429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6443,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26353,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26354,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+26355,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6446,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+6447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n(1)", false,-1, 3,0);
        tracep->declBus(c+6448,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n(2)", false,-1, 3,0);
        tracep->declBus(c+6449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n(3)", false,-1, 3,0);
        tracep->declBus(c+26356,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBus(c+26357,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q(1)", false,-1, 3,0);
        tracep->declBus(c+26358,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q(2)", false,-1, 3,0);
        tracep->declBus(c+26359,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q(3)", false,-1, 3,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+26342,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+26343,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+26360,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+6431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+26344,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+6432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6451,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26361,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26362,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6453,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26363,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+6455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_n(1)", false,-1, 3,0);
        tracep->declBus(c+26364,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBus(c+26365,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_q(1)", false,-1, 3,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+26345,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+26346,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+26366,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_i id", false,-1, 3,0);
        tracep->declBus(c+6434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+6435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+26347,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_o id", false,-1, 3,0);
        tracep->declBus(c+26348,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+6436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6456,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26367,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6458,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26368,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+26369,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(0) id", false,-1, 3,0);
        tracep->declBus(c+6461,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+6462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(1) id", false,-1, 3,0);
        tracep->declBus(c+6463,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(1) len", false,-1, 7,0);
        tracep->declBus(c+6464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(2) id", false,-1, 3,0);
        tracep->declBus(c+6465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(2) len", false,-1, 7,0);
        tracep->declBus(c+6466,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(3) id", false,-1, 3,0);
        tracep->declBus(c+6467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n(3) len", false,-1, 7,0);
        tracep->declBus(c+26370,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(0) id", false,-1, 3,0);
        tracep->declBus(c+26371,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+26372,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(1) id", false,-1, 3,0);
        tracep->declBus(c+26373,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(1) len", false,-1, 7,0);
        tracep->declBus(c+26374,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(2) id", false,-1, 3,0);
        tracep->declBus(c+26375,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(2) len", false,-1, 7,0);
        tracep->declBus(c+26376,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(3) id", false,-1, 3,0);
        tracep->declBus(c+26377,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q(3) len", false,-1, 7,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+26349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+26378,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+26350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+26349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+32870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+26378,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+26350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+26380,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6468,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declBus(c+3675,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+3676,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+3678,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+3679,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+3680,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+3681,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw lock", false,-1);
        tracep->declBus(c+3682,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+3683,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+3684,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+3685,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+3686,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+3687,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+3688,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+3689,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+3691,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+3692,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i w last", false,-1);
        tracep->declBus(c+3693,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+3694,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i w_valid", false,-1);
        tracep->declBit(c+3695,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i b_ready", false,-1);
        tracep->declBus(c+3696,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+3697,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+3699,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+3700,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+3701,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+3702,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar lock", false,-1);
        tracep->declBus(c+3703,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+3704,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+3705,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+3706,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+3707,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+3708,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar_valid", false,-1);
        tracep->declBit(c+3709,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i r_ready", false,-1);
        tracep->declBit(c+6378,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+6379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+6380,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o w_ready", false,-1);
        tracep->declBit(c+6381,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b_valid", false,-1);
        tracep->declBus(c+6382,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+6383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+6384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+6385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r_valid", false,-1);
        tracep->declBus(c+6386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+6387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+6389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+6390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r last", false,-1);
        tracep->declBus(c+6391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+6392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw id", false,-1, 3,0);
        tracep->declQuad(c+6393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+6395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+6396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+6397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+6398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw lock", false,-1);
        tracep->declBus(c+6399,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+6400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+6401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+6402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+6403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+6404,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+6405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+6406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+6408,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+6409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o w last", false,-1);
        tracep->declBus(c+6410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+6411,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o w_valid", false,-1);
        tracep->declBit(c+6412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o b_ready", false,-1);
        tracep->declBus(c+6413,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar id", false,-1, 3,0);
        tracep->declQuad(c+6414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+6416,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+6417,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+6418,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+6419,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar lock", false,-1);
        tracep->declBus(c+6420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+6421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+6422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+6423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+6424,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+6425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar_valid", false,-1);
        tracep->declBit(c+6426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o r_ready", false,-1);
        tracep->declBit(c+16825,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16826,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16827,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16828,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16829,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b id", false,-1, 3,0);
        tracep->declBus(c+16830,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16831,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16832,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16833,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r id", false,-1, 3,0);
        tracep->declQuad(c+16834,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16836,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16837,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r last", false,-1);
        tracep->declBus(c+16838,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+6469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_d underflow", false,-1);
        tracep->declBus(c+6470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_d cnt", false,-1, 2,0);
        tracep->declBit(c+26381,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_q underflow", false,-1);
        tracep->declBus(c+26382,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_q cnt", false,-1, 2,0);
        tracep->declBus(c+6471,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+26383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+26384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6473,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 3,0);
        tracep->declBus(c+26385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 3,0);
        tracep->declBus(c+6474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+26386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push len", false,-1, 7,0);
        tracep->declBus(c+26387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop len", false,-1, 7,0);
        tracep->declBit(c+26388,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+26389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+26390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+26391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+26390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i len", false,-1, 7,0);
        tracep->declBit(c+26391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+26387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o len", false,-1, 7,0);
        tracep->declBit(c+26392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+26393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+26393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+26392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+26394,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+6478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+26387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+6479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+26395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i len", false,-1, 7,0);
        tracep->declBit(c+6478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+26387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o len", false,-1, 7,0);
        tracep->declBit(c+6479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6481,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6483,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+26399,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declQuad(c+25274,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_i", false,-1, 63,0);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+5391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode idx_o", false,-1, 3,0);
        tracep->declBit(c+5395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode default_idx_i", false,-1, 3,0);
        tracep->declBus(c+6485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode matched_rules", false,-1, 9,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declQuad(c+25276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_i", false,-1, 63,0);
        tracep->declBus(c+32439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(0) idx", false,-1, 31,0);
        tracep->declQuad(c+32440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(0) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(0) end_addr", false,-1, 63,0);
        tracep->declBus(c+32444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(1) idx", false,-1, 31,0);
        tracep->declQuad(c+32445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(1) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(1) end_addr", false,-1, 63,0);
        tracep->declBus(c+32449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(2) idx", false,-1, 31,0);
        tracep->declQuad(c+32450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(2) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(2) end_addr", false,-1, 63,0);
        tracep->declBus(c+32454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(3) idx", false,-1, 31,0);
        tracep->declQuad(c+32455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(3) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(3) end_addr", false,-1, 63,0);
        tracep->declBus(c+32459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(4) idx", false,-1, 31,0);
        tracep->declQuad(c+32460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(4) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(4) end_addr", false,-1, 63,0);
        tracep->declBus(c+32464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(5) idx", false,-1, 31,0);
        tracep->declQuad(c+32465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(5) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(5) end_addr", false,-1, 63,0);
        tracep->declBus(c+32469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(6) idx", false,-1, 31,0);
        tracep->declQuad(c+32470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(6) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(6) end_addr", false,-1, 63,0);
        tracep->declBus(c+32474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(7) idx", false,-1, 31,0);
        tracep->declQuad(c+32475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(7) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(7) end_addr", false,-1, 63,0);
        tracep->declBus(c+32479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(8) idx", false,-1, 31,0);
        tracep->declQuad(c+32480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(8) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(8) end_addr", false,-1, 63,0);
        tracep->declBus(c+32484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(9) idx", false,-1, 31,0);
        tracep->declQuad(c+32485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(9) start_addr", false,-1, 63,0);
        tracep->declQuad(c+32487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i(9) end_addr", false,-1, 63,0);
        tracep->declBus(c+5392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode idx_o", false,-1, 3,0);
        tracep->declBit(c+5397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode default_idx_i", false,-1, 3,0);
        tracep->declBus(c+6486,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode matched_rules", false,-1, 9,0);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux UniqueIds", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux test_i", false,-1);
        tracep->declBus(c+25226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+25227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+25229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+25230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+25231,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+25232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw lock", false,-1);
        tracep->declBus(c+25233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+25234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+25235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+25236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+25237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+25238,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+25239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i w last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+25245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i w_valid", false,-1);
        tracep->declBit(c+25246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i b_ready", false,-1);
        tracep->declBus(c+25247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+25248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+25250,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+25251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+25252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+25253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar lock", false,-1);
        tracep->declBus(c+25254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+25255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+25256,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+25257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+25258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+25259,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i ar_valid", false,-1);
        tracep->declBit(c+25260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i r_ready", false,-1);
        tracep->declBus(c+5393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_aw_select_i", false,-1, 3,0);
        tracep->declBus(c+5394,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_ar_select_i", false,-1, 3,0);
        tracep->declBit(c+6487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+6488,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+6489,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o w_ready", false,-1);
        tracep->declBit(c+6490,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o b_valid", false,-1);
        tracep->declBus(c+6491,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+6492,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+6493,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+6494,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r_valid", false,-1);
        tracep->declBus(c+6495,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+6496,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+6498,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+6499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r last", false,-1);
        tracep->declBus(c+6500,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+6501,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+6502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+6504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw len", false,-1, 7,0);
        tracep->declBus(c+6505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw size", false,-1, 2,0);
        tracep->declBus(c+6506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+6507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw lock", false,-1);
        tracep->declBus(c+6508,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+6509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+6510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+6511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw region", false,-1, 3,0);
        tracep->declBus(c+6512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+6513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw user", false,-1, 0,0);
        tracep->declBit(c+6514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) aw_valid", false,-1);
        tracep->declQuad(c+6515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) w data", false,-1, 63,0);
        tracep->declBus(c+6517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) w strb", false,-1, 7,0);
        tracep->declBit(c+6518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) w last", false,-1);
        tracep->declBus(c+6519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) w user", false,-1, 0,0);
        tracep->declBit(c+6520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) w_valid", false,-1);
        tracep->declBit(c+6521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) b_ready", false,-1);
        tracep->declBus(c+6522,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+6523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+6525,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar len", false,-1, 7,0);
        tracep->declBus(c+6526,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar size", false,-1, 2,0);
        tracep->declBus(c+6527,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+6528,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar lock", false,-1);
        tracep->declBus(c+6529,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+6530,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+6531,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+6532,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar region", false,-1, 3,0);
        tracep->declBus(c+6533,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar user", false,-1, 0,0);
        tracep->declBit(c+6534,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) ar_valid", false,-1);
        tracep->declBit(c+6535,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(0) r_ready", false,-1);
        tracep->declBus(c+6536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+6537,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+6539,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw len", false,-1, 7,0);
        tracep->declBus(c+6540,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw size", false,-1, 2,0);
        tracep->declBus(c+6541,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+6542,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw lock", false,-1);
        tracep->declBus(c+6543,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+6544,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+6545,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+6546,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw region", false,-1, 3,0);
        tracep->declBus(c+6547,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+6548,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw user", false,-1, 0,0);
        tracep->declBit(c+6549,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) aw_valid", false,-1);
        tracep->declQuad(c+6550,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) w data", false,-1, 63,0);
        tracep->declBus(c+6552,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) w strb", false,-1, 7,0);
        tracep->declBit(c+6553,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) w last", false,-1);
        tracep->declBus(c+6554,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) w user", false,-1, 0,0);
        tracep->declBit(c+6555,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) w_valid", false,-1);
        tracep->declBit(c+6556,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) b_ready", false,-1);
        tracep->declBus(c+6557,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+6558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+6560,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar len", false,-1, 7,0);
        tracep->declBus(c+6561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar size", false,-1, 2,0);
        tracep->declBus(c+6562,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+6563,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar lock", false,-1);
        tracep->declBus(c+6564,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+6565,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+6566,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+6567,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar region", false,-1, 3,0);
        tracep->declBus(c+6568,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar user", false,-1, 0,0);
        tracep->declBit(c+6569,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) ar_valid", false,-1);
        tracep->declBit(c+6570,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(1) r_ready", false,-1);
        tracep->declBus(c+6571,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw id", false,-1, 3,0);
        tracep->declQuad(c+6572,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw addr", false,-1, 63,0);
        tracep->declBus(c+6574,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw len", false,-1, 7,0);
        tracep->declBus(c+6575,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw size", false,-1, 2,0);
        tracep->declBus(c+6576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw burst", false,-1, 1,0);
        tracep->declBit(c+6577,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw lock", false,-1);
        tracep->declBus(c+6578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw cache", false,-1, 3,0);
        tracep->declBus(c+6579,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw prot", false,-1, 2,0);
        tracep->declBus(c+6580,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw qos", false,-1, 3,0);
        tracep->declBus(c+6581,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw region", false,-1, 3,0);
        tracep->declBus(c+6582,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw atop", false,-1, 5,0);
        tracep->declBus(c+6583,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw user", false,-1, 0,0);
        tracep->declBit(c+6584,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) aw_valid", false,-1);
        tracep->declQuad(c+6585,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) w data", false,-1, 63,0);
        tracep->declBus(c+6587,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) w strb", false,-1, 7,0);
        tracep->declBit(c+6588,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) w last", false,-1);
        tracep->declBus(c+6589,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) w user", false,-1, 0,0);
        tracep->declBit(c+6590,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) w_valid", false,-1);
        tracep->declBit(c+6591,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) b_ready", false,-1);
        tracep->declBus(c+6592,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar id", false,-1, 3,0);
        tracep->declQuad(c+6593,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar addr", false,-1, 63,0);
        tracep->declBus(c+6595,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar len", false,-1, 7,0);
        tracep->declBus(c+6596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar size", false,-1, 2,0);
        tracep->declBus(c+6597,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar burst", false,-1, 1,0);
        tracep->declBit(c+6598,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar lock", false,-1);
        tracep->declBus(c+6599,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar cache", false,-1, 3,0);
        tracep->declBus(c+6600,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar prot", false,-1, 2,0);
        tracep->declBus(c+6601,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar qos", false,-1, 3,0);
        tracep->declBus(c+6602,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar region", false,-1, 3,0);
        tracep->declBus(c+6603,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar user", false,-1, 0,0);
        tracep->declBit(c+6604,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) ar_valid", false,-1);
        tracep->declBit(c+6605,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(2) r_ready", false,-1);
        tracep->declBus(c+6606,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw id", false,-1, 3,0);
        tracep->declQuad(c+6607,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw addr", false,-1, 63,0);
        tracep->declBus(c+6609,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw len", false,-1, 7,0);
        tracep->declBus(c+6610,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw size", false,-1, 2,0);
        tracep->declBus(c+6611,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw burst", false,-1, 1,0);
        tracep->declBit(c+6612,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw lock", false,-1);
        tracep->declBus(c+6613,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw cache", false,-1, 3,0);
        tracep->declBus(c+6614,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw prot", false,-1, 2,0);
        tracep->declBus(c+6615,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw qos", false,-1, 3,0);
        tracep->declBus(c+6616,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw region", false,-1, 3,0);
        tracep->declBus(c+6617,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw atop", false,-1, 5,0);
        tracep->declBus(c+6618,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw user", false,-1, 0,0);
        tracep->declBit(c+6619,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) aw_valid", false,-1);
        tracep->declQuad(c+6620,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) w data", false,-1, 63,0);
        tracep->declBus(c+6622,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) w strb", false,-1, 7,0);
        tracep->declBit(c+6623,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) w last", false,-1);
        tracep->declBus(c+6624,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) w user", false,-1, 0,0);
        tracep->declBit(c+6625,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) w_valid", false,-1);
        tracep->declBit(c+6626,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) b_ready", false,-1);
        tracep->declBus(c+6627,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar id", false,-1, 3,0);
        tracep->declQuad(c+6628,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar addr", false,-1, 63,0);
        tracep->declBus(c+6630,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar len", false,-1, 7,0);
        tracep->declBus(c+6631,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar size", false,-1, 2,0);
        tracep->declBus(c+6632,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar burst", false,-1, 1,0);
        tracep->declBit(c+6633,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar lock", false,-1);
        tracep->declBus(c+6634,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar cache", false,-1, 3,0);
        tracep->declBus(c+6635,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar prot", false,-1, 2,0);
        tracep->declBus(c+6636,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar qos", false,-1, 3,0);
        tracep->declBus(c+6637,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar region", false,-1, 3,0);
        tracep->declBus(c+6638,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar user", false,-1, 0,0);
        tracep->declBit(c+6639,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) ar_valid", false,-1);
        tracep->declBit(c+6640,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(3) r_ready", false,-1);
        tracep->declBus(c+6641,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw id", false,-1, 3,0);
        tracep->declQuad(c+6642,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw addr", false,-1, 63,0);
        tracep->declBus(c+6644,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw len", false,-1, 7,0);
        tracep->declBus(c+6645,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw size", false,-1, 2,0);
        tracep->declBus(c+6646,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw burst", false,-1, 1,0);
        tracep->declBit(c+6647,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw lock", false,-1);
        tracep->declBus(c+6648,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw cache", false,-1, 3,0);
        tracep->declBus(c+6649,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw prot", false,-1, 2,0);
        tracep->declBus(c+6650,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw qos", false,-1, 3,0);
        tracep->declBus(c+6651,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw region", false,-1, 3,0);
        tracep->declBus(c+6652,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw atop", false,-1, 5,0);
        tracep->declBus(c+6653,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw user", false,-1, 0,0);
        tracep->declBit(c+6654,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) aw_valid", false,-1);
        tracep->declQuad(c+6655,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) w data", false,-1, 63,0);
        tracep->declBus(c+6657,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) w strb", false,-1, 7,0);
        tracep->declBit(c+6658,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) w last", false,-1);
        tracep->declBus(c+6659,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) w user", false,-1, 0,0);
        tracep->declBit(c+6660,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) w_valid", false,-1);
        tracep->declBit(c+6661,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) b_ready", false,-1);
        tracep->declBus(c+6662,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar id", false,-1, 3,0);
        tracep->declQuad(c+6663,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar addr", false,-1, 63,0);
        tracep->declBus(c+6665,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar len", false,-1, 7,0);
        tracep->declBus(c+6666,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar size", false,-1, 2,0);
        tracep->declBus(c+6667,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar burst", false,-1, 1,0);
        tracep->declBit(c+6668,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar lock", false,-1);
        tracep->declBus(c+6669,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar cache", false,-1, 3,0);
        tracep->declBus(c+6670,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar prot", false,-1, 2,0);
        tracep->declBus(c+6671,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar qos", false,-1, 3,0);
        tracep->declBus(c+6672,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar region", false,-1, 3,0);
        tracep->declBus(c+6673,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar user", false,-1, 0,0);
        tracep->declBit(c+6674,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) ar_valid", false,-1);
        tracep->declBit(c+6675,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(4) r_ready", false,-1);
        tracep->declBus(c+6676,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw id", false,-1, 3,0);
        tracep->declQuad(c+6677,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw addr", false,-1, 63,0);
        tracep->declBus(c+6679,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw len", false,-1, 7,0);
        tracep->declBus(c+6680,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw size", false,-1, 2,0);
        tracep->declBus(c+6681,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw burst", false,-1, 1,0);
        tracep->declBit(c+6682,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw lock", false,-1);
        tracep->declBus(c+6683,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw cache", false,-1, 3,0);
        tracep->declBus(c+6684,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw prot", false,-1, 2,0);
        tracep->declBus(c+6685,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw qos", false,-1, 3,0);
        tracep->declBus(c+6686,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw region", false,-1, 3,0);
        tracep->declBus(c+6687,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw atop", false,-1, 5,0);
        tracep->declBus(c+6688,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw user", false,-1, 0,0);
        tracep->declBit(c+6689,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) aw_valid", false,-1);
        tracep->declQuad(c+6690,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) w data", false,-1, 63,0);
        tracep->declBus(c+6692,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) w strb", false,-1, 7,0);
        tracep->declBit(c+6693,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) w last", false,-1);
        tracep->declBus(c+6694,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) w user", false,-1, 0,0);
        tracep->declBit(c+6695,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) w_valid", false,-1);
        tracep->declBit(c+6696,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) b_ready", false,-1);
        tracep->declBus(c+6697,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar id", false,-1, 3,0);
        tracep->declQuad(c+6698,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar addr", false,-1, 63,0);
        tracep->declBus(c+6700,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar len", false,-1, 7,0);
        tracep->declBus(c+6701,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar size", false,-1, 2,0);
        tracep->declBus(c+6702,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar burst", false,-1, 1,0);
        tracep->declBit(c+6703,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar lock", false,-1);
        tracep->declBus(c+6704,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar cache", false,-1, 3,0);
        tracep->declBus(c+6705,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar prot", false,-1, 2,0);
        tracep->declBus(c+6706,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar qos", false,-1, 3,0);
        tracep->declBus(c+6707,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar region", false,-1, 3,0);
        tracep->declBus(c+6708,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar user", false,-1, 0,0);
        tracep->declBit(c+6709,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) ar_valid", false,-1);
        tracep->declBit(c+6710,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(5) r_ready", false,-1);
        tracep->declBus(c+6711,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw id", false,-1, 3,0);
        tracep->declQuad(c+6712,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw addr", false,-1, 63,0);
        tracep->declBus(c+6714,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw len", false,-1, 7,0);
        tracep->declBus(c+6715,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw size", false,-1, 2,0);
        tracep->declBus(c+6716,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw burst", false,-1, 1,0);
        tracep->declBit(c+6717,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw lock", false,-1);
        tracep->declBus(c+6718,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw cache", false,-1, 3,0);
        tracep->declBus(c+6719,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw prot", false,-1, 2,0);
        tracep->declBus(c+6720,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw qos", false,-1, 3,0);
        tracep->declBus(c+6721,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw region", false,-1, 3,0);
        tracep->declBus(c+6722,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw atop", false,-1, 5,0);
        tracep->declBus(c+6723,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw user", false,-1, 0,0);
        tracep->declBit(c+6724,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) aw_valid", false,-1);
        tracep->declQuad(c+6725,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) w data", false,-1, 63,0);
        tracep->declBus(c+6727,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) w strb", false,-1, 7,0);
        tracep->declBit(c+6728,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) w last", false,-1);
        tracep->declBus(c+6729,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) w user", false,-1, 0,0);
        tracep->declBit(c+6730,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) w_valid", false,-1);
        tracep->declBit(c+6731,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) b_ready", false,-1);
        tracep->declBus(c+6732,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar id", false,-1, 3,0);
        tracep->declQuad(c+6733,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar addr", false,-1, 63,0);
        tracep->declBus(c+6735,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar len", false,-1, 7,0);
        tracep->declBus(c+6736,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar size", false,-1, 2,0);
        tracep->declBus(c+6737,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar burst", false,-1, 1,0);
        tracep->declBit(c+6738,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar lock", false,-1);
        tracep->declBus(c+6739,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar cache", false,-1, 3,0);
        tracep->declBus(c+6740,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar prot", false,-1, 2,0);
        tracep->declBus(c+6741,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar qos", false,-1, 3,0);
        tracep->declBus(c+6742,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar region", false,-1, 3,0);
        tracep->declBus(c+6743,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar user", false,-1, 0,0);
        tracep->declBit(c+6744,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) ar_valid", false,-1);
        tracep->declBit(c+6745,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(6) r_ready", false,-1);
        tracep->declBus(c+6746,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw id", false,-1, 3,0);
        tracep->declQuad(c+6747,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw addr", false,-1, 63,0);
        tracep->declBus(c+6749,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw len", false,-1, 7,0);
        tracep->declBus(c+6750,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw size", false,-1, 2,0);
        tracep->declBus(c+6751,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw burst", false,-1, 1,0);
        tracep->declBit(c+6752,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw lock", false,-1);
        tracep->declBus(c+6753,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw cache", false,-1, 3,0);
        tracep->declBus(c+6754,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw prot", false,-1, 2,0);
        tracep->declBus(c+6755,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw qos", false,-1, 3,0);
        tracep->declBus(c+6756,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw region", false,-1, 3,0);
        tracep->declBus(c+6757,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw atop", false,-1, 5,0);
        tracep->declBus(c+6758,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw user", false,-1, 0,0);
        tracep->declBit(c+6759,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) aw_valid", false,-1);
        tracep->declQuad(c+6760,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) w data", false,-1, 63,0);
        tracep->declBus(c+6762,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) w strb", false,-1, 7,0);
        tracep->declBit(c+6763,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) w last", false,-1);
        tracep->declBus(c+6764,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) w user", false,-1, 0,0);
        tracep->declBit(c+6765,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) w_valid", false,-1);
        tracep->declBit(c+6766,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) b_ready", false,-1);
        tracep->declBus(c+6767,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar id", false,-1, 3,0);
        tracep->declQuad(c+6768,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar addr", false,-1, 63,0);
        tracep->declBus(c+6770,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar len", false,-1, 7,0);
        tracep->declBus(c+6771,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar size", false,-1, 2,0);
        tracep->declBus(c+6772,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar burst", false,-1, 1,0);
        tracep->declBit(c+6773,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar lock", false,-1);
        tracep->declBus(c+6774,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar cache", false,-1, 3,0);
        tracep->declBus(c+6775,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar prot", false,-1, 2,0);
        tracep->declBus(c+6776,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar qos", false,-1, 3,0);
        tracep->declBus(c+6777,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar region", false,-1, 3,0);
        tracep->declBus(c+6778,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar user", false,-1, 0,0);
        tracep->declBit(c+6779,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) ar_valid", false,-1);
        tracep->declBit(c+6780,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(7) r_ready", false,-1);
        tracep->declBus(c+6781,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw id", false,-1, 3,0);
        tracep->declQuad(c+6782,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw addr", false,-1, 63,0);
        tracep->declBus(c+6784,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw len", false,-1, 7,0);
        tracep->declBus(c+6785,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw size", false,-1, 2,0);
        tracep->declBus(c+6786,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw burst", false,-1, 1,0);
        tracep->declBit(c+6787,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw lock", false,-1);
        tracep->declBus(c+6788,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw cache", false,-1, 3,0);
        tracep->declBus(c+6789,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw prot", false,-1, 2,0);
        tracep->declBus(c+6790,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw qos", false,-1, 3,0);
        tracep->declBus(c+6791,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw region", false,-1, 3,0);
        tracep->declBus(c+6792,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw atop", false,-1, 5,0);
        tracep->declBus(c+6793,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw user", false,-1, 0,0);
        tracep->declBit(c+6794,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) aw_valid", false,-1);
        tracep->declQuad(c+6795,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) w data", false,-1, 63,0);
        tracep->declBus(c+6797,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) w strb", false,-1, 7,0);
        tracep->declBit(c+6798,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) w last", false,-1);
        tracep->declBus(c+6799,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) w user", false,-1, 0,0);
        tracep->declBit(c+6800,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) w_valid", false,-1);
        tracep->declBit(c+6801,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) b_ready", false,-1);
        tracep->declBus(c+6802,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar id", false,-1, 3,0);
        tracep->declQuad(c+6803,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar addr", false,-1, 63,0);
        tracep->declBus(c+6805,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar len", false,-1, 7,0);
        tracep->declBus(c+6806,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar size", false,-1, 2,0);
        tracep->declBus(c+6807,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar burst", false,-1, 1,0);
        tracep->declBit(c+6808,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar lock", false,-1);
        tracep->declBus(c+6809,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar cache", false,-1, 3,0);
        tracep->declBus(c+6810,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar prot", false,-1, 2,0);
        tracep->declBus(c+6811,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar qos", false,-1, 3,0);
        tracep->declBus(c+6812,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar region", false,-1, 3,0);
        tracep->declBus(c+6813,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar user", false,-1, 0,0);
        tracep->declBit(c+6814,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) ar_valid", false,-1);
        tracep->declBit(c+6815,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(8) r_ready", false,-1);
        tracep->declBus(c+6816,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw id", false,-1, 3,0);
        tracep->declQuad(c+6817,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw addr", false,-1, 63,0);
        tracep->declBus(c+6819,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw len", false,-1, 7,0);
        tracep->declBus(c+6820,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw size", false,-1, 2,0);
        tracep->declBus(c+6821,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw burst", false,-1, 1,0);
        tracep->declBit(c+6822,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw lock", false,-1);
        tracep->declBus(c+6823,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw cache", false,-1, 3,0);
        tracep->declBus(c+6824,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw prot", false,-1, 2,0);
        tracep->declBus(c+6825,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw qos", false,-1, 3,0);
        tracep->declBus(c+6826,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw region", false,-1, 3,0);
        tracep->declBus(c+6827,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw atop", false,-1, 5,0);
        tracep->declBus(c+6828,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw user", false,-1, 0,0);
        tracep->declBit(c+6829,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) aw_valid", false,-1);
        tracep->declQuad(c+6830,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) w data", false,-1, 63,0);
        tracep->declBus(c+6832,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) w strb", false,-1, 7,0);
        tracep->declBit(c+6833,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) w last", false,-1);
        tracep->declBus(c+6834,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) w user", false,-1, 0,0);
        tracep->declBit(c+6835,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) w_valid", false,-1);
        tracep->declBit(c+6836,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) b_ready", false,-1);
        tracep->declBus(c+6837,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar id", false,-1, 3,0);
        tracep->declQuad(c+6838,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar addr", false,-1, 63,0);
        tracep->declBus(c+6840,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar len", false,-1, 7,0);
        tracep->declBus(c+6841,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar size", false,-1, 2,0);
        tracep->declBus(c+6842,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar burst", false,-1, 1,0);
        tracep->declBit(c+6843,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar lock", false,-1);
        tracep->declBus(c+6844,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar cache", false,-1, 3,0);
        tracep->declBus(c+6845,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar prot", false,-1, 2,0);
        tracep->declBus(c+6846,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar qos", false,-1, 3,0);
        tracep->declBus(c+6847,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar region", false,-1, 3,0);
        tracep->declBus(c+6848,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar user", false,-1, 0,0);
        tracep->declBit(c+6849,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) ar_valid", false,-1);
        tracep->declBit(c+6850,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(9) r_ready", false,-1);
        tracep->declBus(c+6851,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw id", false,-1, 3,0);
        tracep->declQuad(c+6852,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw addr", false,-1, 63,0);
        tracep->declBus(c+6854,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw len", false,-1, 7,0);
        tracep->declBus(c+6855,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw size", false,-1, 2,0);
        tracep->declBus(c+6856,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw burst", false,-1, 1,0);
        tracep->declBit(c+6857,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw lock", false,-1);
        tracep->declBus(c+6858,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw cache", false,-1, 3,0);
        tracep->declBus(c+6859,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw prot", false,-1, 2,0);
        tracep->declBus(c+6860,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw qos", false,-1, 3,0);
        tracep->declBus(c+6861,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw region", false,-1, 3,0);
        tracep->declBus(c+6862,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw atop", false,-1, 5,0);
        tracep->declBus(c+6863,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw user", false,-1, 0,0);
        tracep->declBit(c+6864,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) aw_valid", false,-1);
        tracep->declQuad(c+6865,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) w data", false,-1, 63,0);
        tracep->declBus(c+6867,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) w strb", false,-1, 7,0);
        tracep->declBit(c+6868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) w last", false,-1);
        tracep->declBus(c+6869,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) w user", false,-1, 0,0);
        tracep->declBit(c+6870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) w_valid", false,-1);
        tracep->declBit(c+6871,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) b_ready", false,-1);
        tracep->declBus(c+6872,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar id", false,-1, 3,0);
        tracep->declQuad(c+6873,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar addr", false,-1, 63,0);
        tracep->declBus(c+6875,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar len", false,-1, 7,0);
        tracep->declBus(c+6876,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar size", false,-1, 2,0);
        tracep->declBus(c+6877,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar burst", false,-1, 1,0);
        tracep->declBit(c+6878,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar lock", false,-1);
        tracep->declBus(c+6879,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar cache", false,-1, 3,0);
        tracep->declBus(c+6880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar prot", false,-1, 2,0);
        tracep->declBus(c+6881,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar qos", false,-1, 3,0);
        tracep->declBus(c+6882,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar region", false,-1, 3,0);
        tracep->declBus(c+6883,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar user", false,-1, 0,0);
        tracep->declBit(c+6884,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) ar_valid", false,-1);
        tracep->declBit(c+6885,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o(10) r_ready", false,-1);
        tracep->declBit(c+4249,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) aw_ready", false,-1);
        tracep->declBit(c+4250,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) ar_ready", false,-1);
        tracep->declBit(c+4251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) w_ready", false,-1);
        tracep->declBit(c+4252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) b_valid", false,-1);
        tracep->declBus(c+4253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) b id", false,-1, 3,0);
        tracep->declBus(c+4254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) b resp", false,-1, 1,0);
        tracep->declBus(c+4255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) b user", false,-1, 0,0);
        tracep->declBit(c+4256,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r_valid", false,-1);
        tracep->declBus(c+4257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r id", false,-1, 3,0);
        tracep->declQuad(c+4258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r data", false,-1, 63,0);
        tracep->declBus(c+4260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r resp", false,-1, 1,0);
        tracep->declBit(c+4261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r last", false,-1);
        tracep->declBus(c+4262,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(0) r user", false,-1, 0,0);
        tracep->declBit(c+4263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) aw_ready", false,-1);
        tracep->declBit(c+4264,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) ar_ready", false,-1);
        tracep->declBit(c+4265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) w_ready", false,-1);
        tracep->declBit(c+4266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) b_valid", false,-1);
        tracep->declBus(c+4267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) b id", false,-1, 3,0);
        tracep->declBus(c+4268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) b resp", false,-1, 1,0);
        tracep->declBus(c+4269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) b user", false,-1, 0,0);
        tracep->declBit(c+4270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r_valid", false,-1);
        tracep->declBus(c+4271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r id", false,-1, 3,0);
        tracep->declQuad(c+4272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r data", false,-1, 63,0);
        tracep->declBus(c+4274,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r resp", false,-1, 1,0);
        tracep->declBit(c+4275,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r last", false,-1);
        tracep->declBus(c+4276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(1) r user", false,-1, 0,0);
        tracep->declBit(c+4277,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) aw_ready", false,-1);
        tracep->declBit(c+4278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) ar_ready", false,-1);
        tracep->declBit(c+4279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) w_ready", false,-1);
        tracep->declBit(c+4280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) b_valid", false,-1);
        tracep->declBus(c+4281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) b id", false,-1, 3,0);
        tracep->declBus(c+4282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) b resp", false,-1, 1,0);
        tracep->declBus(c+4283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) b user", false,-1, 0,0);
        tracep->declBit(c+4284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r_valid", false,-1);
        tracep->declBus(c+4285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r id", false,-1, 3,0);
        tracep->declQuad(c+4286,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r data", false,-1, 63,0);
        tracep->declBus(c+4288,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r resp", false,-1, 1,0);
        tracep->declBit(c+4289,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r last", false,-1);
        tracep->declBus(c+4290,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(2) r user", false,-1, 0,0);
        tracep->declBit(c+4291,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) aw_ready", false,-1);
        tracep->declBit(c+4292,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) ar_ready", false,-1);
        tracep->declBit(c+4293,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) w_ready", false,-1);
        tracep->declBit(c+4294,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) b_valid", false,-1);
        tracep->declBus(c+4295,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) b id", false,-1, 3,0);
        tracep->declBus(c+4296,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) b resp", false,-1, 1,0);
        tracep->declBus(c+4297,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) b user", false,-1, 0,0);
        tracep->declBit(c+4298,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r_valid", false,-1);
        tracep->declBus(c+4299,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r id", false,-1, 3,0);
        tracep->declQuad(c+4300,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r data", false,-1, 63,0);
        tracep->declBus(c+4302,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r resp", false,-1, 1,0);
        tracep->declBit(c+4303,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r last", false,-1);
        tracep->declBus(c+4304,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(3) r user", false,-1, 0,0);
        tracep->declBit(c+4305,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) aw_ready", false,-1);
        tracep->declBit(c+4306,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) ar_ready", false,-1);
        tracep->declBit(c+4307,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) w_ready", false,-1);
        tracep->declBit(c+4308,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) b_valid", false,-1);
        tracep->declBus(c+4309,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) b id", false,-1, 3,0);
        tracep->declBus(c+4310,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) b resp", false,-1, 1,0);
        tracep->declBus(c+4311,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) b user", false,-1, 0,0);
        tracep->declBit(c+4312,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r_valid", false,-1);
        tracep->declBus(c+4313,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r id", false,-1, 3,0);
        tracep->declQuad(c+4314,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r data", false,-1, 63,0);
        tracep->declBus(c+4316,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r resp", false,-1, 1,0);
        tracep->declBit(c+4317,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r last", false,-1);
        tracep->declBus(c+4318,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(4) r user", false,-1, 0,0);
        tracep->declBit(c+4319,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) aw_ready", false,-1);
        tracep->declBit(c+4320,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) ar_ready", false,-1);
        tracep->declBit(c+4321,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) w_ready", false,-1);
        tracep->declBit(c+4322,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) b_valid", false,-1);
        tracep->declBus(c+4323,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) b id", false,-1, 3,0);
        tracep->declBus(c+4324,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) b resp", false,-1, 1,0);
        tracep->declBus(c+4325,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) b user", false,-1, 0,0);
        tracep->declBit(c+4326,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r_valid", false,-1);
        tracep->declBus(c+4327,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r id", false,-1, 3,0);
        tracep->declQuad(c+4328,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r data", false,-1, 63,0);
        tracep->declBus(c+4330,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r resp", false,-1, 1,0);
        tracep->declBit(c+4331,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r last", false,-1);
        tracep->declBus(c+4332,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(5) r user", false,-1, 0,0);
        tracep->declBit(c+4333,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) aw_ready", false,-1);
        tracep->declBit(c+4334,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) ar_ready", false,-1);
        tracep->declBit(c+4335,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) w_ready", false,-1);
        tracep->declBit(c+4336,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) b_valid", false,-1);
        tracep->declBus(c+4337,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) b id", false,-1, 3,0);
        tracep->declBus(c+4338,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) b resp", false,-1, 1,0);
        tracep->declBus(c+4339,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) b user", false,-1, 0,0);
        tracep->declBit(c+4340,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r_valid", false,-1);
        tracep->declBus(c+4341,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r id", false,-1, 3,0);
        tracep->declQuad(c+4342,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r data", false,-1, 63,0);
        tracep->declBus(c+4344,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r resp", false,-1, 1,0);
        tracep->declBit(c+4345,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r last", false,-1);
        tracep->declBus(c+4346,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(6) r user", false,-1, 0,0);
        tracep->declBit(c+4347,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) aw_ready", false,-1);
        tracep->declBit(c+4348,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) ar_ready", false,-1);
        tracep->declBit(c+4349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) w_ready", false,-1);
        tracep->declBit(c+4350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) b_valid", false,-1);
        tracep->declBus(c+4351,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) b id", false,-1, 3,0);
        tracep->declBus(c+4352,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) b resp", false,-1, 1,0);
        tracep->declBus(c+4353,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) b user", false,-1, 0,0);
        tracep->declBit(c+4354,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r_valid", false,-1);
        tracep->declBus(c+4355,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r id", false,-1, 3,0);
        tracep->declQuad(c+4356,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r data", false,-1, 63,0);
        tracep->declBus(c+4358,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r resp", false,-1, 1,0);
        tracep->declBit(c+4359,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r last", false,-1);
        tracep->declBus(c+4360,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(7) r user", false,-1, 0,0);
        tracep->declBit(c+4361,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) aw_ready", false,-1);
        tracep->declBit(c+4362,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) ar_ready", false,-1);
        tracep->declBit(c+4363,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) w_ready", false,-1);
        tracep->declBit(c+4364,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) b_valid", false,-1);
        tracep->declBus(c+4365,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) b id", false,-1, 3,0);
        tracep->declBus(c+4366,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) b resp", false,-1, 1,0);
        tracep->declBus(c+4367,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) b user", false,-1, 0,0);
        tracep->declBit(c+4368,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r_valid", false,-1);
        tracep->declBus(c+4369,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r id", false,-1, 3,0);
        tracep->declQuad(c+4370,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r data", false,-1, 63,0);
        tracep->declBus(c+4372,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r resp", false,-1, 1,0);
        tracep->declBit(c+4373,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r last", false,-1);
        tracep->declBus(c+4374,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(8) r user", false,-1, 0,0);
        tracep->declBit(c+4375,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) aw_ready", false,-1);
        tracep->declBit(c+4376,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) ar_ready", false,-1);
        tracep->declBit(c+4377,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) w_ready", false,-1);
        tracep->declBit(c+4378,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) b_valid", false,-1);
        tracep->declBus(c+4379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) b id", false,-1, 3,0);
        tracep->declBus(c+4380,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) b resp", false,-1, 1,0);
        tracep->declBus(c+4381,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) b user", false,-1, 0,0);
        tracep->declBit(c+4382,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r_valid", false,-1);
        tracep->declBus(c+4383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r id", false,-1, 3,0);
        tracep->declQuad(c+4384,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r data", false,-1, 63,0);
        tracep->declBus(c+4386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r resp", false,-1, 1,0);
        tracep->declBit(c+4387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r last", false,-1);
        tracep->declBus(c+4388,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(9) r user", false,-1, 0,0);
        tracep->declBit(c+4389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) aw_ready", false,-1);
        tracep->declBit(c+4390,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) ar_ready", false,-1);
        tracep->declBit(c+4391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) w_ready", false,-1);
        tracep->declBit(c+4392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) b_valid", false,-1);
        tracep->declBus(c+4393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) b id", false,-1, 3,0);
        tracep->declBus(c+4394,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) b resp", false,-1, 1,0);
        tracep->declBus(c+4395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) b user", false,-1, 0,0);
        tracep->declBit(c+4396,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r_valid", false,-1);
        tracep->declBus(c+4397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r id", false,-1, 3,0);
        tracep->declQuad(c+4398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r data", false,-1, 63,0);
        tracep->declBus(c+4400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r resp", false,-1, 1,0);
        tracep->declBit(c+4401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r last", false,-1);
        tracep->declBus(c+4402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i(10) r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select aw_select", false,-1, 3,0);
        tracep->declBit(c+25278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lookup_aw_select", false,-1, 3,0);
        tracep->declBit(c+6902,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+26400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6904,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+26401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+26402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+26403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_select", false,-1, 3,0);
        tracep->declBit(c+6906,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26404,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6909,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_chan data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_chan last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_chan user", false,-1, 0,0);
        tracep->declBit(c+25279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6911,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(0) id", false,-1, 3,0);
        tracep->declBus(c+6912,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+6913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+6914,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(1) id", false,-1, 3,0);
        tracep->declBus(c+6915,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+6916,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+6917,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(2) id", false,-1, 3,0);
        tracep->declBus(c+6918,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(2) resp", false,-1, 1,0);
        tracep->declBus(c+6919,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(2) user", false,-1, 0,0);
        tracep->declBus(c+6920,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(3) id", false,-1, 3,0);
        tracep->declBus(c+6921,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(3) resp", false,-1, 1,0);
        tracep->declBus(c+6922,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(3) user", false,-1, 0,0);
        tracep->declBus(c+6923,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(4) id", false,-1, 3,0);
        tracep->declBus(c+6924,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(4) resp", false,-1, 1,0);
        tracep->declBus(c+6925,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(4) user", false,-1, 0,0);
        tracep->declBus(c+6926,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(5) id", false,-1, 3,0);
        tracep->declBus(c+6927,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(5) resp", false,-1, 1,0);
        tracep->declBus(c+6928,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(5) user", false,-1, 0,0);
        tracep->declBus(c+6929,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(6) id", false,-1, 3,0);
        tracep->declBus(c+6930,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(6) resp", false,-1, 1,0);
        tracep->declBus(c+6931,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(6) user", false,-1, 0,0);
        tracep->declBus(c+6932,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(7) id", false,-1, 3,0);
        tracep->declBus(c+6933,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(7) resp", false,-1, 1,0);
        tracep->declBus(c+6934,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(7) user", false,-1, 0,0);
        tracep->declBus(c+6935,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(8) id", false,-1, 3,0);
        tracep->declBus(c+6936,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(8) resp", false,-1, 1,0);
        tracep->declBus(c+6937,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(8) user", false,-1, 0,0);
        tracep->declBus(c+6938,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(9) id", false,-1, 3,0);
        tracep->declBus(c+6939,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(9) resp", false,-1, 1,0);
        tracep->declBus(c+6940,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(9) user", false,-1, 0,0);
        tracep->declBus(c+6941,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(10) id", false,-1, 3,0);
        tracep->declBus(c+6942,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(10) resp", false,-1, 1,0);
        tracep->declBus(c+6943,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans(10) user", false,-1, 0,0);
        tracep->declBus(c+6944,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_valids", false,-1, 10,0);
        tracep->declBus(c+6945,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_readies", false,-1, 10,0);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_chan id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_chan user", false,-1, 0,0);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select ar_select", false,-1, 3,0);
        tracep->declBit(c+25281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6964,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lookup_ar_select", false,-1, 3,0);
        tracep->declBit(c+6965,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+26405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+6966,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+6967,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+26406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+6968,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+6969,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+6970,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declBus(c+6971,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(0) id", false,-1, 3,0);
        tracep->declQuad(c+6972,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+6974,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+6975,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(0) last", false,-1);
        tracep->declBus(c+6976,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+6977,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(1) id", false,-1, 3,0);
        tracep->declQuad(c+6978,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+6980,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+6981,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(1) last", false,-1);
        tracep->declBus(c+6982,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+6983,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(2) id", false,-1, 3,0);
        tracep->declQuad(c+6984,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(2) data", false,-1, 63,0);
        tracep->declBus(c+6986,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(2) resp", false,-1, 1,0);
        tracep->declBit(c+6987,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(2) last", false,-1);
        tracep->declBus(c+6988,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(2) user", false,-1, 0,0);
        tracep->declBus(c+6989,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(3) id", false,-1, 3,0);
        tracep->declQuad(c+6990,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(3) data", false,-1, 63,0);
        tracep->declBus(c+6992,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(3) resp", false,-1, 1,0);
        tracep->declBit(c+6993,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(3) last", false,-1);
        tracep->declBus(c+6994,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(3) user", false,-1, 0,0);
        tracep->declBus(c+6995,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(4) id", false,-1, 3,0);
        tracep->declQuad(c+6996,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(4) data", false,-1, 63,0);
        tracep->declBus(c+6998,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(4) resp", false,-1, 1,0);
        tracep->declBit(c+6999,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(4) last", false,-1);
        tracep->declBus(c+7000,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(4) user", false,-1, 0,0);
        tracep->declBus(c+7001,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(5) id", false,-1, 3,0);
        tracep->declQuad(c+7002,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(5) data", false,-1, 63,0);
        tracep->declBus(c+7004,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(5) resp", false,-1, 1,0);
        tracep->declBit(c+7005,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(5) last", false,-1);
        tracep->declBus(c+7006,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(5) user", false,-1, 0,0);
        tracep->declBus(c+7007,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(6) id", false,-1, 3,0);
        tracep->declQuad(c+7008,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(6) data", false,-1, 63,0);
        tracep->declBus(c+7010,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(6) resp", false,-1, 1,0);
        tracep->declBit(c+7011,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(6) last", false,-1);
        tracep->declBus(c+7012,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(6) user", false,-1, 0,0);
        tracep->declBus(c+7013,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(7) id", false,-1, 3,0);
        tracep->declQuad(c+7014,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(7) data", false,-1, 63,0);
        tracep->declBus(c+7016,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(7) resp", false,-1, 1,0);
        tracep->declBit(c+7017,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(7) last", false,-1);
        tracep->declBus(c+7018,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(7) user", false,-1, 0,0);
        tracep->declBus(c+7019,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(8) id", false,-1, 3,0);
        tracep->declQuad(c+7020,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(8) data", false,-1, 63,0);
        tracep->declBus(c+7022,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(8) resp", false,-1, 1,0);
        tracep->declBit(c+7023,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(8) last", false,-1);
        tracep->declBus(c+7024,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(8) user", false,-1, 0,0);
        tracep->declBus(c+7025,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(9) id", false,-1, 3,0);
        tracep->declQuad(c+7026,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(9) data", false,-1, 63,0);
        tracep->declBus(c+7028,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(9) resp", false,-1, 1,0);
        tracep->declBit(c+7029,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(9) last", false,-1);
        tracep->declBus(c+7030,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(9) user", false,-1, 0,0);
        tracep->declBus(c+7031,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(10) id", false,-1, 3,0);
        tracep->declQuad(c+7032,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(10) data", false,-1, 63,0);
        tracep->declBus(c+7034,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(10) resp", false,-1, 1,0);
        tracep->declBit(c+7035,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(10) last", false,-1);
        tracep->declBus(c+7036,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans(10) user", false,-1, 0,0);
        tracep->declBus(c+7037,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_valids", false,-1, 10,0);
        tracep->declBus(c+7038,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_readies", false,-1, 10,0);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan user", false,-1, 0,0);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in_flat aw_select", false,-1, 3,0);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_out_flat aw_select", false,-1, 3,0);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in_flat ar_select", false,-1, 3,0);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_out_flat ar_select", false,-1, 3,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i aw_select", false,-1, 3,0);
        tracep->declBit(c+25278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o aw_select", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+6900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_i aw_select", false,-1, 3,0);
        tracep->declBit(c+25278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+6900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+6886,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan id", false,-1, 3,0);
        tracep->declQuad(c+6887,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+6889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan len", false,-1, 7,0);
        tracep->declBus(c+6890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan size", false,-1, 2,0);
        tracep->declBus(c+6891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+6892,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan lock", false,-1);
        tracep->declBus(c+6893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+6894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+6895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+6896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan region", false,-1, 3,0);
        tracep->declBus(c+6897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+6898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_chan user", false,-1, 0,0);
        tracep->declBus(c+6899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg spill_register_flushable_i data_o aw_select", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7046,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+6901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_mst_select_o", false,-1, 3,0);
        tracep->declBit(c+6902,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+26400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7046,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+7047,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_mst_select_i", false,-1, 3,0);
        tracep->declBit(c+6903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7048,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+25283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+32890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+26407,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(0)", false,-1, 3,0);
        tracep->declBus(c+26408,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(1)", false,-1, 3,0);
        tracep->declBus(c+26409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(2)", false,-1, 3,0);
        tracep->declBus(c+26410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(3)", false,-1, 3,0);
        tracep->declBus(c+26411,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(4)", false,-1, 3,0);
        tracep->declBus(c+26412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(5)", false,-1, 3,0);
        tracep->declBus(c+26413,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(6)", false,-1, 3,0);
        tracep->declBus(c+26414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(7)", false,-1, 3,0);
        tracep->declBus(c+26415,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(8)", false,-1, 3,0);
        tracep->declBus(c+26416,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(9)", false,-1, 3,0);
        tracep->declBus(c+26417,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(10)", false,-1, 3,0);
        tracep->declBus(c+26418,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(11)", false,-1, 3,0);
        tracep->declBus(c+26419,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(12)", false,-1, 3,0);
        tracep->declBus(c+26420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(13)", false,-1, 3,0);
        tracep->declBus(c+26421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(14)", false,-1, 3,0);
        tracep->declBus(c+26422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter mst_select_q(15)", false,-1, 3,0);
        tracep->declBus(c+7049,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter push_en", false,-1, 15,0);
        tracep->declBus(c+32891,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter inject_en", false,-1, 15,0);
        tracep->declBus(c+7050,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter pop_en", false,-1, 15,0);
        tracep->declBus(c+26423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter occupied", false,-1, 15,0);
        tracep->declBus(c+26424,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter cnt_full", false,-1, 15,0);
        tracep->declBit(c+7051,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7052,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+26425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7053,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7054,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7055,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+26427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7056,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+7057,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+7058,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+26429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+7059,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+7060,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+7061,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+26431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+7062,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+7063,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+7064,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+26433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+7065,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+7066,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+7067,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+26435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+7068,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+7069,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+7070,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+26437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+7071,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+7072,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+7073,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+26439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+7074,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+7075,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+7076,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+26441,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+7077,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+7078,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+7079,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+26443,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+7080,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+7081,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+7082,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+26445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+7083,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26446,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+7084,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+7085,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+26447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+7086,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26448,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+7087,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+7088,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+26449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+7089,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+7090,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+7091,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+26451,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+7092,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+7093,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+7094,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+26453,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+7095,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+7096,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+7097,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+26455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+7098,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26456,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7051,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7052,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7053,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7099,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7054,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7055,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7056,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26458,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7100,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7057,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7058,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7059,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7101,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7060,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7061,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7062,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7102,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7063,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7064,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7065,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26461,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7103,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7066,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7067,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7068,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7104,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7069,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7070,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7071,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26463,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7105,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7072,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7073,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7074,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7106,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7075,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7076,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7077,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26441,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7107,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7078,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7079,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7080,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26443,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26466,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7108,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7081,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7082,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7083,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26446,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7109,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7084,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7085,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7086,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26448,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26468,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7110,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7087,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7088,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7089,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7111,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7090,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7091,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7092,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26451,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7112,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7093,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7094,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7095,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26453,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26471,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7113,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7096,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7097,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7098,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26456,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7114,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_aw_id_counter i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26402,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26473,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7047,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+6903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+6905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7115,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7116,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26474,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7117,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7118,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7119,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+26477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+25279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+6910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+25279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+6910,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+25240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+25242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+25243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+25244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_i id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_o id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 3,0);
        tracep->declBus(c+6944,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux req_i", false,-1, 10,0);
        tracep->declBus(c+6945,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 10,0);
        tracep->declBus(c+6911,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(0) id", false,-1, 3,0);
        tracep->declBus(c+6912,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+6913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+6914,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(1) id", false,-1, 3,0);
        tracep->declBus(c+6915,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(1) resp", false,-1, 1,0);
        tracep->declBus(c+6916,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(1) user", false,-1, 0,0);
        tracep->declBus(c+6917,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(2) id", false,-1, 3,0);
        tracep->declBus(c+6918,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(2) resp", false,-1, 1,0);
        tracep->declBus(c+6919,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(2) user", false,-1, 0,0);
        tracep->declBus(c+6920,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(3) id", false,-1, 3,0);
        tracep->declBus(c+6921,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(3) resp", false,-1, 1,0);
        tracep->declBus(c+6922,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(3) user", false,-1, 0,0);
        tracep->declBus(c+6923,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(4) id", false,-1, 3,0);
        tracep->declBus(c+6924,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(4) resp", false,-1, 1,0);
        tracep->declBus(c+6925,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(4) user", false,-1, 0,0);
        tracep->declBus(c+6926,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(5) id", false,-1, 3,0);
        tracep->declBus(c+6927,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(5) resp", false,-1, 1,0);
        tracep->declBus(c+6928,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(5) user", false,-1, 0,0);
        tracep->declBus(c+6929,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(6) id", false,-1, 3,0);
        tracep->declBus(c+6930,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(6) resp", false,-1, 1,0);
        tracep->declBus(c+6931,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(6) user", false,-1, 0,0);
        tracep->declBus(c+6932,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(7) id", false,-1, 3,0);
        tracep->declBus(c+6933,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(7) resp", false,-1, 1,0);
        tracep->declBus(c+6934,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(7) user", false,-1, 0,0);
        tracep->declBus(c+6935,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(8) id", false,-1, 3,0);
        tracep->declBus(c+6936,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(8) resp", false,-1, 1,0);
        tracep->declBus(c+6937,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(8) user", false,-1, 0,0);
        tracep->declBus(c+6938,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(9) id", false,-1, 3,0);
        tracep->declBus(c+6939,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(9) resp", false,-1, 1,0);
        tracep->declBus(c+6940,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(9) user", false,-1, 0,0);
        tracep->declBus(c+6941,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(10) id", false,-1, 3,0);
        tracep->declBus(c+6942,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(10) resp", false,-1, 1,0);
        tracep->declBus(c+6943,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i(10) user", false,-1, 0,0);
        tracep->declBit(c+6949,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+25280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_o id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_o resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_o user", false,-1, 0,0);
        tracep->declBus(c+7120,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7121,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7122,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7123,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7124,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7125,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7126,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7127,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7128,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7129,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7130,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7131,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7132,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7133,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7134,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7135,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+6946,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) id", false,-1, 3,0);
        tracep->declBus(c+6947,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) resp", false,-1, 1,0);
        tracep->declBus(c+6948,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+7136,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) id", false,-1, 3,0);
        tracep->declBus(c+7137,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) resp", false,-1, 1,0);
        tracep->declBus(c+7138,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(1) user", false,-1, 0,0);
        tracep->declBus(c+7139,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) id", false,-1, 3,0);
        tracep->declBus(c+7140,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) resp", false,-1, 1,0);
        tracep->declBus(c+7141,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(2) user", false,-1, 0,0);
        tracep->declBus(c+7142,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) id", false,-1, 3,0);
        tracep->declBus(c+7143,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) resp", false,-1, 1,0);
        tracep->declBus(c+7144,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(3) user", false,-1, 0,0);
        tracep->declBus(c+7145,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) id", false,-1, 3,0);
        tracep->declBus(c+7146,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) resp", false,-1, 1,0);
        tracep->declBus(c+7147,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(4) user", false,-1, 0,0);
        tracep->declBus(c+7148,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) id", false,-1, 3,0);
        tracep->declBus(c+7149,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) resp", false,-1, 1,0);
        tracep->declBus(c+7150,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(5) user", false,-1, 0,0);
        tracep->declBus(c+7151,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) id", false,-1, 3,0);
        tracep->declBus(c+7152,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) resp", false,-1, 1,0);
        tracep->declBus(c+7153,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(6) user", false,-1, 0,0);
        tracep->declBus(c+7154,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) id", false,-1, 3,0);
        tracep->declBus(c+7155,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) resp", false,-1, 1,0);
        tracep->declBus(c+7156,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(7) user", false,-1, 0,0);
        tracep->declBus(c+7157,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) id", false,-1, 3,0);
        tracep->declBus(c+7158,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) resp", false,-1, 1,0);
        tracep->declBus(c+7159,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(8) user", false,-1, 0,0);
        tracep->declBus(c+7160,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) id", false,-1, 3,0);
        tracep->declBus(c+7161,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) resp", false,-1, 1,0);
        tracep->declBus(c+7162,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(9) user", false,-1, 0,0);
        tracep->declBus(c+7163,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) id", false,-1, 3,0);
        tracep->declBus(c+7164,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) resp", false,-1, 1,0);
        tracep->declBus(c+7165,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(10) user", false,-1, 0,0);
        tracep->declBus(c+7166,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) id", false,-1, 3,0);
        tracep->declBus(c+7167,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) resp", false,-1, 1,0);
        tracep->declBus(c+7168,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(11) user", false,-1, 0,0);
        tracep->declBus(c+7169,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) id", false,-1, 3,0);
        tracep->declBus(c+7170,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) resp", false,-1, 1,0);
        tracep->declBus(c+7171,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(12) user", false,-1, 0,0);
        tracep->declBus(c+7172,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) id", false,-1, 3,0);
        tracep->declBus(c+7173,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) resp", false,-1, 1,0);
        tracep->declBus(c+7174,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(13) user", false,-1, 0,0);
        tracep->declBus(c+7175,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) id", false,-1, 3,0);
        tracep->declBus(c+7176,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) resp", false,-1, 1,0);
        tracep->declBus(c+7177,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes(14) user", false,-1, 0,0);
        tracep->declBus(c+7178,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+7179,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+26478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+7180,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 10,0);
        tracep->declBus(c+32422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+25284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26480,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 10,0);
        tracep->declBus(c+7181,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 10,0);
        tracep->declBus(c+7182,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 10,0);
        tracep->declBus(c+7183,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+7184,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+7185,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+7186,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32914,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7187,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7188,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7189,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7190,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7191,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7192,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+7193,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+32896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+7194,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7195,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7196,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+7197,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+7198,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+32901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+32915,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+32521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+32903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+32916,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+32905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+32917,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+32907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+32908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7181,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 10,0);
        tracep->declBus(c+7183,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+7186,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+65,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+66,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+67,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+68,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+69,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+70,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+71,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+72,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+73,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+74,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+75,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+7199,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+7200,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7201,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7202,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7203,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7204,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7205,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7206,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7207,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7208,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7209,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7210,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7211,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7212,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7213,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7214,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+7215,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+7216,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7182,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 10,0);
        tracep->declBus(c+7184,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+7217,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+76,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+77,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+78,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+79,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+80,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+81,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+82,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+83,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+84,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+85,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+86,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+7218,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+7219,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7220,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7221,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7222,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7223,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7224,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7225,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7226,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7227,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7228,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7229,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7230,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7231,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7232,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7233,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+7234,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+7235,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+25281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i ar_select", false,-1, 3,0);
        tracep->declBit(c+25281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o ar_select", false,-1, 3,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+25281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+6963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_i ar_select", false,-1, 3,0);
        tracep->declBit(c+25281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+6963,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+6950,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan id", false,-1, 3,0);
        tracep->declQuad(c+6951,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+6953,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan len", false,-1, 7,0);
        tracep->declBus(c+6954,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan size", false,-1, 2,0);
        tracep->declBus(c+6955,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+6956,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan lock", false,-1);
        tracep->declBus(c+6957,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+6958,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+6959,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+6960,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan region", false,-1, 3,0);
        tracep->declBus(c+6961,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_chan user", false,-1, 0,0);
        tracep->declBus(c+6962,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg spill_register_flushable_i data_o ar_select", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+6964,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_mst_select_o", false,-1, 3,0);
        tracep->declBit(c+6965,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+26405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7236,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_axi_id_i", false,-1, 3,0);
        tracep->declBus(c+7237,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_mst_select_i", false,-1, 3,0);
        tracep->declBit(c+6966,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7046,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+6904,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7238,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_axi_id_i", false,-1, 3,0);
        tracep->declBit(c+25285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+32890,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+26481,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(0)", false,-1, 3,0);
        tracep->declBus(c+26482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(1)", false,-1, 3,0);
        tracep->declBus(c+26483,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(2)", false,-1, 3,0);
        tracep->declBus(c+26484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(3)", false,-1, 3,0);
        tracep->declBus(c+26485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(4)", false,-1, 3,0);
        tracep->declBus(c+26486,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(5)", false,-1, 3,0);
        tracep->declBus(c+26487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(6)", false,-1, 3,0);
        tracep->declBus(c+26488,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(7)", false,-1, 3,0);
        tracep->declBus(c+26489,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(8)", false,-1, 3,0);
        tracep->declBus(c+26490,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(9)", false,-1, 3,0);
        tracep->declBus(c+26491,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(10)", false,-1, 3,0);
        tracep->declBus(c+26492,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(11)", false,-1, 3,0);
        tracep->declBus(c+26493,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(12)", false,-1, 3,0);
        tracep->declBus(c+26494,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(13)", false,-1, 3,0);
        tracep->declBus(c+26495,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(14)", false,-1, 3,0);
        tracep->declBus(c+26496,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter mst_select_q(15)", false,-1, 3,0);
        tracep->declBus(c+7239,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter push_en", false,-1, 15,0);
        tracep->declBus(c+7240,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter inject_en", false,-1, 15,0);
        tracep->declBus(c+7241,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter pop_en", false,-1, 15,0);
        tracep->declBus(c+26497,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter occupied", false,-1, 15,0);
        tracep->declBus(c+26498,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter cnt_full", false,-1, 15,0);
        tracep->declBit(c+7242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+26499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26500,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+26501,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+7248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+7249,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+26503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+7250,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+7251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+7252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+26505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+7253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+7254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+7255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+26507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+7256,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26508,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+7257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+7258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+26509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+7259,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+7260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+7261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+26511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+7262,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+7263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+7264,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+26513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+7265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+7266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+7267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+26515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+7268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+7269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+7270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+26517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+7271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+7272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+7273,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+26519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+7274,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+7275,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+7276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+26521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+7277,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26522,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+7278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+7279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+26523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+7280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+7281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+7282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+26525,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+7283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26526,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+7284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+7285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+26527,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+7286,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26528,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+7287,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+7288,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+26529,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+7289,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+26530,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7242,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7243,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7244,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26500,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26531,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7290,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7245,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7246,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7247,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26501,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26532,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7291,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7248,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7249,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7250,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26533,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7292,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7251,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7252,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7253,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26534,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7293,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7254,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7255,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7256,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26508,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26535,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7294,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7257,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7258,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7259,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7295,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7260,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7261,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7262,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26537,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7296,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7263,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7264,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7265,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26538,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7297,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7266,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7267,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7268,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26539,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7298,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7269,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7270,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7271,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26540,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7299,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7272,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7273,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7274,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26541,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7300,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7275,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7276,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7277,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26522,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26542,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7301,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7278,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7279,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7280,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26543,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7302,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7281,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7283,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26526,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26525,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26544,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7303,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7284,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7285,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7286,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26528,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26527,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26545,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7304,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7287,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7288,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7289,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+26530,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+26529,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+26546,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7305,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux gen_ar_id_counter i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+32578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 3,0);
        tracep->declBus(c+7037,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux req_i", false,-1, 10,0);
        tracep->declBus(c+7038,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 10,0);
        tracep->declBus(c+6971,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+6972,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(0) data", false,-1, 63,0);
        tracep->declBus(c+6974,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+6975,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(0) last", false,-1);
        tracep->declBus(c+6976,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+6977,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(1) id", false,-1, 3,0);
        tracep->declQuad(c+6978,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(1) data", false,-1, 63,0);
        tracep->declBus(c+6980,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(1) resp", false,-1, 1,0);
        tracep->declBit(c+6981,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(1) last", false,-1);
        tracep->declBus(c+6982,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(1) user", false,-1, 0,0);
        tracep->declBus(c+6983,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(2) id", false,-1, 3,0);
        tracep->declQuad(c+6984,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(2) data", false,-1, 63,0);
        tracep->declBus(c+6986,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(2) resp", false,-1, 1,0);
        tracep->declBit(c+6987,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(2) last", false,-1);
        tracep->declBus(c+6988,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(2) user", false,-1, 0,0);
        tracep->declBus(c+6989,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(3) id", false,-1, 3,0);
        tracep->declQuad(c+6990,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(3) data", false,-1, 63,0);
        tracep->declBus(c+6992,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(3) resp", false,-1, 1,0);
        tracep->declBit(c+6993,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(3) last", false,-1);
        tracep->declBus(c+6994,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(3) user", false,-1, 0,0);
        tracep->declBus(c+6995,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(4) id", false,-1, 3,0);
        tracep->declQuad(c+6996,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(4) data", false,-1, 63,0);
        tracep->declBus(c+6998,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(4) resp", false,-1, 1,0);
        tracep->declBit(c+6999,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(4) last", false,-1);
        tracep->declBus(c+7000,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(4) user", false,-1, 0,0);
        tracep->declBus(c+7001,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(5) id", false,-1, 3,0);
        tracep->declQuad(c+7002,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(5) data", false,-1, 63,0);
        tracep->declBus(c+7004,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(5) resp", false,-1, 1,0);
        tracep->declBit(c+7005,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(5) last", false,-1);
        tracep->declBus(c+7006,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(5) user", false,-1, 0,0);
        tracep->declBus(c+7007,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(6) id", false,-1, 3,0);
        tracep->declQuad(c+7008,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(6) data", false,-1, 63,0);
        tracep->declBus(c+7010,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(6) resp", false,-1, 1,0);
        tracep->declBit(c+7011,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(6) last", false,-1);
        tracep->declBus(c+7012,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(6) user", false,-1, 0,0);
        tracep->declBus(c+7013,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(7) id", false,-1, 3,0);
        tracep->declQuad(c+7014,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(7) data", false,-1, 63,0);
        tracep->declBus(c+7016,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(7) resp", false,-1, 1,0);
        tracep->declBit(c+7017,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(7) last", false,-1);
        tracep->declBus(c+7018,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(7) user", false,-1, 0,0);
        tracep->declBus(c+7019,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(8) id", false,-1, 3,0);
        tracep->declQuad(c+7020,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(8) data", false,-1, 63,0);
        tracep->declBus(c+7022,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(8) resp", false,-1, 1,0);
        tracep->declBit(c+7023,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(8) last", false,-1);
        tracep->declBus(c+7024,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(8) user", false,-1, 0,0);
        tracep->declBus(c+7025,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(9) id", false,-1, 3,0);
        tracep->declQuad(c+7026,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(9) data", false,-1, 63,0);
        tracep->declBus(c+7028,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(9) resp", false,-1, 1,0);
        tracep->declBit(c+7029,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(9) last", false,-1);
        tracep->declBus(c+7030,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(9) user", false,-1, 0,0);
        tracep->declBus(c+7031,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(10) id", false,-1, 3,0);
        tracep->declQuad(c+7032,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(10) data", false,-1, 63,0);
        tracep->declBus(c+7034,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(10) resp", false,-1, 1,0);
        tracep->declBit(c+7035,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(10) last", false,-1);
        tracep->declBus(c+7036,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i(10) user", false,-1, 0,0);
        tracep->declBit(c+7045,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+25282,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o user", false,-1, 0,0);
        tracep->declBus(c+7306,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 3,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7307,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7308,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7309,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7310,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7311,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7312,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7313,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7314,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7315,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7316,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7317,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7318,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7319,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7320,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7321,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+7039,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) id", false,-1, 3,0);
        tracep->declQuad(c+7040,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) data", false,-1, 63,0);
        tracep->declBus(c+7042,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) resp", false,-1, 1,0);
        tracep->declBit(c+7043,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) last", false,-1);
        tracep->declBus(c+7044,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+7322,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) id", false,-1, 3,0);
        tracep->declQuad(c+7323,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) data", false,-1, 63,0);
        tracep->declBus(c+7325,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) resp", false,-1, 1,0);
        tracep->declBit(c+7326,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) last", false,-1);
        tracep->declBus(c+7327,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(1) user", false,-1, 0,0);
        tracep->declBus(c+7328,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) id", false,-1, 3,0);
        tracep->declQuad(c+7329,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) data", false,-1, 63,0);
        tracep->declBus(c+7331,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) resp", false,-1, 1,0);
        tracep->declBit(c+7332,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) last", false,-1);
        tracep->declBus(c+7333,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(2) user", false,-1, 0,0);
        tracep->declBus(c+7334,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) id", false,-1, 3,0);
        tracep->declQuad(c+7335,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) data", false,-1, 63,0);
        tracep->declBus(c+7337,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) resp", false,-1, 1,0);
        tracep->declBit(c+7338,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) last", false,-1);
        tracep->declBus(c+7339,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(3) user", false,-1, 0,0);
        tracep->declBus(c+7340,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) id", false,-1, 3,0);
        tracep->declQuad(c+7341,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) data", false,-1, 63,0);
        tracep->declBus(c+7343,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) resp", false,-1, 1,0);
        tracep->declBit(c+7344,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) last", false,-1);
        tracep->declBus(c+7345,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(4) user", false,-1, 0,0);
        tracep->declBus(c+7346,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) id", false,-1, 3,0);
        tracep->declQuad(c+7347,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) data", false,-1, 63,0);
        tracep->declBus(c+7349,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) resp", false,-1, 1,0);
        tracep->declBit(c+7350,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) last", false,-1);
        tracep->declBus(c+7351,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(5) user", false,-1, 0,0);
        tracep->declBus(c+7352,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) id", false,-1, 3,0);
        tracep->declQuad(c+7353,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) data", false,-1, 63,0);
        tracep->declBus(c+7355,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) resp", false,-1, 1,0);
        tracep->declBit(c+7356,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) last", false,-1);
        tracep->declBus(c+7357,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(6) user", false,-1, 0,0);
        tracep->declBus(c+7358,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) id", false,-1, 3,0);
        tracep->declQuad(c+7359,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) data", false,-1, 63,0);
        tracep->declBus(c+7361,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) resp", false,-1, 1,0);
        tracep->declBit(c+7362,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) last", false,-1);
        tracep->declBus(c+7363,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(7) user", false,-1, 0,0);
        tracep->declBus(c+7364,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) id", false,-1, 3,0);
        tracep->declQuad(c+7365,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) data", false,-1, 63,0);
        tracep->declBus(c+7367,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) resp", false,-1, 1,0);
        tracep->declBit(c+7368,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) last", false,-1);
        tracep->declBus(c+7369,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(8) user", false,-1, 0,0);
        tracep->declBus(c+7370,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) id", false,-1, 3,0);
        tracep->declQuad(c+7371,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) data", false,-1, 63,0);
        tracep->declBus(c+7373,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) resp", false,-1, 1,0);
        tracep->declBit(c+7374,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) last", false,-1);
        tracep->declBus(c+7375,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(9) user", false,-1, 0,0);
        tracep->declBus(c+7376,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) id", false,-1, 3,0);
        tracep->declQuad(c+7377,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) data", false,-1, 63,0);
        tracep->declBus(c+7379,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) resp", false,-1, 1,0);
        tracep->declBit(c+7380,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) last", false,-1);
        tracep->declBus(c+7381,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(10) user", false,-1, 0,0);
        tracep->declBus(c+7382,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) id", false,-1, 3,0);
        tracep->declQuad(c+7383,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) data", false,-1, 63,0);
        tracep->declBus(c+7385,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) resp", false,-1, 1,0);
        tracep->declBit(c+7386,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) last", false,-1);
        tracep->declBus(c+7387,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(11) user", false,-1, 0,0);
        tracep->declBus(c+7388,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) id", false,-1, 3,0);
        tracep->declQuad(c+7389,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) data", false,-1, 63,0);
        tracep->declBus(c+7391,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) resp", false,-1, 1,0);
        tracep->declBit(c+7392,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) last", false,-1);
        tracep->declBus(c+7393,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(12) user", false,-1, 0,0);
        tracep->declBus(c+7394,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) id", false,-1, 3,0);
        tracep->declQuad(c+7395,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) data", false,-1, 63,0);
        tracep->declBus(c+7397,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) resp", false,-1, 1,0);
        tracep->declBit(c+7398,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) last", false,-1);
        tracep->declBus(c+7399,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(13) user", false,-1, 0,0);
        tracep->declBus(c+7400,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) id", false,-1, 3,0);
        tracep->declQuad(c+7401,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) data", false,-1, 63,0);
        tracep->declBus(c+7403,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) resp", false,-1, 1,0);
        tracep->declBit(c+7404,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) last", false,-1);
        tracep->declBus(c+7405,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes(14) user", false,-1, 0,0);
        tracep->declBus(c+7406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+7407,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+26547,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+7408,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 10,0);
        tracep->declBus(c+32423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+25286,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26548,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26549,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 10,0);
        tracep->declBus(c+7409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 10,0);
        tracep->declBus(c+7410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 10,0);
        tracep->declBus(c+7411,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+7412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+7413,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+7414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32918,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7415,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7416,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7417,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7418,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7419,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7420,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+7421,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+32896,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+7422,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+32894,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32898,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+7423,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+32899,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+7424,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+32895,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+32536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+7425,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+32888,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+32900,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+7426,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+32901,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+32919,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+32521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+32903,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+32920,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+32897,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+32905,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+32921,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+32907,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+32908,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7409,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 10,0);
        tracep->declBus(c+7411,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+7414,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+87,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+88,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+89,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+90,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+91,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+92,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+93,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+94,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+95,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+96,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+97,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+7427,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+7428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7431,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7433,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7435,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7436,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7437,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7438,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7439,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7440,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7441,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7442,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+7443,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+7444,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 10,0);
        tracep->declBus(c+7412,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+7445,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+98,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 3,0);
        tracep->declBus(c+99,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 3,0);
        tracep->declBus(c+100,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 3,0);
        tracep->declBus(c+101,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 3,0);
        tracep->declBus(c+102,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 3,0);
        tracep->declBus(c+103,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(5)", false,-1, 3,0);
        tracep->declBus(c+104,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(6)", false,-1, 3,0);
        tracep->declBus(c+105,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(7)", false,-1, 3,0);
        tracep->declBus(c+106,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(8)", false,-1, 3,0);
        tracep->declBus(c+107,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(9)", false,-1, 3,0);
        tracep->declBus(c+108,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(10)", false,-1, 3,0);
        tracep->declBus(c+7446,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declBus(c+7447,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 3,0);
        tracep->declBus(c+7448,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 3,0);
        tracep->declBus(c+7449,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 3,0);
        tracep->declBus(c+7450,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 3,0);
        tracep->declBus(c+7451,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 3,0);
        tracep->declBus(c+7452,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 3,0);
        tracep->declBus(c+7453,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 3,0);
        tracep->declBus(c+7454,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 3,0);
        tracep->declBus(c+7455,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(8)", false,-1, 3,0);
        tracep->declBus(c+7456,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(9)", false,-1, 3,0);
        tracep->declBus(c+7457,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(10)", false,-1, 3,0);
        tracep->declBus(c+7458,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(11)", false,-1, 3,0);
        tracep->declBus(c+7459,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(12)", false,-1, 3,0);
        tracep->declBus(c+7460,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(13)", false,-1, 3,0);
        tracep->declBus(c+7461,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(14)", false,-1, 3,0);
        tracep->declBus(c+7462,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(15)", false,-1, 3,0);
        tracep->declBus(c+7463,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 10,0);
        tracep->declBus(c+32889,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32913,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+32429,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+32868,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv test_i", false,-1);
        tracep->declBus(c+4060,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+4061,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+4063,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+4064,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+4065,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+4066,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw lock", false,-1);
        tracep->declBus(c+4067,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+4068,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+4069,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+4070,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+4071,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+4072,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+4073,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+4074,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+4076,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+4077,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i w last", false,-1);
        tracep->declBus(c+4078,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+4079,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i w_valid", false,-1);
        tracep->declBit(c+4080,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i b_ready", false,-1);
        tracep->declBus(c+4081,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+4082,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+4084,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+4085,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+4086,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+4087,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar lock", false,-1);
        tracep->declBus(c+4088,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+4089,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+4090,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+4091,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+4092,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+4093,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i ar_valid", false,-1);
        tracep->declBit(c+4094,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i r_ready", false,-1);
        tracep->declBit(c+7464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+7465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+7466,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o w_ready", false,-1);
        tracep->declBit(c+7467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o b_valid", false,-1);
        tracep->declBus(c+7468,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+7469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+7470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+7471,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r_valid", false,-1);
        tracep->declBus(c+7472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+7473,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+7475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+7476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r last", false,-1);
        tracep->declBus(c+7477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+7478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw id", false,-1, 3,0);
        tracep->declQuad(c+7479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw addr", false,-1, 63,0);
        tracep->declBus(c+7481,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw len", false,-1, 7,0);
        tracep->declBus(c+7482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw size", false,-1, 2,0);
        tracep->declBus(c+7483,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw burst", false,-1, 1,0);
        tracep->declBit(c+7484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw lock", false,-1);
        tracep->declBus(c+7485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw cache", false,-1, 3,0);
        tracep->declBus(c+7486,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw prot", false,-1, 2,0);
        tracep->declBus(c+7487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw qos", false,-1, 3,0);
        tracep->declBus(c+7488,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw region", false,-1, 3,0);
        tracep->declBus(c+7489,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw atop", false,-1, 5,0);
        tracep->declBus(c+7490,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw user", false,-1, 0,0);
        tracep->declBit(c+7491,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req aw_valid", false,-1);
        tracep->declQuad(c+7492,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req w data", false,-1, 63,0);
        tracep->declBus(c+7494,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req w strb", false,-1, 7,0);
        tracep->declBit(c+7495,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req w last", false,-1);
        tracep->declBus(c+7496,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req w user", false,-1, 0,0);
        tracep->declBit(c+7497,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req w_valid", false,-1);
        tracep->declBit(c+7498,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req b_ready", false,-1);
        tracep->declBus(c+7499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar id", false,-1, 3,0);
        tracep->declQuad(c+7500,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar addr", false,-1, 63,0);
        tracep->declBus(c+7502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar len", false,-1, 7,0);
        tracep->declBus(c+7503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar size", false,-1, 2,0);
        tracep->declBus(c+7504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar burst", false,-1, 1,0);
        tracep->declBit(c+7505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar lock", false,-1);
        tracep->declBus(c+7506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar cache", false,-1, 3,0);
        tracep->declBus(c+7507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar prot", false,-1, 2,0);
        tracep->declBus(c+7508,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar qos", false,-1, 3,0);
        tracep->declBus(c+7509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar region", false,-1, 3,0);
        tracep->declBus(c+7510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar user", false,-1, 0,0);
        tracep->declBit(c+7511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req ar_valid", false,-1);
        tracep->declBit(c+7512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req r_ready", false,-1);
        tracep->declBit(c+16839,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp aw_ready", false,-1);
        tracep->declBit(c+16840,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp ar_ready", false,-1);
        tracep->declBit(c+16841,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp w_ready", false,-1);
        tracep->declBit(c+16842,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp b_valid", false,-1);
        tracep->declBus(c+16843,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp b id", false,-1, 3,0);
        tracep->declBus(c+16844,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp b resp", false,-1, 1,0);
        tracep->declBus(c+16845,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp b user", false,-1, 0,0);
        tracep->declBit(c+16846,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r_valid", false,-1);
        tracep->declBus(c+16847,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r id", false,-1, 3,0);
        tracep->declQuad(c+16848,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r data", false,-1, 63,0);
        tracep->declBus(c+16850,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r resp", false,-1, 1,0);
        tracep->declBit(c+16851,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r last", false,-1);
        tracep->declBus(c+16852,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp r user", false,-1, 0,0);
        tracep->declBit(c+26550,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_data", false,-1, 3,0);
        tracep->declBit(c+26551,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+26552,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+26553,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_data", false,-1, 3,0);
        tracep->declBus(c+7519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_inp id", false,-1, 3,0);
        tracep->declBus(c+7520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_inp len", false,-1, 7,0);
        tracep->declBit(c+26554,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+26555,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7522,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+26556,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_data id", false,-1, 3,0);
        tracep->declBus(c+26557,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_data len", false,-1, 7,0);
        tracep->declBit(c+7523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+26558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+26559,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7525,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+26560,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7526,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26550,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7513,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7527,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+7514,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+7515,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7528,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7529,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26562,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7530,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26563,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7531,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+26564,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7532,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+7533,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n(1)", false,-1, 3,0);
        tracep->declBus(c+7534,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n(2)", false,-1, 3,0);
        tracep->declBus(c+7535,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n(3)", false,-1, 3,0);
        tracep->declBus(c+26565,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBus(c+26566,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q(1)", false,-1, 3,0);
        tracep->declBus(c+26567,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q(2)", false,-1, 3,0);
        tracep->declBus(c+26568,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q(3)", false,-1, 3,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+26551,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+26552,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+26569,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+7517,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+26553,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+7518,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7536,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7537,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26570,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7538,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26571,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7539,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26572,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7540,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_n(0)", false,-1, 3,0);
        tracep->declBus(c+7541,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_n(1)", false,-1, 3,0);
        tracep->declBus(c+26573,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_q(0)", false,-1, 3,0);
        tracep->declBus(c+26574,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_q(1)", false,-1, 3,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+26554,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+26555,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+26575,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7519,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_i id", false,-1, 3,0);
        tracep->declBus(c+7520,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+7521,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+26556,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_o id", false,-1, 3,0);
        tracep->declBus(c+26557,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+7522,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7542,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7543,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7544,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+26577,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7545,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+26578,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7546,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(0) id", false,-1, 3,0);
        tracep->declBus(c+7547,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+7548,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(1) id", false,-1, 3,0);
        tracep->declBus(c+7549,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(1) len", false,-1, 7,0);
        tracep->declBus(c+7550,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(2) id", false,-1, 3,0);
        tracep->declBus(c+7551,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(2) len", false,-1, 7,0);
        tracep->declBus(c+7552,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(3) id", false,-1, 3,0);
        tracep->declBus(c+7553,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n(3) len", false,-1, 7,0);
        tracep->declBus(c+26579,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(0) id", false,-1, 3,0);
        tracep->declBus(c+26580,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+26581,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(1) id", false,-1, 3,0);
        tracep->declBus(c+26582,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(1) len", false,-1, 7,0);
        tracep->declBus(c+26583,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(2) id", false,-1, 3,0);
        tracep->declBus(c+26584,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(2) len", false,-1, 7,0);
        tracep->declBus(c+26585,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(3) id", false,-1, 3,0);
        tracep->declBus(c+26586,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q(3) len", false,-1, 7,0);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+26558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+26587,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+26559,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26588,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7523,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7524,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+26558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+32870,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+26587,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+26559,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+26588,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+26589,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7554,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declBus(c+4060,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw id", false,-1, 3,0);
        tracep->declQuad(c+4061,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+4063,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+4064,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+4065,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+4066,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw lock", false,-1);
        tracep->declBus(c+4067,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+4068,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+4069,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+4070,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+4071,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+4072,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+4073,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i aw_valid", false,-1);
        tracep->declQuad(c+4074,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i w data", false,-1, 63,0);
        tracep->declBus(c+4076,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+4077,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i w last", false,-1);
        tracep->declBus(c+4078,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i w user", false,-1, 0,0);
        tracep->declBit(c+4079,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i w_valid", false,-1);
        tracep->declBit(c+4080,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i b_ready", false,-1);
        tracep->declBus(c+4081,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar id", false,-1, 3,0);
        tracep->declQuad(c+4082,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+4084,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+4085,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+4086,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+4087,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar lock", false,-1);
        tracep->declBus(c+4088,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+4089,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+4090,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+4091,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+4092,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+4093,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i ar_valid", false,-1);
        tracep->declBit(c+4094,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i r_ready", false,-1);
        tracep->declBit(c+7464,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o aw_ready", false,-1);
        tracep->declBit(c+7465,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o ar_ready", false,-1);
        tracep->declBit(c+7466,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o w_ready", false,-1);
        tracep->declBit(c+7467,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b_valid", false,-1);
        tracep->declBus(c+7468,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b id", false,-1, 3,0);
        tracep->declBus(c+7469,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+7470,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+7471,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r_valid", false,-1);
        tracep->declBus(c+7472,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r id", false,-1, 3,0);
        tracep->declQuad(c+7473,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+7475,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+7476,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r last", false,-1);
        tracep->declBus(c+7477,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o r user", false,-1, 0,0);
        tracep->declBus(c+7478,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw id", false,-1, 3,0);
        tracep->declQuad(c+7479,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+7481,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+7482,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+7483,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+7484,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw lock", false,-1);
        tracep->declBus(c+7485,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+7486,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+7487,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+7488,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+7489,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+7490,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+7491,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+7492,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+7494,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+7495,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o w last", false,-1);
        tracep->declBus(c+7496,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+7497,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o w_valid", false,-1);
        tracep->declBit(c+7498,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o b_ready", false,-1);
        tracep->declBus(c+7499,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar id", false,-1, 3,0);
        tracep->declQuad(c+7500,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+7502,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+7503,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+7504,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+7505,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar lock", false,-1);
        tracep->declBus(c+7506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+7507,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+7508,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+7509,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+7510,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+7511,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o ar_valid", false,-1);
        tracep->declBit(c+7512,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o r_ready", false,-1);
        tracep->declBit(c+16839,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16840,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16841,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16842,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16843,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b id", false,-1, 3,0);
        tracep->declBus(c+16844,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16845,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16846,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16847,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r id", false,-1, 3,0);
        tracep->declQuad(c+16848,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16850,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16851,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r last", false,-1);
        tracep->declBus(c+16852,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32893,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+7555,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_d underflow", false,-1);
        tracep->declBus(c+7556,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_d cnt", false,-1, 2,0);
        tracep->declBit(c+26590,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_q underflow", false,-1);
        tracep->declBus(c+26591,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_q cnt", false,-1, 2,0);
        tracep->declBus(c+7557,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+26592,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7558,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+26593,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7559,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 3,0);
        tracep->declBus(c+26594,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 3,0);
        tracep->declBus(c+7560,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+26595,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push len", false,-1, 7,0);
        tracep->declBus(c+26596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop len", false,-1, 7,0);
        tracep->declBit(c+26597,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+26598,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7562,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+26599,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+26600,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7563,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7562,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+26599,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i len", false,-1, 7,0);
        tracep->declBit(c+26600,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7563,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+26596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o len", false,-1, 7,0);
        tracep->declBit(c+26601,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+26602,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+26602,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+26601,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+26603,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i len", false,-1, 7,0);
        tracep->declBit(c+7564,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+26596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o len", false,-1, 7,0);
        tracep->declBit(c+7565,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+26604,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26602,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26601,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26604,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7561,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i len", false,-1, 7,0);
        tracep->declBit(c+7564,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+26596,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o len", false,-1, 7,0);
        tracep->declBit(c+7565,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7566,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7567,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26605,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7568,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26606,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7569,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26607,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7570,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n(0) len", false,-1, 7,0);
        tracep->declBus(c+26608,"ariane_testharness i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q(0) len", false,-1, 7,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4403,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4409,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4413,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4414,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4415,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4416,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4422,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4423,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4424,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4425,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4427,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4435,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4436,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4437,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4438,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4439,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4441,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4444,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4451,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4457,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4467,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4470,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4471,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4472,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+7571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+7572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+7573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+7574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+7575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+7576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+7577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+7578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+7579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+7580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+7582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+7583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+7584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+7585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+7586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+7587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+7588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+7589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+7590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+7591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+7592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+7593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+7594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+7596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+7597,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+7598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+7599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+7600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+7602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+7603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+7604,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+7605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+7606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+7607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+7608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+7609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+7610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+7611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+7612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+7613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+7615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+7616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+7617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+7618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+7619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+7620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+7621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+7623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+7624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+7625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+7626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+7627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+7628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+7629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+7630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+7631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+7632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+7633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MstIdxBits", false,-1, 31,0);
    }
}

void Variane_testharness::traceInitSub4(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+7634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+7635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+7637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+7638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+7639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+7640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+7641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+7642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+7643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+7644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+7645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+7646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+7647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+7648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+7650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+7651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+7652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+7653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+7654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+7655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+7656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+7657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+7658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+7659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+7661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+7662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+7664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+7665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+7666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+7667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+7669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+7670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+7671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+7673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+7675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+7676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+7677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+7679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+7680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+7681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+7682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+7683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+7684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+7685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+7686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+7687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+7688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+7689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+7691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+7692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+7693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+7694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+7695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+7696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+7697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+7698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+7699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+7701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+7703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+7717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+7718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+7719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+7720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+7721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+7722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+7723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+7724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+7726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+7727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+7728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+7729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4403,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4409,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4413,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4414,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4415,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+7744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+7746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+7748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4424,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4425,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4427,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4435,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+7750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+7752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+7753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+7754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+7756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+7757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+7758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+7759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+7760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+7761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+7762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+7763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+7764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+7765,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+7744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+7746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+7748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+7766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+7767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+7769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+7770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+7771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+7772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+7773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+7774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+7775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+7776,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+7777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+7750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+7752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4438,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4439,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4441,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4444,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+7779,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+7781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+7783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4467,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4470,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+7785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+7787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+7788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+7789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+7791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+7792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+7793,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+7794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+7795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+7796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+7797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+7798,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+7799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+7800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+7779,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+7781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+7783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+7801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+7802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+7804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+7805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+7806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+7807,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+7808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+7809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+7810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+7811,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+7812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+7784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+7785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+7787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+7660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+7661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+7634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+7635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+7637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+7638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+7639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+7640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+7641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+7642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+7643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+7644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+7645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+7646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+7648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+7650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+7651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+7652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+7653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+7654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+7655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+7656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+7657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+7658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+7659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+7718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+7719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+7813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+7816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+7818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+7819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+7820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+7821,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+7822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+7823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+7824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+7825,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+7826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+7827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+7719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7829,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16862,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7833,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7833,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+109,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+110,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+7837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7838,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+7840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+111,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+112,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+7842,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7843,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+7845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7846,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7847,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7848,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7849,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7850,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7851,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+7717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+7717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+7717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+7704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+7705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+7707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+7708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+7709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+7710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+7711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+7712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+7713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+7714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+7715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+7716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+7726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+7727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+7728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+7729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+7726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+7727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+7728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+7729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+7724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+7726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+7727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+7728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+7729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+7724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+7726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+7727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+7728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+7700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+7701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+7676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+7677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+7679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+7680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+7681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+7682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+7683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+7684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+7685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+7686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+7687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+7689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+7691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+7692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+7693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+7694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+7695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+7696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+7697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+7698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+7699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+7852,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+7855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+7857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+7858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+7859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+7860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+7861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+7862,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+7863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+7864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+7865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7852,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+113,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+114,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+7874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+7877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+115,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+116,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+7879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+7881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+7882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+7742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+7730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+7731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+7733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+7734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+7735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+7736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+7737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+7738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+7739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+7740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+7741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4473,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4474,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4476,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4477,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4478,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4479,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4480,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4481,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4482,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4483,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4486,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4498,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4508,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4514,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4528,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4533,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4540,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+7883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+7884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+7885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+7886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+7887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+7888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+7889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+7890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+7891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+7892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+7894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+7895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+7896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+7897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+7898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+7899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+7900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+7901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+7902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+7903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+7904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+7905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+7906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+7908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+7909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+7910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+7911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+7912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+7914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+7915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+7916,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+7917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+7918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+7919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+7920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+7921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+7922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+7923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+7924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+7925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+7927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+7928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+7929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+7930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+7931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+7932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+7933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+7935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+7936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+7937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+7938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+7939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+7940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+7941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+7942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+7943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+7944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+7945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16706,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+7946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+7947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+7949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+7950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+7951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+7952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+7953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+7954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+7955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+7956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+7957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+7958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+7959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+7960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+7962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+7963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+7964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+7965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+7966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+7967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+7968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+7969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+7970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+7971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+7973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+7974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+7976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+7977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+7978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+7979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+7981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+7982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+7983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+7985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+7986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+7987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+7988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+7989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+7991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+7992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+7993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+7994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+7995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+7996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+7997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+7998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+7999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8000,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8001,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8003,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+8007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8011,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+8013,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+8015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+8029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+8030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+8031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+8032,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+8034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+8035,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+8036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+8038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+8039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+8040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+8041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4473,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4474,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4476,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4477,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4478,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4479,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4480,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4481,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4482,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4483,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8056,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4498,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8065,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8066,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8068,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8069,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8070,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8071,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8072,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8073,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8074,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8075,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8076,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8077,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8056,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8078,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8081,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8083,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8087,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8088,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8089,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4508,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4514,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8091,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4533,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4540,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8097,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8101,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8103,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8104,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8105,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8106,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8107,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8108,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8109,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8110,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8111,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8112,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8091,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8113,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8114,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8116,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8117,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8118,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8119,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8120,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8121,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8122,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8123,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8124,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8097,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+7972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+7973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+7946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+7947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+7949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+7950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+7951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+7952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+7953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+7954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+7955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+7956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+7957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+7958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+7959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+7960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+7962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+7963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+7964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+7965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+7966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+7967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+7968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+7969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+7970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+7971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+8031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8125,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8126,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8127,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8128,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8130,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8131,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8132,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8133,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8134,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8135,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8136,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8137,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8138,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+8139,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+8031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8140,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8141,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8142,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8145,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8147,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8125,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8145,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+117,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+118,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8149,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8150,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8151,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8152,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8153,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+119,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+120,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8154,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8155,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8156,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8157,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8158,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8035,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8159,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8160,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8161,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8162,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8163,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+8028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+8038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+8039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+8040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+8038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+8039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+8040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+8036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+8038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+8039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+8040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+8036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+8038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+8039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+8040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8013,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+7988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+7989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+7991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+7992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+7993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+7994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+7995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+7996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+7997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+7998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+7999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8000,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8001,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8003,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8011,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8164,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8165,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8166,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8167,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8169,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8170,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8171,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8172,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8173,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8174,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8175,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8176,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8177,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8178,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26636,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8179,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8182,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8184,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8164,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8182,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+121,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+122,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8186,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8187,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8188,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8189,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8190,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+123,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+124,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8191,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8192,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8193,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8194,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[1] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4562,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4563,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4597,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4604,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+8195,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+8196,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+8197,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+8198,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+8199,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+8200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+8201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+8202,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+8203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+8204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+8206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+8207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+8208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+8209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+8210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+8211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+8212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+8213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+8214,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+8215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+8216,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+8217,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+8218,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+8220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+8221,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+8222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+8223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+8224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+8226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+8227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+8228,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+8229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+8230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+8231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+8232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+8233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+8234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+8235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+8236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+8237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+8239,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+8240,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+8241,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+8242,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+8243,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+8244,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+8245,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+8247,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+8248,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+8249,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+8250,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+8251,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+8252,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+8253,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+8254,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+8255,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+8256,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+8257,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+8258,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8259,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8261,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8262,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8263,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+8265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8266,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+8270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+8278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8280,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8281,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+8283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+8285,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+8286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+8288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+8289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+8290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+8291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+8293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+8294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+8295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+8297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+8299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+8300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8303,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8304,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8305,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8306,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+8307,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8308,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8310,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8311,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8312,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8313,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8315,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8316,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8317,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8318,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+8319,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8320,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8321,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8322,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8323,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8324,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+8325,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8326,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+8327,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+8341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+8342,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+8343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+8344,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8345,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+8346,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+8347,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+8348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+8350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+8351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+8352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+8353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8367,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8368,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8369,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8370,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8371,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8372,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8373,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8374,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8375,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8376,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8377,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8378,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8380,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8381,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8382,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8383,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8384,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8385,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8386,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8387,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8388,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8389,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8367,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8368,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8369,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8370,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8371,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8372,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8390,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8391,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8393,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8394,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8395,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8396,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8397,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8398,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8399,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8400,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8401,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8373,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8374,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8375,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8376,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8402,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8403,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8405,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4604,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8409,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8413,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8415,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8416,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8418,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8422,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8423,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8424,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8402,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8403,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8405,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8425,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8426,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8435,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8436,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8409,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8285,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8258,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8259,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8261,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8262,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8263,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8266,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+8270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8280,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8281,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+8283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8342,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+8343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8437,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8438,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8439,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8440,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8444,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+8451,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+8343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8453,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8457,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8437,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8457,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+125,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+126,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8461,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+127,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+128,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8467,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8470,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8346,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8347,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8471,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8472,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8473,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8474,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8475,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+8340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+8350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+8351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+8352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+8350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+8351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+8352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+8348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+8350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+8351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+8352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+8348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+8350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+8351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+8352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8324,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8325,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8303,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8304,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8305,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8306,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8307,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8308,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8310,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8311,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8312,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8313,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8315,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8316,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8317,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8318,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8319,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8320,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8321,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8322,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8323,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8476,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8477,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8478,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8479,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8481,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8482,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8483,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8486,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8488,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8496,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8476,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+129,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+130,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8498,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+131,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+132,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[2] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4668,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+8507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+8508,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+8509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+8510,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+8511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+8512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+8513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+8514,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+8515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+8516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+8518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+8519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+8520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+8521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+8522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+8523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+8524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+8525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+8526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+8527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+8528,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+8529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+8530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+8532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+8533,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+8534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+8535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+8536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+8538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+8539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+8540,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+8541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+8542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+8543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+8544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+8545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+8546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+8547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+8548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+8549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+8551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+8552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+8553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+8554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+8555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+8556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+8557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+8559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+8560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+8561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+8562,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+8563,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+8564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+8565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+8566,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+8567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+8568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+8569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+8570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+8577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+8582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+8590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+8595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+8597,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+8598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+8600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+8601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+8602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+8603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+8605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+8606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+8607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+8609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+8611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+8612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+8619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+8631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8636,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+8637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+8639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+8653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+8654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+8655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+8656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+8658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+8659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+8660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+8662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+8663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+8664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+8665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8706,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+8724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+8731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+8736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+8737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+8738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+8740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+8741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+8742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+8743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+8744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+8745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+8746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+8747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+8748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8597,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+8582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+8595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+8655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8755,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+8763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+8655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8765,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+133,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+134,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8776,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+135,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+136,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8779,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+8652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+8662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+8663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+8664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+8662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+8663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+8664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+8660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+8662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+8663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+8664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+8660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+8662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+8663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+8664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8636,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+8788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8790,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+8791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+8793,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+8794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+8795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+8796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+8797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+8798,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+8799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+8800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+8801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26668,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8807,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+137,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+138,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8811,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8807,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+139,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+140,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+8815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+8817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+8818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[3] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
    }
}

void Variane_testharness::traceInitSub5(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+8819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+8820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+8821,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+8822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+8823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+8824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+8825,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+8826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+8827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+8828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+8830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+8831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+8832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+8833,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+8834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+8835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+8836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+8837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+8838,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+8839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+8840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+8841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+8842,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+8844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+8845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+8846,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+8847,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+8848,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+8850,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+8851,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+8852,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+8853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+8854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+8855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+8856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+8857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+8858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+8859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+8860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+8861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+8863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+8864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+8865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+8866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+8867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+8868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+8869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+8871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+8872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+8873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+8874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+8875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+8876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+8877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+8878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+8879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+8880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+8881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+8882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+8889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+8894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+8902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+8907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+8909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+8910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+8912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+8913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+8914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+8915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+8917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+8918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+8919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+8921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+8923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+8924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+8925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+8927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+8928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+8929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+8930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+8931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+8932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+8933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+8934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+8935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+8936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+8937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+8939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+8940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+8941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+8942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+8943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+8944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+8945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+8946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+8947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8948,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+8949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+8950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+8951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+8965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+8966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+8967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+8968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+8970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+8971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+8972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+8974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+8975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+8976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+8977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16916,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9000,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9001,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9002,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9011,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9013,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9018,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+8997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9000,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16916,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9032,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9035,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9037,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9044,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9056,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9032,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9035,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+8894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+8907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+8967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9066,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9067,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9068,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9069,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9070,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9071,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9072,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9073,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9074,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+9075,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+8967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9076,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9077,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+9078,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9080,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9081,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9083,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9081,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+141,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+142,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9087,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9088,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9080,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9089,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9091,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9097,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+9099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+8964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+8974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+8975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+8976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+8974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+8975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+8976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+8972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+8974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+8975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+8976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+8972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+8974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+8975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+8976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+8948,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+8949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+8924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+8925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+8927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+8928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+8929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+8930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+8931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+8932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+8933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+8934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+8935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+8936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+8937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+8939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+8940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+8941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+8942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+8943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+8944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+8945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+8946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+8947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9101,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9102,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9103,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9105,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9106,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9107,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9108,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9109,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9110,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9111,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9112,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9113,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9114,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9115,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9116,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9117,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9118,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9119,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9120,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9121,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9116,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9118,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9121,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+145,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9122,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9123,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9124,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9125,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9117,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9119,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9126,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+147,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9127,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9128,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9129,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9130,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+8990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+8978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+8979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+8981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+8982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+8983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+8984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+8985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+8986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+8987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+8988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+8989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[4] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4765,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4779,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4793,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4798,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4807,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4821,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+9131,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+9132,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+9133,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+9134,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+9135,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+9136,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+9137,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+9138,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+9139,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+9140,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+9142,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+9143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+9144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+9145,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+9146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+9147,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+9148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+9149,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+9150,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+9151,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+9152,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+9153,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+9154,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+9156,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+9157,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+9158,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+9159,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+9160,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+9162,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+9163,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+9164,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+9165,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+9166,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+9167,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+9168,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+9169,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+9170,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+9171,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+9172,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+9173,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+9175,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+9176,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+9177,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+9178,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+9179,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+9180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+9181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+9183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+9184,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+9185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+9186,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+9187,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+9188,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+9189,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+9190,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+9191,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+9192,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+9193,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16755,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+9194,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9195,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9197,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9198,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9199,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+9201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9202,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+9206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+9214,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9216,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9217,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9218,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+9219,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+9221,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+9222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+9224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+9225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+9226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+9227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+9229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+9230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+9231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+9233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+9235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+9236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9239,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9240,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9241,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9242,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+9243,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9244,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9245,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9246,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9247,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9248,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9249,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9251,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9252,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9253,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9254,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+9255,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9256,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9257,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9258,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9259,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9260,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+9261,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9262,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+9263,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+9277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+9278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+9279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+9280,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+9281,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+9282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+9283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+9284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+9286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+9287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+9288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+9289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4765,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9303,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9304,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9305,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9306,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9307,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9308,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4779,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9310,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9311,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9312,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9313,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9314,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9316,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9317,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9318,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9319,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9320,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9321,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9322,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9323,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9324,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9325,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9303,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9304,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9305,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9306,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9307,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9308,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9326,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9327,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9330,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9310,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9311,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9312,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4793,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4798,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9342,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9344,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9345,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9346,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9347,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9349,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9352,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9356,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9342,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9367,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9368,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9369,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9370,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9371,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9372,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9344,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9345,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9346,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9347,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9221,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9194,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9195,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9197,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9198,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9199,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9202,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+9206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9214,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9216,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9217,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9218,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+9219,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+9279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9373,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9374,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9375,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9376,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9378,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9379,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9380,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9381,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9382,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9383,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9384,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9385,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9386,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+9387,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+9279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9388,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9389,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+9390,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9391,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9392,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9393,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9394,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9395,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9396,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9373,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9391,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9393,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9396,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+149,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+150,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9397,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9398,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9399,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9400,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9392,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9394,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9401,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+151,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+152,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9402,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9403,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9405,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+9282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+9283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9409,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+9411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9264,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+9276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+9284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+9286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+9287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+9288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+9284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+9286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+9287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+9288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+9284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+9286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+9287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+9288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+9284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+9286,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+9287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+9288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9260,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9261,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9239,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9240,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9241,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9242,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9243,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9244,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9245,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9246,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9247,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9248,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9249,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9251,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9252,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9253,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9254,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9255,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9256,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9257,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9258,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9259,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9413,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9414,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9415,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9418,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9422,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9423,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9424,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9425,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9426,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9427,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+153,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+154,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9435,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9436,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9437,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9438,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+155,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+156,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9439,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9440,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9441,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9299,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[5] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4829,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4833,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4842,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4843,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4847,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4848,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4849,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4850,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4851,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4852,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4862,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+9443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+9444,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+9445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+9446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+9447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+9448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+9449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+9450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+9451,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+9452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+9454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+9455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+9456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+9457,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+9458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+9459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+9460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+9461,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+9462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+9463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+9464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+9465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+9466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+9468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+9469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+9470,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+9471,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+9472,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+9474,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+9475,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+9476,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+9477,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+9478,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+9479,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+9480,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+9481,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+9482,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+9483,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+9484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+9485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+9487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+9488,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+9489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+9490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+9491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+9492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+9493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+9495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+9496,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+9497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+9498,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+9499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+9500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+9501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+9502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+9503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+9504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+9505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16776,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+9506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9510,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+9513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9514,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+9518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+9526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9528,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+9531,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+9533,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+9534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+9536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+9537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+9538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+9539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+9541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+9542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+9543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+9545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+9547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+9548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+9555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9558,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9563,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9566,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+9567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+9573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+9575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+9589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+9590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+9591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+9592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+9593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+9594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+9595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+9596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+9598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+9599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+9600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+9601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4829,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4833,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4847,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4848,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4849,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4850,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4851,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4852,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9625,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9636,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4862,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4890,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9664,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9668,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4874,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9533,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9510,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9514,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+9518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9528,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+9531,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+9591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9691,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9692,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9693,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9694,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9695,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9696,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9697,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9698,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+9699,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+9591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+9702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9706,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9703,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9705,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+157,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+158,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9704,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9706,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+159,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+160,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26700,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26701,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26706,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+9594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26702,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+9595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26707,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26708,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26709,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+9723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26710,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9576,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+9588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+9596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+9598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+9599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+9600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+9596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+9598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+9599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+9600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+9596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+9598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+9599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+9600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+9596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+9598,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+9599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+9600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9558,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9563,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9566,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+9727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+9729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+9730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+9731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+9732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+9733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+9734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+9735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+9736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+9737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26711,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16948,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26712,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26713,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+161,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+162,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+163,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+164,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+9751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+9754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9611,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[6] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+4931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+4932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+4933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+4934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+4935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+4936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+4937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+4938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+4939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+4940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+4941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+4942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+4944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+4945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+4946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+4947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+4948,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+4949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+4950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+4952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+4953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+4954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+4955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+4956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+4957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+4958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+4959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+4960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+4961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+4962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+9755,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+9756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+9757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+9758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+9759,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+9760,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+9761,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+9762,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+9763,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+9764,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+9766,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+9767,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+9768,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+9769,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+9770,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+9771,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+9772,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+9773,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+9774,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+9775,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+9776,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+9777,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+9778,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+9780,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+9781,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+9782,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+9783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+9784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+9786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+9787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+9788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+9789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+9790,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+9791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+9792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+9793,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+9794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+9795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+9796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+9797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+9799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+9800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+9801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+9802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+9803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+9804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+9805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+9807,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+9808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+9809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+9810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+9811,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+9812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+9813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+9814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+9815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+9816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+9817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16783,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16784,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16785,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16786,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16790,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+9818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9821,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+9825,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9829,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+9830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+9838,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9842,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+9843,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+9845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+9846,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+9848,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+9849,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+9850,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+9851,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+9853,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+9854,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+9855,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9856,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+9857,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9858,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+9859,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+9860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+9861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+9863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+9864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+9865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+9866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+9867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+9868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+9869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+9870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+9871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+9872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+9873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+9875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+9876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+9877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+9878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+9879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+9880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+9881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+9882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+9883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+9885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+9886,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+9887,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+9901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+9902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+9903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+9904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26714,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+9905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+9906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+9907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+9908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+9910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+9911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+9912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+9913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4904,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4905,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9943,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9947,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9948,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9927,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4909,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9930,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4928,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4929,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4931,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4932,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4933,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4934,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4935,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4949,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4950,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4953,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4956,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4958,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16959,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+9972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+9979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+9984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4942,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4944,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4945,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4946,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+9985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+9986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+9988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+9989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+9990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+9991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+9992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+9993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+9994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+9995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+9996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+9968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9844,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9845,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9821,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9825,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9826,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9827,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9828,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9829,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+9830,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9831,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9832,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9834,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9835,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9836,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9837,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9838,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9839,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9840,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9841,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9842,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+9843,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9902,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+9903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+9997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+9999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10000,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10002,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10003,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+10011,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+9903,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26718,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10013,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16960,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26719,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26720,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10018,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32936,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+165,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+166,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10021,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10018,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+167,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+168,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26715,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26716,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26721,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+10030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+9906,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26717,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+9907,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+10032,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26722,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26723,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26724,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10035,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26725,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9901,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16951,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9888,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9889,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9891,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9892,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9893,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9894,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9895,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9896,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9897,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9898,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9899,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+9900,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+9908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+9910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+9911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+9912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+9908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+9910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+9911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+9912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+9908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+9910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+9911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+9912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9913,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16952,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+9908,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+9910,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+9911,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+9912,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16954,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16961,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16787,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16788,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16789,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+9884,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+9885,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+9860,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+9861,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+9863,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+9864,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+9865,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+9866,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+9867,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+9868,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+9869,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+9870,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+9871,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+9872,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+9873,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+9875,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+9876,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+9877,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+9878,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+9879,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+9880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+9881,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+9882,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+9883,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+10036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10037,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10044,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10048,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26726,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16962,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26727,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26728,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10056,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32937,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+169,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+170,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+171,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+172,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10065,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10066,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
    }
}

void Variane_testharness::traceInitSub6(void* userp, VerilatedVcd* tracep) {
    Variane_testharness__Syms* __restrict vlSymsp = static_cast<Variane_testharness__Syms*>(userp);
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+9926,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16955,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+9914,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+9915,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+9917,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+9918,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+9919,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+9920,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+9921,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+9922,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+9923,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+9924,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+9925,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16957,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16791,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16792,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16794,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16795,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16796,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[7] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux test_i", false,-1);
        tracep->declBus(c+4963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+4964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+4966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+4967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+4968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+4969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+4970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+4971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+4972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+4973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+4974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+4975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+4976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+4977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+4979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+4980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+4981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+4982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+4983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+4984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+4985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+4987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+4988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+4989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+4990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+4991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+4992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+4993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+4994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+4995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+4996,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+4997,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+4998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+4999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+5001,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+5002,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+5003,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+5004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+5005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+5006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+5007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+5008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+5009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+5010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+5011,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+5012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+5014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+5015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+5016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+5017,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+5018,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+5019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+5020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+5022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+5023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+5024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+5025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+5026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+5027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+5028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+5029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+5030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+5031,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+5032,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+10067,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+10068,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+10069,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+10070,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+10071,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+10072,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+10073,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+10074,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+10075,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+10076,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+10078,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+10079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+10080,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+10081,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+10082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+10083,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+10084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+10085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+10086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+10087,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+10088,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+10089,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+10090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+10092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+10093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+10094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+10095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+10096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+10098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+10099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+10100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+10101,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+10102,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+10103,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+10104,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+10105,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+10106,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+10107,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+10108,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+10109,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+10111,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+10112,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+10113,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+10114,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+10115,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+10116,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+10117,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+10119,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+10120,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+10121,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+10122,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+10123,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+10124,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+10125,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+10126,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+10127,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+10128,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+10129,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16797,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16798,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16799,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16800,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16804,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+10130,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+10131,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+10133,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+10134,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+10135,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+10136,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+10137,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+10138,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+10139,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+10140,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+10141,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+10142,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+10143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+10144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+10146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+10147,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+10148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+10149,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+10150,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+10151,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+10152,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+10153,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+10154,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+10155,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10156,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+10157,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+10158,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+10160,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+10161,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+10162,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+10163,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+10165,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+10166,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+10167,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10168,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+10169,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10170,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+10171,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+10172,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+10173,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+10175,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+10176,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+10177,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+10178,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+10179,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+10180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+10181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+10182,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+10183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+10184,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+10185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+10187,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+10188,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+10189,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+10190,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+10191,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+10192,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+10193,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+10194,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+10195,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10196,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+10197,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10198,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+10199,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+10213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+10214,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+10215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+10216,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26729,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+10217,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+10218,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+10219,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+10220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+10222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+10223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+10224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+10225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4963,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4964,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4967,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+4970,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+4975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10239,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+10240,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+4977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+4979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+4980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+4981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10241,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+10242,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10243,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+10244,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+4984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+4987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+4988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+4989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+4990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+4991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+4992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+4993,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+4994,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+4995,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10245,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+10246,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10247,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+10248,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+10249,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10250,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10252,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10253,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10254,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10255,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+10256,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10257,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10258,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10259,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10260,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+10261,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10239,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+10240,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+4977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+4979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+4980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+4981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10241,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+10242,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10243,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+10244,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+10262,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10263,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10265,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10266,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10267,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10268,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+10269,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10270,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10271,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10272,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10273,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10245,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+10246,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10247,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+10248,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+4998,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+4999,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5001,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5002,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5003,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5004,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+5005,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5006,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5007,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5008,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5009,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+5010,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+10275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+5012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+5014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+5015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+5016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+10277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16972,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+10279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+5019,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5020,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5022,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5023,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5024,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5025,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+5026,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5027,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5028,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5029,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5030,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10280,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+10281,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16973,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+10283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+10284,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10285,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10287,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10288,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10289,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10290,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+10291,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10292,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10293,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10294,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10295,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+10296,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10274,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+10275,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+5012,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+5014,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+5015,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+5016,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10276,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+10277,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10278,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+10279,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+10297,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10298,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10300,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10301,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10302,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10303,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+10304,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10305,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10306,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10307,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10308,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10280,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+10281,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10282,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+10283,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+10156,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+10157,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+10130,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+10131,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+10133,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+10134,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+10135,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+10136,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+10137,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+10138,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+10139,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+10140,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+10141,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+10142,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10143,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+10144,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+10146,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+10147,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+10148,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+10149,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+10150,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+10151,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+10152,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+10153,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+10154,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+10155,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+10214,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+10215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+10309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10310,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10311,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10312,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10314,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10315,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10316,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10317,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10318,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10319,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10320,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10321,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10322,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+10323,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+10215,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10324,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26733,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10325,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16974,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10326,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26734,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26735,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10327,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10330,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10331,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32938,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10309,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10327,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10329,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10332,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+173,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+174,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10333,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10334,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10335,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10336,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10328,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10330,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10337,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+175,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+176,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10338,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10339,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10340,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10341,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26730,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26731,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26736,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+10342,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+10218,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26732,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+10219,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10343,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+10344,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26737,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10345,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26738,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10346,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26739,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10347,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26740,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10213,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16965,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+10200,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+10201,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+10203,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+10204,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+10205,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+10206,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+10207,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+10208,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+10209,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+10210,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+10211,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+10212,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+10220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+10222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+10223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+10224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+10220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+10222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+10223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+10224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+10220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+10222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+10223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+10224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10225,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16966,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+10220,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+10222,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+10223,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+10224,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16968,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16975,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16801,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16802,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16803,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+10196,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+10197,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+10172,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+10173,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+10175,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+10176,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+10177,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+10178,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+10179,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+10180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+10181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+10182,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+10183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10184,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+10185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+10187,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+10188,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+10189,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+10190,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+10191,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+10192,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+10193,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+10194,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+10195,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+10348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10349,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10350,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10351,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10353,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10354,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10355,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10356,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10357,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10358,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10359,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10360,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10361,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10362,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26741,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10363,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16976,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16977,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26742,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26743,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10367,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10368,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10369,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32939,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10348,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10364,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10366,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10369,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+177,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+178,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10370,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10371,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10372,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10373,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10365,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10367,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10374,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+179,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+180,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10375,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10376,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10377,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10378,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10238,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16969,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+10226,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+10227,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+10229,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+10230,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+10231,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+10232,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+10233,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+10234,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+10235,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+10236,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+10237,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16971,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16978,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16805,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16806,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16808,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16809,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16810,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[8] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux test_i", false,-1);
        tracep->declBus(c+5033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw id", false,-1, 3,0);
        tracep->declQuad(c+5034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw addr", false,-1, 63,0);
        tracep->declBus(c+5036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw len", false,-1, 7,0);
        tracep->declBus(c+5037,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw size", false,-1, 2,0);
        tracep->declBus(c+5038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw burst", false,-1, 1,0);
        tracep->declBit(c+5039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw lock", false,-1);
        tracep->declBus(c+5040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw cache", false,-1, 3,0);
        tracep->declBus(c+5041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw prot", false,-1, 2,0);
        tracep->declBus(c+5042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw qos", false,-1, 3,0);
        tracep->declBus(c+5043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw region", false,-1, 3,0);
        tracep->declBus(c+5044,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw atop", false,-1, 5,0);
        tracep->declBus(c+5045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw user", false,-1, 0,0);
        tracep->declBit(c+5046,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) aw_valid", false,-1);
        tracep->declQuad(c+5047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) w data", false,-1, 63,0);
        tracep->declBus(c+5049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) w strb", false,-1, 7,0);
        tracep->declBit(c+5050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) w last", false,-1);
        tracep->declBus(c+5051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) w user", false,-1, 0,0);
        tracep->declBit(c+5052,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) w_valid", false,-1);
        tracep->declBit(c+5053,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) b_ready", false,-1);
        tracep->declBus(c+5054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar id", false,-1, 3,0);
        tracep->declQuad(c+5055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar addr", false,-1, 63,0);
        tracep->declBus(c+5057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar len", false,-1, 7,0);
        tracep->declBus(c+5058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar size", false,-1, 2,0);
        tracep->declBus(c+5059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar burst", false,-1, 1,0);
        tracep->declBit(c+5060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar lock", false,-1);
        tracep->declBus(c+5061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar cache", false,-1, 3,0);
        tracep->declBus(c+5062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar prot", false,-1, 2,0);
        tracep->declBus(c+5063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar qos", false,-1, 3,0);
        tracep->declBus(c+5064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar region", false,-1, 3,0);
        tracep->declBus(c+5065,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar user", false,-1, 0,0);
        tracep->declBit(c+5066,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) ar_valid", false,-1);
        tracep->declBit(c+5067,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(0) r_ready", false,-1);
        tracep->declBus(c+5068,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw id", false,-1, 3,0);
        tracep->declQuad(c+5069,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw addr", false,-1, 63,0);
        tracep->declBus(c+5071,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw len", false,-1, 7,0);
        tracep->declBus(c+5072,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw size", false,-1, 2,0);
        tracep->declBus(c+5073,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw burst", false,-1, 1,0);
        tracep->declBit(c+5074,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw lock", false,-1);
        tracep->declBus(c+5075,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw cache", false,-1, 3,0);
        tracep->declBus(c+5076,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw prot", false,-1, 2,0);
        tracep->declBus(c+5077,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw qos", false,-1, 3,0);
        tracep->declBus(c+5078,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw region", false,-1, 3,0);
        tracep->declBus(c+5079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw atop", false,-1, 5,0);
        tracep->declBus(c+5080,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw user", false,-1, 0,0);
        tracep->declBit(c+5081,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) aw_valid", false,-1);
        tracep->declQuad(c+5082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) w data", false,-1, 63,0);
        tracep->declBus(c+5084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) w strb", false,-1, 7,0);
        tracep->declBit(c+5085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) w last", false,-1);
        tracep->declBus(c+5086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) w user", false,-1, 0,0);
        tracep->declBit(c+5087,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) w_valid", false,-1);
        tracep->declBit(c+5088,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) b_ready", false,-1);
        tracep->declBus(c+5089,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar id", false,-1, 3,0);
        tracep->declQuad(c+5090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar addr", false,-1, 63,0);
        tracep->declBus(c+5092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar len", false,-1, 7,0);
        tracep->declBus(c+5093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar size", false,-1, 2,0);
        tracep->declBus(c+5094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar burst", false,-1, 1,0);
        tracep->declBit(c+5095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar lock", false,-1);
        tracep->declBus(c+5096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar cache", false,-1, 3,0);
        tracep->declBus(c+5097,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar prot", false,-1, 2,0);
        tracep->declBus(c+5098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar qos", false,-1, 3,0);
        tracep->declBus(c+5099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar region", false,-1, 3,0);
        tracep->declBus(c+5100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar user", false,-1, 0,0);
        tracep->declBit(c+5101,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) ar_valid", false,-1);
        tracep->declBit(c+5102,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_reqs_i(1) r_ready", false,-1);
        tracep->declBit(c+10379,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) aw_ready", false,-1);
        tracep->declBit(c+10380,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) ar_ready", false,-1);
        tracep->declBit(c+10381,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) w_ready", false,-1);
        tracep->declBit(c+10382,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) b_valid", false,-1);
        tracep->declBus(c+10383,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) b id", false,-1, 3,0);
        tracep->declBus(c+10384,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) b resp", false,-1, 1,0);
        tracep->declBus(c+10385,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) b user", false,-1, 0,0);
        tracep->declBit(c+10386,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r_valid", false,-1);
        tracep->declBus(c+10387,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r id", false,-1, 3,0);
        tracep->declQuad(c+10388,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r data", false,-1, 63,0);
        tracep->declBus(c+10390,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r resp", false,-1, 1,0);
        tracep->declBit(c+10391,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r last", false,-1);
        tracep->declBus(c+10392,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(0) r user", false,-1, 0,0);
        tracep->declBit(c+10393,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) aw_ready", false,-1);
        tracep->declBit(c+10394,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) ar_ready", false,-1);
        tracep->declBit(c+10395,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) w_ready", false,-1);
        tracep->declBit(c+10396,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) b_valid", false,-1);
        tracep->declBus(c+10397,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) b id", false,-1, 3,0);
        tracep->declBus(c+10398,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) b resp", false,-1, 1,0);
        tracep->declBus(c+10399,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) b user", false,-1, 0,0);
        tracep->declBit(c+10400,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r_valid", false,-1);
        tracep->declBus(c+10401,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r id", false,-1, 3,0);
        tracep->declQuad(c+10402,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r data", false,-1, 63,0);
        tracep->declBus(c+10404,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r resp", false,-1, 1,0);
        tracep->declBit(c+10405,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r last", false,-1);
        tracep->declBus(c+10406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux slv_resps_o(1) r user", false,-1, 0,0);
        tracep->declBus(c+10407,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw id", false,-1, 4,0);
        tracep->declQuad(c+10408,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+10410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+10411,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+10412,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+10413,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw lock", false,-1);
        tracep->declBus(c+10414,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+10415,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+10416,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+10417,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+10418,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+10419,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+10420,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o aw_valid", false,-1);
        tracep->declQuad(c+10421,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o w data", false,-1, 63,0);
        tracep->declBus(c+10423,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+10424,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o w last", false,-1);
        tracep->declBus(c+10425,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o w user", false,-1, 0,0);
        tracep->declBit(c+10426,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o w_valid", false,-1);
        tracep->declBit(c+10427,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o b_ready", false,-1);
        tracep->declBus(c+10428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar id", false,-1, 4,0);
        tracep->declQuad(c+10429,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+10431,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+10432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+10433,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+10434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar lock", false,-1);
        tracep->declBus(c+10435,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+10436,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+10437,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+10438,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+10439,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+10440,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o ar_valid", false,-1);
        tracep->declBit(c+10441,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_req_o r_ready", false,-1);
        tracep->declBit(c+16811,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i aw_ready", false,-1);
        tracep->declBit(c+16812,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i ar_ready", false,-1);
        tracep->declBit(c+16813,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i w_ready", false,-1);
        tracep->declBit(c+16814,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i b_valid", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i b id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+16818,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r_valid", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux mst_resp_i r user", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+10442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+10443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+10445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+10446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+10447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+10448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) lock", false,-1);
        tracep->declBus(c+10449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+10450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+10451,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+10452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+10453,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) atop", false,-1, 5,0);
        tracep->declBus(c+10454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+10455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+10456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+10458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+10459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+10460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+10461,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) lock", false,-1);
        tracep->declBus(c+10462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+10463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+10464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+10465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+10466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) atop", false,-1, 5,0);
        tracep->declBus(c+10467,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_valids", false,-1, 1,0);
        tracep->declBus(c+10469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_aw_readies", false,-1, 1,0);
        tracep->declQuad(c+10470,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+10472,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(0) strb", false,-1, 7,0);
        tracep->declBit(c+10473,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(0) last", false,-1);
        tracep->declBus(c+10474,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(0) user", false,-1, 0,0);
        tracep->declQuad(c+10475,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+10477,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(1) strb", false,-1, 7,0);
        tracep->declBit(c+10478,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(1) last", false,-1);
        tracep->declBus(c+10479,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10480,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_valids", false,-1, 1,0);
        tracep->declBus(c+10481,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_w_readies", false,-1, 1,0);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(0) id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(0) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(1) id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(1) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10482,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_valids", false,-1, 1,0);
        tracep->declBus(c+10483,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_b_readies", false,-1, 1,0);
        tracep->declBus(c+10484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+10485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) addr", false,-1, 63,0);
        tracep->declBus(c+10487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) len", false,-1, 7,0);
        tracep->declBus(c+10488,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) size", false,-1, 2,0);
        tracep->declBus(c+10489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) burst", false,-1, 1,0);
        tracep->declBit(c+10490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) lock", false,-1);
        tracep->declBus(c+10491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) cache", false,-1, 3,0);
        tracep->declBus(c+10492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) prot", false,-1, 2,0);
        tracep->declBus(c+10493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) qos", false,-1, 3,0);
        tracep->declBus(c+10494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) region", false,-1, 3,0);
        tracep->declBus(c+10495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+10496,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+10497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) addr", false,-1, 63,0);
        tracep->declBus(c+10499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) len", false,-1, 7,0);
        tracep->declBus(c+10500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) size", false,-1, 2,0);
        tracep->declBus(c+10501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) burst", false,-1, 1,0);
        tracep->declBit(c+10502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) lock", false,-1);
        tracep->declBus(c+10503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) cache", false,-1, 3,0);
        tracep->declBus(c+10504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) prot", false,-1, 2,0);
        tracep->declBus(c+10505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) qos", false,-1, 3,0);
        tracep->declBus(c+10506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) region", false,-1, 3,0);
        tracep->declBus(c+10507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10508,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_valids", false,-1, 1,0);
        tracep->declBus(c+10509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_ar_readies", false,-1, 1,0);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(0) id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(0) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(0) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(0) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(0) user", false,-1, 0,0);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(1) id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(1) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(1) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(1) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_chans(1) user", false,-1, 0,0);
        tracep->declBus(c+10510,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_valids", false,-1, 1,0);
        tracep->declBus(c+10511,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux slv_r_readies", false,-1, 1,0);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_chan user", false,-1, 0,0);
        tracep->declBit(c+10525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+16979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+10526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+10527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+10528,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+26744,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+10529,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+26745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+26746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+10530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+10531,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+26747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux w_fifo_data", false,-1, 0,0);
        tracep->declQuad(c+10532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_chan data", false,-1, 63,0);
        tracep->declBus(c+10534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_chan strb", false,-1, 7,0);
        tracep->declBit(c+10535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_chan last", false,-1);
        tracep->declBus(c+10536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_chan user", false,-1, 0,0);
        tracep->declBit(c+10537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+16980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+16981,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux switch_b_id", false,-1, 0,0);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_b_chan id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_b_chan resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_b_chan user", false,-1, 0,0);
        tracep->declBit(c+16982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_ar_chan user", false,-1, 0,0);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+16984,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux switch_r_id", false,-1, 0,0);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_chan id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_chan data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_chan resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_chan last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_chan user", false,-1, 0,0);
        tracep->declBit(c+16985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+5033,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5034,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5036,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5037,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5038,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5039,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+5040,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5041,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5042,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5043,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5044,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+5045,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+10552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+5047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+5049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+5050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+5051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+10554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+10556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+5054,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5055,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5057,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5058,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5059,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5060,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+5061,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5062,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5063,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5064,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5065,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+10558,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+10560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+10561,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10562,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10564,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10565,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10566,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10567,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+10568,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10569,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10570,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10571,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10572,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+10573,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10551,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+10552,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+5047,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+5049,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+5050,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+5051,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10553,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+10554,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10555,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+10556,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+10574,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10575,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10577,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10578,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10579,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10580,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+10581,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10582,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10583,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10584,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10585,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10557,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+10558,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10559,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+10560,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+32503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+32506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 0,0);
        tracep->declBus(c+5068,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5069,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5071,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5072,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5073,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5074,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) lock", false,-1);
        tracep->declBus(c+5075,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5076,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5077,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5078,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5079,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+5080,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+10587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+5082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+5084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) strb", false,-1, 7,0);
        tracep->declBit(c+5085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) last", false,-1);
        tracep->declBus(c+5086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+10589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+16986,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) id", false,-1, 3,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+10591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declBus(c+5089,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) id", false,-1, 3,0);
        tracep->declQuad(c+5090,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+5092,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) len", false,-1, 7,0);
        tracep->declBus(c+5093,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) size", false,-1, 2,0);
        tracep->declBus(c+5094,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+5095,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) lock", false,-1);
        tracep->declBus(c+5096,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+5097,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+5098,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+5099,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) region", false,-1, 3,0);
        tracep->declBus(c+5100,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+10593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declBus(c+16987,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) id", false,-1, 3,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+10595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declBus(c+10596,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10597,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10599,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10600,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10601,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10602,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) lock", false,-1);
        tracep->declBus(c+10603,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10604,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10605,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10606,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10607,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) atop", false,-1, 5,0);
        tracep->declBus(c+10608,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10586,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+10587,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+5082,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) data", false,-1, 63,0);
        tracep->declBus(c+5084,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) strb", false,-1, 7,0);
        tracep->declBit(c+5085,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) last", false,-1);
        tracep->declBus(c+5086,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10588,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+10589,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10590,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+10591,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declBus(c+10609,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) id", false,-1, 4,0);
        tracep->declQuad(c+10610,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) addr", false,-1, 63,0);
        tracep->declBus(c+10612,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) len", false,-1, 7,0);
        tracep->declBus(c+10613,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) size", false,-1, 2,0);
        tracep->declBus(c+10614,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) burst", false,-1, 1,0);
        tracep->declBit(c+10615,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) lock", false,-1);
        tracep->declBus(c+10616,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) cache", false,-1, 3,0);
        tracep->declBus(c+10617,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) prot", false,-1, 2,0);
        tracep->declBus(c+10618,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) qos", false,-1, 3,0);
        tracep->declBus(c+10619,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) region", false,-1, 3,0);
        tracep->declBus(c+10620,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o(0) user", false,-1, 0,0);
        tracep->declBus(c+10592,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+10593,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10594,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+10595,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+10468,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+10469,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+10442,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+10443,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+10445,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+10446,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+10447,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+10448,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+10449,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+10450,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+10451,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+10452,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+10453,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) atop", false,-1, 5,0);
        tracep->declBus(c+10454,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10455,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+10456,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+10458,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+10459,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+10460,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+10461,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+10462,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+10463,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+10464,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+10465,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+10466,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) atop", false,-1, 5,0);
        tracep->declBus(c+10467,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+10526,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+10527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+10621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10622,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10623,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10624,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10626,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10627,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10628,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10629,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10630,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10631,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10632,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10633,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10634,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) atop", false,-1, 5,0);
        tracep->declBus(c+10635,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+10527,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10636,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26748,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10637,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16988,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10638,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26749,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26750,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10643,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32940,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10621,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10639,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10641,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10644,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+181,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+182,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10645,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10646,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10647,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10648,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10640,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10642,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10649,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+183,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+184,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10650,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10651,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10652,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10653,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+26745,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+26746,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+26751,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+10654,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+10530,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+26747,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+10531,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10655,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+10656,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26752,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10657,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26753,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10658,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26754,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10659,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo mem_n(0)", false,-1, 0,0);
        tracep->declBus(c+26755,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_fifo mem_q(0)", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+16979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+16979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10525,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16979,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+10512,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+10513,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+10515,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+10516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+10517,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+10518,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+10519,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+10520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+10521,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+10522,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+10523,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o atop", false,-1, 5,0);
        tracep->declBus(c+10524,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_aw_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+16980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+10532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+10534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_i strb", false,-1, 7,0);
        tracep->declBit(c+10535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_i last", false,-1);
        tracep->declBus(c+10536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+16980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+10532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+10534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_o strb", false,-1, 7,0);
        tracep->declBit(c+10535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_o last", false,-1);
        tracep->declBus(c+10536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declQuad(c+10532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+10534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i strb", false,-1, 7,0);
        tracep->declBit(c+10535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+10536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10537,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16980,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declQuad(c+10532,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+10534,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o strb", false,-1, 7,0);
        tracep->declBit(c+10535,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+10536,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_w_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+16989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_i id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+16989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_o id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16982,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16989,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16815,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declBus(c+16816,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBus(c+16817,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_b_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 0,0);
        tracep->declBus(c+10508,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 1,0);
        tracep->declBus(c+10509,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 1,0);
        tracep->declBus(c+10484,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) id", false,-1, 4,0);
        tracep->declQuad(c+10485,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) addr", false,-1, 63,0);
        tracep->declBus(c+10487,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) len", false,-1, 7,0);
        tracep->declBus(c+10488,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) size", false,-1, 2,0);
        tracep->declBus(c+10489,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) burst", false,-1, 1,0);
        tracep->declBit(c+10490,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) lock", false,-1);
        tracep->declBus(c+10491,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) cache", false,-1, 3,0);
        tracep->declBus(c+10492,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) prot", false,-1, 2,0);
        tracep->declBus(c+10493,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) qos", false,-1, 3,0);
        tracep->declBus(c+10494,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) region", false,-1, 3,0);
        tracep->declBus(c+10495,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(0) user", false,-1, 0,0);
        tracep->declBus(c+10496,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) id", false,-1, 4,0);
        tracep->declQuad(c+10497,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) addr", false,-1, 63,0);
        tracep->declBus(c+10499,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) len", false,-1, 7,0);
        tracep->declBus(c+10500,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) size", false,-1, 2,0);
        tracep->declBus(c+10501,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) burst", false,-1, 1,0);
        tracep->declBit(c+10502,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) lock", false,-1);
        tracep->declBus(c+10503,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) cache", false,-1, 3,0);
        tracep->declBus(c+10504,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) prot", false,-1, 2,0);
        tracep->declBus(c+10505,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) qos", false,-1, 3,0);
        tracep->declBus(c+10506,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) region", false,-1, 3,0);
        tracep->declBus(c+10507,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_i(1) user", false,-1, 0,0);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter data_o user", false,-1, 0,0);
        tracep->declBus(c+10660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 0,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10661,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10662,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) id", false,-1, 4,0);
        tracep->declQuad(c+10663,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) addr", false,-1, 63,0);
        tracep->declBus(c+10665,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) len", false,-1, 7,0);
        tracep->declBus(c+10666,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) size", false,-1, 2,0);
        tracep->declBus(c+10667,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) burst", false,-1, 1,0);
        tracep->declBit(c+10668,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) lock", false,-1);
        tracep->declBus(c+10669,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) cache", false,-1, 3,0);
        tracep->declBus(c+10670,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) prot", false,-1, 2,0);
        tracep->declBus(c+10671,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) qos", false,-1, 3,0);
        tracep->declBus(c+10672,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) region", false,-1, 3,0);
        tracep->declBus(c+10673,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes(0) user", false,-1, 0,0);
        tracep->declBus(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10674,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+26756,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10675,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+16990,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+16991,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+26757,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+26758,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10680,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+32941,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10660,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+32880,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10676,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10678,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10681,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+185,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+186,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10682,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10683,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10684,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10685,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10677,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10679,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10686,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+187,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 0,0);
        tracep->declBus(c+188,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 0,0);
        tracep->declBus(c+10687,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10688,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 0,0);
        tracep->declBus(c+10689,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 0,0);
        tracep->declBus(c+10690,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+32516,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+10550,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16983,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+10538,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+10539,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o addr", false,-1, 63,0);
        tracep->declBus(c+10541,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o len", false,-1, 7,0);
        tracep->declBus(c+10542,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o size", false,-1, 2,0);
        tracep->declBus(c+10543,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o burst", false,-1, 1,0);
        tracep->declBit(c+10544,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o lock", false,-1);
        tracep->declBus(c+10545,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o cache", false,-1, 3,0);
        tracep->declBus(c+10546,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o prot", false,-1, 2,0);
        tracep->declBus(c+10547,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o qos", false,-1, 3,0);
        tracep->declBus(c+10548,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o region", false,-1, 3,0);
        tracep->declBus(c+10549,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_ar_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+16985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+16992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_i id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_i data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_i resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_i last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_i user", false,-1, 0,0);
        tracep->declBit(c+16985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+16992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_o id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_o data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_o resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_o last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg data_o user", false,-1, 0,0);
        tracep->declBit(c+32430,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i Bypass", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i rst_ni", false,-1);
        tracep->declBit(c+16985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i flush_i", false,-1);
        tracep->declBit(c+16992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_o", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_i user", false,-1, 0,0);
        tracep->declBit(c+16985,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i valid_o", false,-1);
        tracep->declBit(c+16992,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i ready_i", false,-1);
        tracep->declBus(c+16819,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o id", false,-1, 4,0);
        tracep->declQuad(c+16820,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o data", false,-1, 63,0);
        tracep->declBus(c+16822,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o resp", false,-1, 1,0);
        tracep->declBit(c+16823,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o last", false,-1);
        tracep->declBus(c+16824,"ariane_testharness i_axi_xbar i_xbar gen_mst_port_mux[9] i_axi_mux gen_mux i_r_spill_reg spill_register_flushable_i data_o user", false,-1, 0,0);
        tracep->declBus(c+32429,"ariane_testharness i_clint AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_clint AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_clint AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_clint NR_CORES", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_clint clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_clint rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_clint testmode_i", false,-1);
        tracep->declBus(c+2262,"ariane_testharness i_clint axi_req_i aw id", false,-1, 4,0);
        tracep->declQuad(c+2263,"ariane_testharness i_clint axi_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+2265,"ariane_testharness i_clint axi_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+2266,"ariane_testharness i_clint axi_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+2267,"ariane_testharness i_clint axi_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+2268,"ariane_testharness i_clint axi_req_i aw lock", false,-1);
        tracep->declBus(c+2269,"ariane_testharness i_clint axi_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+2270,"ariane_testharness i_clint axi_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+2271,"ariane_testharness i_clint axi_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+2272,"ariane_testharness i_clint axi_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+2273,"ariane_testharness i_clint axi_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+2274,"ariane_testharness i_clint axi_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+2275,"ariane_testharness i_clint axi_req_i aw_valid", false,-1);
        tracep->declQuad(c+2276,"ariane_testharness i_clint axi_req_i w data", false,-1, 63,0);
        tracep->declBus(c+2278,"ariane_testharness i_clint axi_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+2279,"ariane_testharness i_clint axi_req_i w last", false,-1);
        tracep->declBus(c+2280,"ariane_testharness i_clint axi_req_i w user", false,-1, 0,0);
        tracep->declBit(c+2281,"ariane_testharness i_clint axi_req_i w_valid", false,-1);
        tracep->declBit(c+2282,"ariane_testharness i_clint axi_req_i b_ready", false,-1);
        tracep->declBus(c+2283,"ariane_testharness i_clint axi_req_i ar id", false,-1, 4,0);
        tracep->declQuad(c+2284,"ariane_testharness i_clint axi_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+2286,"ariane_testharness i_clint axi_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+2287,"ariane_testharness i_clint axi_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+2288,"ariane_testharness i_clint axi_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+2289,"ariane_testharness i_clint axi_req_i ar lock", false,-1);
        tracep->declBus(c+2290,"ariane_testharness i_clint axi_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+2291,"ariane_testharness i_clint axi_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+2292,"ariane_testharness i_clint axi_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+2293,"ariane_testharness i_clint axi_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+2294,"ariane_testharness i_clint axi_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+2295,"ariane_testharness i_clint axi_req_i ar_valid", false,-1);
        tracep->declBit(c+2296,"ariane_testharness i_clint axi_req_i r_ready", false,-1);
        tracep->declBit(c+16621,"ariane_testharness i_clint axi_resp_o aw_ready", false,-1);
        tracep->declBit(c+16622,"ariane_testharness i_clint axi_resp_o ar_ready", false,-1);
        tracep->declBit(c+16623,"ariane_testharness i_clint axi_resp_o w_ready", false,-1);
        tracep->declBit(c+16624,"ariane_testharness i_clint axi_resp_o b_valid", false,-1);
        tracep->declBus(c+16625,"ariane_testharness i_clint axi_resp_o b id", false,-1, 4,0);
        tracep->declBus(c+16626,"ariane_testharness i_clint axi_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+16627,"ariane_testharness i_clint axi_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+16628,"ariane_testharness i_clint axi_resp_o r_valid", false,-1);
        tracep->declBus(c+16629,"ariane_testharness i_clint axi_resp_o r id", false,-1, 4,0);
        tracep->declQuad(c+16630,"ariane_testharness i_clint axi_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+16632,"ariane_testharness i_clint axi_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+16633,"ariane_testharness i_clint axi_resp_o r last", false,-1);
        tracep->declBus(c+16634,"ariane_testharness i_clint axi_resp_o r user", false,-1, 0,0);
        tracep->declBit(c+32407,"ariane_testharness i_clint rtc_i", false,-1);
        tracep->declBus(c+25963,"ariane_testharness i_clint timer_irq_o", false,-1, 0,0);
        tracep->declBus(c+25962,"ariane_testharness i_clint ipi_o", false,-1, 0,0);
        tracep->declBus(c+32891,"ariane_testharness i_clint MSIP_BASE", false,-1, 15,0);
        tracep->declBus(c+32942,"ariane_testharness i_clint MTIMECMP_BASE", false,-1, 15,0);
        tracep->declBus(c+32943,"ariane_testharness i_clint MTIME_BASE", false,-1, 15,0);
        tracep->declBus(c+32581,"ariane_testharness i_clint AddrSelWidth", false,-1, 31,0);
        tracep->declQuad(c+10691,"ariane_testharness i_clint address", false,-1, 63,0);
        tracep->declBit(c+10693,"ariane_testharness i_clint en", false,-1);
        tracep->declBit(c+10694,"ariane_testharness i_clint we", false,-1);
        tracep->declBus(c+10695,"ariane_testharness i_clint be", false,-1, 7,0);
        tracep->declQuad(c+10696,"ariane_testharness i_clint wdata", false,-1, 63,0);
        tracep->declQuad(c+10698,"ariane_testharness i_clint rdata", false,-1, 63,0);
        tracep->declBus(c+10700,"ariane_testharness i_clint register_address", false,-1, 15,0);
        tracep->declQuad(c+10701,"ariane_testharness i_clint mtime_n", false,-1, 63,0);
        tracep->declQuad(c+26759,"ariane_testharness i_clint mtime_q", false,-1, 63,0);
        tracep->declQuad(c+10703,"ariane_testharness i_clint mtimecmp_n(0)", false,-1, 63,0);
        tracep->declQuad(c+26761,"ariane_testharness i_clint mtimecmp_q(0)", false,-1, 63,0);
        tracep->declBus(c+10705,"ariane_testharness i_clint msip_n", false,-1, 0,0);
        tracep->declBus(c+25962,"ariane_testharness i_clint msip_q", false,-1, 0,0);
        tracep->declBit(c+26763,"ariane_testharness i_clint increase_timer", false,-1);
        tracep->declBus(c+32428,"ariane_testharness i_clint irq_gen unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_clint axi_lite_interface_i AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_clint axi_lite_interface_i AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_clint axi_lite_interface_i AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_clint axi_lite_interface_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_clint axi_lite_interface_i rst_ni", false,-1);
        tracep->declBus(c+2262,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw id", false,-1, 4,0);
        tracep->declQuad(c+2263,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw addr", false,-1, 63,0);
        tracep->declBus(c+2265,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw len", false,-1, 7,0);
        tracep->declBus(c+2266,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw size", false,-1, 2,0);
        tracep->declBus(c+2267,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw burst", false,-1, 1,0);
        tracep->declBit(c+2268,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw lock", false,-1);
        tracep->declBus(c+2269,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw cache", false,-1, 3,0);
        tracep->declBus(c+2270,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw prot", false,-1, 2,0);
        tracep->declBus(c+2271,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw qos", false,-1, 3,0);
        tracep->declBus(c+2272,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw region", false,-1, 3,0);
        tracep->declBus(c+2273,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw atop", false,-1, 5,0);
        tracep->declBus(c+2274,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw user", false,-1, 0,0);
        tracep->declBit(c+2275,"ariane_testharness i_clint axi_lite_interface_i axi_req_i aw_valid", false,-1);
        tracep->declQuad(c+2276,"ariane_testharness i_clint axi_lite_interface_i axi_req_i w data", false,-1, 63,0);
        tracep->declBus(c+2278,"ariane_testharness i_clint axi_lite_interface_i axi_req_i w strb", false,-1, 7,0);
        tracep->declBit(c+2279,"ariane_testharness i_clint axi_lite_interface_i axi_req_i w last", false,-1);
        tracep->declBus(c+2280,"ariane_testharness i_clint axi_lite_interface_i axi_req_i w user", false,-1, 0,0);
        tracep->declBit(c+2281,"ariane_testharness i_clint axi_lite_interface_i axi_req_i w_valid", false,-1);
        tracep->declBit(c+2282,"ariane_testharness i_clint axi_lite_interface_i axi_req_i b_ready", false,-1);
        tracep->declBus(c+2283,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar id", false,-1, 4,0);
        tracep->declQuad(c+2284,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar addr", false,-1, 63,0);
        tracep->declBus(c+2286,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar len", false,-1, 7,0);
        tracep->declBus(c+2287,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar size", false,-1, 2,0);
        tracep->declBus(c+2288,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar burst", false,-1, 1,0);
        tracep->declBit(c+2289,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar lock", false,-1);
        tracep->declBus(c+2290,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar cache", false,-1, 3,0);
        tracep->declBus(c+2291,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar prot", false,-1, 2,0);
        tracep->declBus(c+2292,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar qos", false,-1, 3,0);
        tracep->declBus(c+2293,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar region", false,-1, 3,0);
        tracep->declBus(c+2294,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar user", false,-1, 0,0);
        tracep->declBit(c+2295,"ariane_testharness i_clint axi_lite_interface_i axi_req_i ar_valid", false,-1);
        tracep->declBit(c+2296,"ariane_testharness i_clint axi_lite_interface_i axi_req_i r_ready", false,-1);
        tracep->declBit(c+16621,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o aw_ready", false,-1);
        tracep->declBit(c+16622,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o ar_ready", false,-1);
        tracep->declBit(c+16623,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o w_ready", false,-1);
        tracep->declBit(c+16624,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o b_valid", false,-1);
        tracep->declBus(c+16625,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o b id", false,-1, 4,0);
        tracep->declBus(c+16626,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o b resp", false,-1, 1,0);
        tracep->declBus(c+16627,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o b user", false,-1, 0,0);
        tracep->declBit(c+16628,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r_valid", false,-1);
        tracep->declBus(c+16629,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r id", false,-1, 4,0);
        tracep->declQuad(c+16630,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r data", false,-1, 63,0);
        tracep->declBus(c+16632,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r resp", false,-1, 1,0);
        tracep->declBit(c+16633,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r last", false,-1);
        tracep->declBus(c+16634,"ariane_testharness i_clint axi_lite_interface_i axi_resp_o r user", false,-1, 0,0);
        tracep->declQuad(c+10691,"ariane_testharness i_clint axi_lite_interface_i address_o", false,-1, 63,0);
        tracep->declBit(c+10693,"ariane_testharness i_clint axi_lite_interface_i en_o", false,-1);
        tracep->declBit(c+10694,"ariane_testharness i_clint axi_lite_interface_i we_o", false,-1);
        tracep->declBus(c+10695,"ariane_testharness i_clint axi_lite_interface_i be_o", false,-1, 7,0);
        tracep->declQuad(c+10698,"ariane_testharness i_clint axi_lite_interface_i data_i", false,-1, 63,0);
        tracep->declQuad(c+10696,"ariane_testharness i_clint axi_lite_interface_i data_o", false,-1, 63,0);
        tracep->declBus(c+26764,"ariane_testharness i_clint axi_lite_interface_i state_q", false,-1, 1,0);
        tracep->declBus(c+10706,"ariane_testharness i_clint axi_lite_interface_i state_d", false,-1, 1,0);
        tracep->declBus(c+10707,"ariane_testharness i_clint axi_lite_interface_i trans_id_n", false,-1, 4,0);
        tracep->declBus(c+26765,"ariane_testharness i_clint axi_lite_interface_i trans_id_q", false,-1, 4,0);
        tracep->declQuad(c+10708,"ariane_testharness i_clint axi_lite_interface_i address_n", false,-1, 63,0);
        tracep->declQuad(c+26766,"ariane_testharness i_clint axi_lite_interface_i address_q", false,-1, 63,0);
        tracep->declBus(c+32516,"ariane_testharness i_clint i_sync_edge STAGES", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_clint i_sync_edge clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_clint i_sync_edge rst_ni", false,-1);
        tracep->declBit(c+32407,"ariane_testharness i_clint i_sync_edge serial_i", false,-1);
        tracep->declBit(c+26763,"ariane_testharness i_clint i_sync_edge r_edge_o", false,-1);
        tracep->declBit(c+26768,"ariane_testharness i_clint i_sync_edge f_edge_o", false,-1);
        tracep->declBit(c+26769,"ariane_testharness i_clint i_sync_edge serial_o", false,-1);
        tracep->declBit(c+26770,"ariane_testharness i_clint i_sync_edge serial", false,-1);
        tracep->declBit(c+26769,"ariane_testharness i_clint i_sync_edge serial_q", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_clint i_sync_edge i_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_clint i_sync_edge i_sync clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_clint i_sync_edge i_sync rst_ni", false,-1);
        tracep->declBit(c+32407,"ariane_testharness i_clint i_sync_edge i_sync serial_i", false,-1);
        tracep->declBit(c+26770,"ariane_testharness i_clint i_sync_edge i_sync serial_o", false,-1);
        tracep->declBus(c+26771,"ariane_testharness i_clint i_sync_edge i_sync reg_q", false,-1, 1,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals AxiUserWidth", false,-1, 31,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals InclUART", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals InclSPI", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals InclEthernet", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals InclGPIO", false,-1);
        tracep->declBit(c+32430,"ariane_testharness i_ariane_peripherals InclTimer", false,-1);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals rst_ni", false,-1);
        tracep->declBus(c+25964,"ariane_testharness i_ariane_peripherals irq_o", false,-1, 1,0);
        tracep->declBit(c+32502,"ariane_testharness i_ariane_peripherals rx_i", false,-1);
        tracep->declBit(c+32501,"ariane_testharness i_ariane_peripherals tx_o", false,-1);
        tracep->declBit(c+32947,"ariane_testharness i_ariane_peripherals eth_txck", false,-1);
        tracep->declBit(c+32948,"ariane_testharness i_ariane_peripherals eth_rxck", false,-1);
        tracep->declBit(c+32949,"ariane_testharness i_ariane_peripherals eth_rxctl", false,-1);
        tracep->declBus(c+32950,"ariane_testharness i_ariane_peripherals eth_rxd", false,-1, 3,0);
        tracep->declBit(c+32951,"ariane_testharness i_ariane_peripherals eth_rst_n", false,-1);
        tracep->declBit(c+32952,"ariane_testharness i_ariane_peripherals eth_tx_en", false,-1);
        tracep->declBus(c+32953,"ariane_testharness i_ariane_peripherals eth_txd", false,-1, 3,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals phy_mdio", false,-1);
        tracep->declBit(c+32954,"ariane_testharness i_ariane_peripherals eth_mdc", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals mdio", false,-1);
        tracep->declBit(c+32955,"ariane_testharness i_ariane_peripherals mdc", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals spi_clk_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals spi_mosi", false,-1);
        tracep->declBit(c+32956,"ariane_testharness i_ariane_peripherals spi_miso", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals spi_ss", false,-1);
        tracep->declBus(c+26772,"ariane_testharness i_ariane_peripherals irq_sources", false,-1, 29,0);
        tracep->declBit(c+26773,"ariane_testharness i_ariane_peripherals plic_penable", false,-1);
        tracep->declBit(c+26774,"ariane_testharness i_ariane_peripherals plic_pwrite", false,-1);
        tracep->declBus(c+26775,"ariane_testharness i_ariane_peripherals plic_paddr", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals plic_psel", false,-1);
        tracep->declBus(c+26776,"ariane_testharness i_ariane_peripherals plic_pwdata", false,-1, 31,0);
        tracep->declBus(c+26777,"ariane_testharness i_ariane_peripherals plic_prdata", false,-1, 31,0);
        tracep->declBit(c+26778,"ariane_testharness i_ariane_peripherals plic_pready", false,-1);
        tracep->declBit(c+26779,"ariane_testharness i_ariane_peripherals plic_pslverr", false,-1);
        tracep->declBus(c+26780,"ariane_testharness i_ariane_peripherals plic_req addr", false,-1, 31,0);
        tracep->declBit(c+26781,"ariane_testharness i_ariane_peripherals plic_req write", false,-1);
        tracep->declBus(c+26782,"ariane_testharness i_ariane_peripherals plic_req wdata", false,-1, 31,0);
        tracep->declBus(c+26783,"ariane_testharness i_ariane_peripherals plic_req wstrb", false,-1, 3,0);
        tracep->declBit(c+26784,"ariane_testharness i_ariane_peripherals plic_req valid", false,-1);
        tracep->declBus(c+26785,"ariane_testharness i_ariane_peripherals plic_rsp rdata", false,-1, 31,0);
        tracep->declBit(c+26786,"ariane_testharness i_ariane_peripherals plic_rsp error", false,-1);
        tracep->declBit(c+26787,"ariane_testharness i_ariane_peripherals plic_rsp ready", false,-1);
        tracep->declBit(c+26788,"ariane_testharness i_ariane_peripherals uart_penable", false,-1);
        tracep->declBit(c+26789,"ariane_testharness i_ariane_peripherals uart_pwrite", false,-1);
        tracep->declBus(c+26790,"ariane_testharness i_ariane_peripherals uart_paddr", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals uart_psel", false,-1);
        tracep->declBus(c+26791,"ariane_testharness i_ariane_peripherals uart_pwdata", false,-1, 31,0);
        tracep->declBus(c+26792,"ariane_testharness i_ariane_peripherals uart_prdata", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals uart_pready", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals uart_pslverr", false,-1);
        tracep->declBit(c+26793,"ariane_testharness i_ariane_peripherals gen_timer timer_penable", false,-1);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer timer_pwrite", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer timer_paddr", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer timer_psel", false,-1);
        tracep->declBus(c+26796,"ariane_testharness i_ariane_peripherals gen_timer timer_pwdata", false,-1, 31,0);
        tracep->declBus(c+26797,"ariane_testharness i_ariane_peripherals gen_timer timer_prdata", false,-1, 31,0);
        tracep->declBit(c+26798,"ariane_testharness i_ariane_peripherals gen_timer timer_pready", false,-1);
        tracep->declBit(c+26799,"ariane_testharness i_ariane_peripherals gen_timer timer_pslverr", false,-1);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI4_ADDRESS_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI4_RDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI4_WDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI4_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI4_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AXI_NUMBYTES", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BUFF_DEPTH_SLAVE", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic APB_NUM_SLAVES", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ACLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARESETn", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic test_en_i", false,-1);
        tracep->declBus(c+10710,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWID_i", false,-1, 4,0);
        tracep->declQuad(c+10711,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWADDR_i", false,-1, 63,0);
        tracep->declBus(c+10713,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWLEN_i", false,-1, 7,0);
        tracep->declBus(c+10714,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10715,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWBURST_i", false,-1, 1,0);
        tracep->declBit(c+10716,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWLOCK_i", false,-1);
        tracep->declBus(c+10717,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10718,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWPROT_i", false,-1, 2,0);
        tracep->declBus(c+10719,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWREGION_i", false,-1, 3,0);
        tracep->declBus(c+10720,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWUSER_i", false,-1, 0,0);
        tracep->declBus(c+10721,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWQOS_i", false,-1, 3,0);
        tracep->declBit(c+10722,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWVALID_i", false,-1);
        tracep->declBit(c+26800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWREADY_o", false,-1);
        tracep->declBus(c+10723,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(0)", false,-1, 7,0);
        tracep->declBus(c+10724,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(1)", false,-1, 7,0);
        tracep->declBus(c+10725,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(2)", false,-1, 7,0);
        tracep->declBus(c+10726,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(3)", false,-1, 7,0);
        tracep->declBus(c+10727,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(4)", false,-1, 7,0);
        tracep->declBus(c+10728,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(5)", false,-1, 7,0);
        tracep->declBus(c+10729,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(6)", false,-1, 7,0);
        tracep->declBus(c+10730,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA_i(7)", false,-1, 7,0);
        tracep->declBus(c+10731,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WSTRB_i", false,-1, 7,0);
        tracep->declBit(c+10732,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WLAST_i", false,-1);
        tracep->declBus(c+10733,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WUSER_i", false,-1, 0,0);
        tracep->declBit(c+10734,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WVALID_i", false,-1);
        tracep->declBit(c+26801,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WREADY_o", false,-1);
        tracep->declBus(c+26802,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BID_o", false,-1, 4,0);
        tracep->declBus(c+26803,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BRESP_o", false,-1, 1,0);
        tracep->declBit(c+26804,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BVALID_o", false,-1);
        tracep->declBus(c+26805,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BUSER_o", false,-1, 0,0);
        tracep->declBit(c+10735,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BREADY_i", false,-1);
        tracep->declBus(c+10736,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARID_i", false,-1, 4,0);
        tracep->declQuad(c+10737,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARADDR_i", false,-1, 63,0);
        tracep->declBus(c+10739,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARLEN_i", false,-1, 7,0);
        tracep->declBus(c+10740,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10741,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARBURST_i", false,-1, 1,0);
        tracep->declBit(c+10742,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARLOCK_i", false,-1);
        tracep->declBus(c+10743,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10744,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARPROT_i", false,-1, 2,0);
        tracep->declBus(c+10745,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARREGION_i", false,-1, 3,0);
        tracep->declBus(c+10746,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARUSER_i", false,-1, 0,0);
        tracep->declBus(c+10747,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARQOS_i", false,-1, 3,0);
        tracep->declBit(c+10748,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARVALID_i", false,-1);
        tracep->declBit(c+26806,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARREADY_o", false,-1);
        tracep->declBus(c+26807,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RID_o", false,-1, 4,0);
        tracep->declQuad(c+26808,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RDATA_o", false,-1, 63,0);
        tracep->declBus(c+26810,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RRESP_o", false,-1, 1,0);
        tracep->declBit(c+26811,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RLAST_o", false,-1);
        tracep->declBus(c+26812,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RUSER_o", false,-1, 0,0);
        tracep->declBit(c+26813,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RVALID_o", false,-1);
        tracep->declBit(c+10749,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RREADY_i", false,-1);
        tracep->declBit(c+26773,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PENABLE", false,-1);
        tracep->declBit(c+26774,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PWRITE", false,-1);
        tracep->declBus(c+26775,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PADDR", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PSEL", false,-1);
        tracep->declBus(c+26776,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PWDATA", false,-1, 31,0);
        tracep->declBus(c+26777,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PRDATA", false,-1, 31,0);
        tracep->declBit(c+26778,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PREADY", false,-1);
        tracep->declBit(c+26779,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic PSLVERR", false,-1);
        tracep->declBus(c+26814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWID", false,-1, 4,0);
        tracep->declQuad(c+26815,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWADDR", false,-1, 63,0);
        tracep->declBus(c+26817,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWLEN", false,-1, 7,0);
        tracep->declBus(c+26818,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWSIZE", false,-1, 2,0);
        tracep->declBus(c+26819,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWBURST", false,-1, 1,0);
        tracep->declBit(c+26820,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWLOCK", false,-1);
        tracep->declBus(c+26821,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWCACHE", false,-1, 3,0);
        tracep->declBus(c+26822,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWPROT", false,-1, 2,0);
        tracep->declBus(c+26823,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWREGION", false,-1, 3,0);
        tracep->declBus(c+26824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWUSER", false,-1, 0,0);
        tracep->declBus(c+26825,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWQOS", false,-1, 3,0);
        tracep->declBit(c+26826,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWVALID", false,-1);
        tracep->declBit(c+26827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWREADY", false,-1);
        tracep->declBus(c+26828,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA(0)", false,-1, 31,0);
        tracep->declBus(c+26829,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WDATA(1)", false,-1, 31,0);
        tracep->declBus(c+26830,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WSTRB", false,-1, 7,0);
        tracep->declBit(c+26831,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WLAST", false,-1);
        tracep->declBus(c+26832,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WUSER", false,-1, 0,0);
        tracep->declBit(c+26833,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WVALID", false,-1);
        tracep->declBit(c+26834,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic WREADY", false,-1);
        tracep->declBus(c+26814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BID", false,-1, 4,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BRESP", false,-1, 1,0);
        tracep->declBit(c+26835,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BVALID", false,-1);
        tracep->declBus(c+26824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BUSER", false,-1, 0,0);
        tracep->declBit(c+26836,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic BREADY", false,-1);
        tracep->declBus(c+26837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARID", false,-1, 4,0);
        tracep->declQuad(c+26838,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARADDR", false,-1, 63,0);
        tracep->declBus(c+26840,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARLEN", false,-1, 7,0);
        tracep->declBus(c+26841,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARSIZE", false,-1, 2,0);
        tracep->declBus(c+26842,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARBURST", false,-1, 1,0);
        tracep->declBit(c+26843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARLOCK", false,-1);
        tracep->declBus(c+26844,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARCACHE", false,-1, 3,0);
        tracep->declBus(c+26845,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARPROT", false,-1, 2,0);
        tracep->declBus(c+26846,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARREGION", false,-1, 3,0);
        tracep->declBus(c+26847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARUSER", false,-1, 0,0);
        tracep->declBus(c+26848,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARQOS", false,-1, 3,0);
        tracep->declBit(c+26849,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARVALID", false,-1);
        tracep->declBit(c+26850,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARREADY", false,-1);
        tracep->declBus(c+26837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RID", false,-1, 4,0);
        tracep->declBus(c+26851,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RDATA(0)", false,-1, 31,0);
        tracep->declBus(c+26852,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RDATA(1)", false,-1, 31,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RRESP", false,-1, 1,0);
        tracep->declBit(c+26853,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RLAST", false,-1);
        tracep->declBus(c+26847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RUSER", false,-1, 0,0);
        tracep->declBit(c+26854,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RVALID", false,-1);
        tracep->declBit(c+26855,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RREADY", false,-1);
        tracep->declBus(c+26856,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic CS", false,-1, 3,0);
        tracep->declBus(c+26857,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic NS", false,-1, 3,0);
        tracep->declBit(c+26858,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic W_word_sel", false,-1);
        tracep->declBus(c+26775,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic address", false,-1, 31,0);
        tracep->declBit(c+26859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic read_req", false,-1);
        tracep->declBit(c+26774,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic write_req", false,-1);
        tracep->declBit(c+26860,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic sample_AR", false,-1);
        tracep->declBus(c+26861,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARLEN_Q", false,-1, 8,0);
        tracep->declBit(c+26862,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic decr_ARLEN", false,-1);
        tracep->declBit(c+26863,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic sample_AW", false,-1);
        tracep->declBus(c+26864,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWLEN_Q", false,-1, 8,0);
        tracep->declBit(c+26865,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic decr_AWLEN", false,-1);
        tracep->declQuad(c+26866,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic ARADDR_Q", false,-1, 63,0);
        tracep->declBit(c+26868,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic incr_ARADDR", false,-1);
        tracep->declQuad(c+26869,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic AWADDR_Q", false,-1, 63,0);
        tracep->declBit(c+26871,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic incr_AWADDR", false,-1);
        tracep->declBit(c+26872,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic sample_RDATA_0", false,-1);
        tracep->declBit(c+26873,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic sample_RDATA_1", false,-1);
        tracep->declBus(c+26874,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RDATA_Q_0", false,-1, 31,0);
        tracep->declBus(c+26875,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic RDATA_Q_1", false,-1, 31,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10722,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10711,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10718,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10719,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10713,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10714,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10715,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10716,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10717,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10721,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10710,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10720,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+26800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+26826,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+26815,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+26822,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+26823,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+26817,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+26818,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+26819,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+26820,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+26821,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+26825,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+26814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+26824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+26827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10750,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+26876,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10722,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+26800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10750,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+26827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+26826,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+26876,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+26880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+26881,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+26880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+26881,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+26882,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10750,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10754,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+26876,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+26883,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+26880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+26881,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+26882,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10750,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10754,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+26876,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+26883,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+26884,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26881,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26884,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10750,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10754,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+26876,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+26883,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10755,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+26885,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26886,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10756,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26887,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10757,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26888,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10758,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10762,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+26889,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+26893,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10748,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10737,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10744,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10745,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10739,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10740,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10741,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10742,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10743,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10747,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10736,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10746,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+26806,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+26849,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+26838,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+26845,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+26846,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+26840,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+26841,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+26842,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+26843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+26844,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+26848,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+26837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+26847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+26850,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10766,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+26897,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10748,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+26806,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10766,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+26850,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+26849,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+26897,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+26901,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+26902,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+26901,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+26902,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+26903,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10766,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10770,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+26897,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+26904,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+26901,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+26902,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+26903,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10766,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10770,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+26897,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+26904,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+26905,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26901,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26902,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26905,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10766,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10770,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+26897,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+26904,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10771,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+26906,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26907,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10772,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26908,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10773,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26909,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10774,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10778,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+26910,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+26914,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10734,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10782,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+10731,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_strb_i", false,-1, 7,0);
        tracep->declBus(c+10733,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+10732,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+26801,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+26833,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+26918,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+26830,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_strb_o", false,-1, 7,0);
        tracep->declBus(c+26832,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+26831,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_last_o", false,-1);
        tracep->declBit(c+26834,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10784,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i s_data_in", false,-1, 73,0);
        tracep->declArray(c+26920,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i s_data_out", false,-1, 73,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32961,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10734,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+26801,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10784,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice data_i", false,-1, 73,0);
        tracep->declBit(c+26834,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+26833,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+26920,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice data_o", false,-1, 73,0);
        tracep->declBit(c+26923,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+26924,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+26923,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+26924,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+26925,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10784,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 73,0);
        tracep->declBit(c+10787,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+26920,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 73,0);
        tracep->declBit(c+26926,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+26923,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+26924,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+26925,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10784,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 73,0);
        tracep->declBit(c+10787,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+26920,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 73,0);
        tracep->declBit(c+26926,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+26927,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26923,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26924,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26927,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10784,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 73,0);
        tracep->declBit(c+10787,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+26920,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 73,0);
        tracep->declBit(c+26926,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10788,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+26928,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26929,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10789,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26930,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10790,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26931,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10791,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 73,0);
        tracep->declArray(c+10794,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 73,0);
        tracep->declArray(c+26932,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 73,0);
        tracep->declArray(c+26935,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 73,0);
        tracep->declBus(c+32963,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32882,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32505,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32964,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32885,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i test_en_i", false,-1);
        tracep->declBit(c+26854,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+26938,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+26847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBus(c+26837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBit(c+26853,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+26855,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+26813,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+26808,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+26810,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+26812,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBus(c+26807,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBit(c+26811,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_last_o", false,-1);
        tracep->declBit(c+10749,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+26940,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i s_data_in", false,-1, 72,0);
        tracep->declArray(c+26943,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i s_data_out", false,-1, 72,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32965,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+26854,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+26855,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+26940,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice data_i", false,-1, 72,0);
        tracep->declBit(c+10749,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+26813,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+26943,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice data_o", false,-1, 72,0);
        tracep->declBit(c+26946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+26947,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+26946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+26947,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+26948,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+26940,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 72,0);
        tracep->declBit(c+26949,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+26943,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 72,0);
        tracep->declBit(c+10797,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+26946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+26947,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+26948,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+26940,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 72,0);
        tracep->declBit(c+26949,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+26943,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 72,0);
        tracep->declBit(c+10797,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+26950,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26947,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26950,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+26940,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 72,0);
        tracep->declBit(c+26949,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+26943,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 72,0);
        tracep->declBit(c+10797,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+26951,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10798,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26952,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+26953,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26954,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10799,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26955,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+26956,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 72,0);
        tracep->declArray(c+26959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 72,0);
        tracep->declArray(c+26962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 72,0);
        tracep->declArray(c+26965,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 72,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i test_en_i", false,-1);
        tracep->declBit(c+26835,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i slave_valid_i", false,-1);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+26814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+26824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+26836,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+26804,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i master_valid_o", false,-1);
        tracep->declBus(c+26803,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+26802,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+26805,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+10735,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i master_ready_i", false,-1);
        tracep->declBus(c+26968,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i s_data_in", false,-1, 7,0);
        tracep->declBus(c+26969,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i s_data_out", false,-1, 7,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+26835,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+26836,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declBus(c+26968,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice data_i", false,-1, 7,0);
        tracep->declBit(c+10735,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+26804,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declBus(c+26969,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice data_o", false,-1, 7,0);
        tracep->declBit(c+26970,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+26971,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+26970,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+26971,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+26972,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declBus(c+26968,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+26973,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declBus(c+26969,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+10800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+26970,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+26971,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+26972,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declBus(c+26968,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 7,0);
        tracep->declBit(c+26973,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declBus(c+26969,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 7,0);
        tracep->declBit(c+10800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+26974,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+26970,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+26971,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+26974,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+26968,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+26973,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+26969,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+10800,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+26975,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10801,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26976,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+26977,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+26978,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10802,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+26979,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+26980,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 7,0);
        tracep->declBus(c+26981,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 7,0);
        tracep->declBus(c+26982,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 7,0);
        tracep->declBus(c+26983,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_plic slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 7,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_apb_to_reg clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_apb_to_reg rst_ni", false,-1);
        tracep->declBit(c+26773,"ariane_testharness i_ariane_peripherals i_apb_to_reg penable_i", false,-1);
        tracep->declBit(c+26774,"ariane_testharness i_ariane_peripherals i_apb_to_reg pwrite_i", false,-1);
        tracep->declBus(c+26775,"ariane_testharness i_ariane_peripherals i_apb_to_reg paddr_i", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_apb_to_reg psel_i", false,-1);
        tracep->declBus(c+26776,"ariane_testharness i_ariane_peripherals i_apb_to_reg pwdata_i", false,-1, 31,0);
        tracep->declBus(c+26777,"ariane_testharness i_ariane_peripherals i_apb_to_reg prdata_o", false,-1, 31,0);
        tracep->declBit(c+26778,"ariane_testharness i_ariane_peripherals i_apb_to_reg pready_o", false,-1);
        tracep->declBit(c+26779,"ariane_testharness i_ariane_peripherals i_apb_to_reg pslverr_o", false,-1);
        tracep->declBus(c+32967,"ariane_testharness i_ariane_peripherals i_plic N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_plic N_TARGET", false,-1, 31,0);
        tracep->declBus(c+32968,"ariane_testharness i_ariane_peripherals i_plic MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_plic SRCW", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_plic clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_plic rst_ni", false,-1);
        tracep->declBus(c+26780,"ariane_testharness i_ariane_peripherals i_plic req_i addr", false,-1, 31,0);
        tracep->declBit(c+26781,"ariane_testharness i_ariane_peripherals i_plic req_i write", false,-1);
        tracep->declBus(c+26782,"ariane_testharness i_ariane_peripherals i_plic req_i wdata", false,-1, 31,0);
        tracep->declBus(c+26783,"ariane_testharness i_ariane_peripherals i_plic req_i wstrb", false,-1, 3,0);
        tracep->declBit(c+26784,"ariane_testharness i_ariane_peripherals i_plic req_i valid", false,-1);
        tracep->declBus(c+26785,"ariane_testharness i_ariane_peripherals i_plic resp_o rdata", false,-1, 31,0);
        tracep->declBit(c+26786,"ariane_testharness i_ariane_peripherals i_plic resp_o error", false,-1);
        tracep->declBit(c+26787,"ariane_testharness i_ariane_peripherals i_plic resp_o ready", false,-1);
        tracep->declBus(c+32969,"ariane_testharness i_ariane_peripherals i_plic le_i", false,-1, 29,0);
        tracep->declBus(c+26772,"ariane_testharness i_ariane_peripherals i_plic irq_sources_i", false,-1, 29,0);
        tracep->declBus(c+25964,"ariane_testharness i_ariane_peripherals i_plic eip_targets_o", false,-1, 1,0);
        tracep->declBus(c+32575,"ariane_testharness i_ariane_peripherals i_plic PRIOW", false,-1, 31,0);
        tracep->declBus(c+26984,"ariane_testharness i_ariane_peripherals i_plic ip", false,-1, 29,0);
        tracep->declBus(c+26985,"ariane_testharness i_ariane_peripherals i_plic threshold_q(0)", false,-1, 2,0);
        tracep->declBus(c+26986,"ariane_testharness i_ariane_peripherals i_plic threshold_q(1)", false,-1, 2,0);
        tracep->declBus(c+26987,"ariane_testharness i_ariane_peripherals i_plic claim_re", false,-1, 1,0);
        tracep->declBus(c+26988,"ariane_testharness i_ariane_peripherals i_plic claim_id(0)", false,-1, 4,0);
        tracep->declBus(c+26989,"ariane_testharness i_ariane_peripherals i_plic claim_id(1)", false,-1, 4,0);
        tracep->declBus(c+26990,"ariane_testharness i_ariane_peripherals i_plic claim", false,-1, 29,0);
        tracep->declBus(c+26991,"ariane_testharness i_ariane_peripherals i_plic complete_we", false,-1, 1,0);
        tracep->declBus(c+26992,"ariane_testharness i_ariane_peripherals i_plic complete_id(0)", false,-1, 4,0);
        tracep->declBus(c+26993,"ariane_testharness i_ariane_peripherals i_plic complete_id(1)", false,-1, 4,0);
        tracep->declBus(c+26994,"ariane_testharness i_ariane_peripherals i_plic complete", false,-1, 29,0);
        tracep->declBus(c+26995,"ariane_testharness i_ariane_peripherals i_plic prio_q(0)", false,-1, 2,0);
        tracep->declBus(c+26996,"ariane_testharness i_ariane_peripherals i_plic prio_q(1)", false,-1, 2,0);
        tracep->declBus(c+26997,"ariane_testharness i_ariane_peripherals i_plic prio_q(2)", false,-1, 2,0);
        tracep->declBus(c+26998,"ariane_testharness i_ariane_peripherals i_plic prio_q(3)", false,-1, 2,0);
        tracep->declBus(c+26999,"ariane_testharness i_ariane_peripherals i_plic prio_q(4)", false,-1, 2,0);
        tracep->declBus(c+27000,"ariane_testharness i_ariane_peripherals i_plic prio_q(5)", false,-1, 2,0);
        tracep->declBus(c+27001,"ariane_testharness i_ariane_peripherals i_plic prio_q(6)", false,-1, 2,0);
        tracep->declBus(c+27002,"ariane_testharness i_ariane_peripherals i_plic prio_q(7)", false,-1, 2,0);
        tracep->declBus(c+27003,"ariane_testharness i_ariane_peripherals i_plic prio_q(8)", false,-1, 2,0);
        tracep->declBus(c+27004,"ariane_testharness i_ariane_peripherals i_plic prio_q(9)", false,-1, 2,0);
        tracep->declBus(c+27005,"ariane_testharness i_ariane_peripherals i_plic prio_q(10)", false,-1, 2,0);
        tracep->declBus(c+27006,"ariane_testharness i_ariane_peripherals i_plic prio_q(11)", false,-1, 2,0);
        tracep->declBus(c+27007,"ariane_testharness i_ariane_peripherals i_plic prio_q(12)", false,-1, 2,0);
        tracep->declBus(c+27008,"ariane_testharness i_ariane_peripherals i_plic prio_q(13)", false,-1, 2,0);
        tracep->declBus(c+27009,"ariane_testharness i_ariane_peripherals i_plic prio_q(14)", false,-1, 2,0);
        tracep->declBus(c+27010,"ariane_testharness i_ariane_peripherals i_plic prio_q(15)", false,-1, 2,0);
        tracep->declBus(c+27011,"ariane_testharness i_ariane_peripherals i_plic prio_q(16)", false,-1, 2,0);
        tracep->declBus(c+27012,"ariane_testharness i_ariane_peripherals i_plic prio_q(17)", false,-1, 2,0);
        tracep->declBus(c+27013,"ariane_testharness i_ariane_peripherals i_plic prio_q(18)", false,-1, 2,0);
        tracep->declBus(c+27014,"ariane_testharness i_ariane_peripherals i_plic prio_q(19)", false,-1, 2,0);
        tracep->declBus(c+27015,"ariane_testharness i_ariane_peripherals i_plic prio_q(20)", false,-1, 2,0);
        tracep->declBus(c+27016,"ariane_testharness i_ariane_peripherals i_plic prio_q(21)", false,-1, 2,0);
        tracep->declBus(c+27017,"ariane_testharness i_ariane_peripherals i_plic prio_q(22)", false,-1, 2,0);
        tracep->declBus(c+27018,"ariane_testharness i_ariane_peripherals i_plic prio_q(23)", false,-1, 2,0);
        tracep->declBus(c+27019,"ariane_testharness i_ariane_peripherals i_plic prio_q(24)", false,-1, 2,0);
        tracep->declBus(c+27020,"ariane_testharness i_ariane_peripherals i_plic prio_q(25)", false,-1, 2,0);
        tracep->declBus(c+27021,"ariane_testharness i_ariane_peripherals i_plic prio_q(26)", false,-1, 2,0);
        tracep->declBus(c+27022,"ariane_testharness i_ariane_peripherals i_plic prio_q(27)", false,-1, 2,0);
        tracep->declBus(c+27023,"ariane_testharness i_ariane_peripherals i_plic prio_q(28)", false,-1, 2,0);
        tracep->declBus(c+27024,"ariane_testharness i_ariane_peripherals i_plic prio_q(29)", false,-1, 2,0);
        tracep->declBus(c+27025,"ariane_testharness i_ariane_peripherals i_plic ie_q(0)", false,-1, 29,0);
        tracep->declBus(c+27026,"ariane_testharness i_ariane_peripherals i_plic ie_q(1)", false,-1, 29,0);
        tracep->declBus(c+27027,"ariane_testharness i_ariane_peripherals i_plic threshold_we_o", false,-1, 1,0);
        tracep->declBus(c+27028,"ariane_testharness i_ariane_peripherals i_plic threshold_o(0)", false,-1, 2,0);
        tracep->declBus(c+27029,"ariane_testharness i_ariane_peripherals i_plic threshold_o(1)", false,-1, 2,0);
        tracep->declBus(c+27030,"ariane_testharness i_ariane_peripherals i_plic prio_i(0)", false,-1, 2,0);
        tracep->declBus(c+27031,"ariane_testharness i_ariane_peripherals i_plic prio_i(1)", false,-1, 2,0);
        tracep->declBus(c+27032,"ariane_testharness i_ariane_peripherals i_plic prio_i(2)", false,-1, 2,0);
        tracep->declBus(c+27033,"ariane_testharness i_ariane_peripherals i_plic prio_i(3)", false,-1, 2,0);
        tracep->declBus(c+27034,"ariane_testharness i_ariane_peripherals i_plic prio_i(4)", false,-1, 2,0);
        tracep->declBus(c+27035,"ariane_testharness i_ariane_peripherals i_plic prio_i(5)", false,-1, 2,0);
        tracep->declBus(c+27036,"ariane_testharness i_ariane_peripherals i_plic prio_i(6)", false,-1, 2,0);
        tracep->declBus(c+27037,"ariane_testharness i_ariane_peripherals i_plic prio_i(7)", false,-1, 2,0);
        tracep->declBus(c+27038,"ariane_testharness i_ariane_peripherals i_plic prio_i(8)", false,-1, 2,0);
        tracep->declBus(c+27039,"ariane_testharness i_ariane_peripherals i_plic prio_i(9)", false,-1, 2,0);
        tracep->declBus(c+27040,"ariane_testharness i_ariane_peripherals i_plic prio_i(10)", false,-1, 2,0);
        tracep->declBus(c+27041,"ariane_testharness i_ariane_peripherals i_plic prio_i(11)", false,-1, 2,0);
        tracep->declBus(c+27042,"ariane_testharness i_ariane_peripherals i_plic prio_i(12)", false,-1, 2,0);
        tracep->declBus(c+27043,"ariane_testharness i_ariane_peripherals i_plic prio_i(13)", false,-1, 2,0);
        tracep->declBus(c+27044,"ariane_testharness i_ariane_peripherals i_plic prio_i(14)", false,-1, 2,0);
        tracep->declBus(c+27045,"ariane_testharness i_ariane_peripherals i_plic prio_i(15)", false,-1, 2,0);
        tracep->declBus(c+27046,"ariane_testharness i_ariane_peripherals i_plic prio_i(16)", false,-1, 2,0);
        tracep->declBus(c+27047,"ariane_testharness i_ariane_peripherals i_plic prio_i(17)", false,-1, 2,0);
        tracep->declBus(c+27048,"ariane_testharness i_ariane_peripherals i_plic prio_i(18)", false,-1, 2,0);
        tracep->declBus(c+27049,"ariane_testharness i_ariane_peripherals i_plic prio_i(19)", false,-1, 2,0);
        tracep->declBus(c+27050,"ariane_testharness i_ariane_peripherals i_plic prio_i(20)", false,-1, 2,0);
        tracep->declBus(c+27051,"ariane_testharness i_ariane_peripherals i_plic prio_i(21)", false,-1, 2,0);
        tracep->declBus(c+27052,"ariane_testharness i_ariane_peripherals i_plic prio_i(22)", false,-1, 2,0);
        tracep->declBus(c+27053,"ariane_testharness i_ariane_peripherals i_plic prio_i(23)", false,-1, 2,0);
        tracep->declBus(c+27054,"ariane_testharness i_ariane_peripherals i_plic prio_i(24)", false,-1, 2,0);
        tracep->declBus(c+27055,"ariane_testharness i_ariane_peripherals i_plic prio_i(25)", false,-1, 2,0);
        tracep->declBus(c+27056,"ariane_testharness i_ariane_peripherals i_plic prio_i(26)", false,-1, 2,0);
        tracep->declBus(c+27057,"ariane_testharness i_ariane_peripherals i_plic prio_i(27)", false,-1, 2,0);
        tracep->declBus(c+27058,"ariane_testharness i_ariane_peripherals i_plic prio_i(28)", false,-1, 2,0);
        tracep->declBus(c+27059,"ariane_testharness i_ariane_peripherals i_plic prio_i(29)", false,-1, 2,0);
        tracep->declBus(c+27060,"ariane_testharness i_ariane_peripherals i_plic prio_i(30)", false,-1, 2,0);
        tracep->declBus(c+27061,"ariane_testharness i_ariane_peripherals i_plic prio_o(0)", false,-1, 2,0);
        tracep->declBus(c+27062,"ariane_testharness i_ariane_peripherals i_plic prio_o(1)", false,-1, 2,0);
        tracep->declBus(c+27063,"ariane_testharness i_ariane_peripherals i_plic prio_o(2)", false,-1, 2,0);
        tracep->declBus(c+27064,"ariane_testharness i_ariane_peripherals i_plic prio_o(3)", false,-1, 2,0);
        tracep->declBus(c+27065,"ariane_testharness i_ariane_peripherals i_plic prio_o(4)", false,-1, 2,0);
        tracep->declBus(c+27066,"ariane_testharness i_ariane_peripherals i_plic prio_o(5)", false,-1, 2,0);
        tracep->declBus(c+27067,"ariane_testharness i_ariane_peripherals i_plic prio_o(6)", false,-1, 2,0);
        tracep->declBus(c+27068,"ariane_testharness i_ariane_peripherals i_plic prio_o(7)", false,-1, 2,0);
        tracep->declBus(c+27069,"ariane_testharness i_ariane_peripherals i_plic prio_o(8)", false,-1, 2,0);
        tracep->declBus(c+27070,"ariane_testharness i_ariane_peripherals i_plic prio_o(9)", false,-1, 2,0);
        tracep->declBus(c+27071,"ariane_testharness i_ariane_peripherals i_plic prio_o(10)", false,-1, 2,0);
        tracep->declBus(c+27072,"ariane_testharness i_ariane_peripherals i_plic prio_o(11)", false,-1, 2,0);
        tracep->declBus(c+27073,"ariane_testharness i_ariane_peripherals i_plic prio_o(12)", false,-1, 2,0);
        tracep->declBus(c+27074,"ariane_testharness i_ariane_peripherals i_plic prio_o(13)", false,-1, 2,0);
        tracep->declBus(c+27075,"ariane_testharness i_ariane_peripherals i_plic prio_o(14)", false,-1, 2,0);
        tracep->declBus(c+27076,"ariane_testharness i_ariane_peripherals i_plic prio_o(15)", false,-1, 2,0);
        tracep->declBus(c+27077,"ariane_testharness i_ariane_peripherals i_plic prio_o(16)", false,-1, 2,0);
        tracep->declBus(c+27078,"ariane_testharness i_ariane_peripherals i_plic prio_o(17)", false,-1, 2,0);
        tracep->declBus(c+27079,"ariane_testharness i_ariane_peripherals i_plic prio_o(18)", false,-1, 2,0);
        tracep->declBus(c+27080,"ariane_testharness i_ariane_peripherals i_plic prio_o(19)", false,-1, 2,0);
        tracep->declBus(c+27081,"ariane_testharness i_ariane_peripherals i_plic prio_o(20)", false,-1, 2,0);
        tracep->declBus(c+27082,"ariane_testharness i_ariane_peripherals i_plic prio_o(21)", false,-1, 2,0);
        tracep->declBus(c+27083,"ariane_testharness i_ariane_peripherals i_plic prio_o(22)", false,-1, 2,0);
        tracep->declBus(c+27084,"ariane_testharness i_ariane_peripherals i_plic prio_o(23)", false,-1, 2,0);
        tracep->declBus(c+27085,"ariane_testharness i_ariane_peripherals i_plic prio_o(24)", false,-1, 2,0);
        tracep->declBus(c+27086,"ariane_testharness i_ariane_peripherals i_plic prio_o(25)", false,-1, 2,0);
        tracep->declBus(c+27087,"ariane_testharness i_ariane_peripherals i_plic prio_o(26)", false,-1, 2,0);
        tracep->declBus(c+27088,"ariane_testharness i_ariane_peripherals i_plic prio_o(27)", false,-1, 2,0);
        tracep->declBus(c+27089,"ariane_testharness i_ariane_peripherals i_plic prio_o(28)", false,-1, 2,0);
        tracep->declBus(c+27090,"ariane_testharness i_ariane_peripherals i_plic prio_o(29)", false,-1, 2,0);
        tracep->declBus(c+27091,"ariane_testharness i_ariane_peripherals i_plic prio_o(30)", false,-1, 2,0);
        tracep->declBus(c+27092,"ariane_testharness i_ariane_peripherals i_plic prio_we_o", false,-1, 30,0);
        tracep->declBus(c+27093,"ariane_testharness i_ariane_peripherals i_plic ie_i(0)", false,-1, 30,0);
        tracep->declBus(c+27094,"ariane_testharness i_ariane_peripherals i_plic ie_i(1)", false,-1, 30,0);
        tracep->declBus(c+27095,"ariane_testharness i_ariane_peripherals i_plic ie_o(0)", false,-1, 30,0);
        tracep->declBus(c+27096,"ariane_testharness i_ariane_peripherals i_plic ie_o(1)", false,-1, 30,0);
        tracep->declBus(c+27097,"ariane_testharness i_ariane_peripherals i_plic ie_we_o", false,-1, 1,0);
        tracep->declBus(c+32964,"ariane_testharness i_ariane_peripherals i_plic unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+27098,"ariane_testharness i_ariane_peripherals i_plic unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+27099,"ariane_testharness i_ariane_peripherals i_plic unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+32967,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway rst_ni", false,-1);
        tracep->declBus(c+26772,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway src", false,-1, 29,0);
        tracep->declBus(c+32969,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway le", false,-1, 29,0);
        tracep->declBus(c+26990,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway claim", false,-1, 29,0);
        tracep->declBus(c+26994,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway complete", false,-1, 29,0);
        tracep->declBus(c+26984,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway ip", false,-1, 29,0);
        tracep->declBus(c+27100,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway ia", false,-1, 29,0);
        tracep->declBus(c+27101,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway set", false,-1, 29,0);
        tracep->declBus(c+27102,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway src_d", false,-1, 29,0);
        tracep->declBus(c+32970,"ariane_testharness i_ariane_peripherals i_plic i_rv_plic_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+27030,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(0)", false,-1, 2,0);
        tracep->declBus(c+27031,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(1)", false,-1, 2,0);
        tracep->declBus(c+27032,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(2)", false,-1, 2,0);
        tracep->declBus(c+27033,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(3)", false,-1, 2,0);
        tracep->declBus(c+27034,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(4)", false,-1, 2,0);
        tracep->declBus(c+27035,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(5)", false,-1, 2,0);
        tracep->declBus(c+27036,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(6)", false,-1, 2,0);
        tracep->declBus(c+27037,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(7)", false,-1, 2,0);
        tracep->declBus(c+27038,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(8)", false,-1, 2,0);
        tracep->declBus(c+27039,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(9)", false,-1, 2,0);
        tracep->declBus(c+27040,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(10)", false,-1, 2,0);
        tracep->declBus(c+27041,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(11)", false,-1, 2,0);
        tracep->declBus(c+27042,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(12)", false,-1, 2,0);
        tracep->declBus(c+27043,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(13)", false,-1, 2,0);
        tracep->declBus(c+27044,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(14)", false,-1, 2,0);
        tracep->declBus(c+27045,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(15)", false,-1, 2,0);
        tracep->declBus(c+27046,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(16)", false,-1, 2,0);
        tracep->declBus(c+27047,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(17)", false,-1, 2,0);
        tracep->declBus(c+27048,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(18)", false,-1, 2,0);
        tracep->declBus(c+27049,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(19)", false,-1, 2,0);
        tracep->declBus(c+27050,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(20)", false,-1, 2,0);
        tracep->declBus(c+27051,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(21)", false,-1, 2,0);
        tracep->declBus(c+27052,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(22)", false,-1, 2,0);
        tracep->declBus(c+27053,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(23)", false,-1, 2,0);
        tracep->declBus(c+27054,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(24)", false,-1, 2,0);
        tracep->declBus(c+27055,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(25)", false,-1, 2,0);
        tracep->declBus(c+27056,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(26)", false,-1, 2,0);
        tracep->declBus(c+27057,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(27)", false,-1, 2,0);
        tracep->declBus(c+27058,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(28)", false,-1, 2,0);
        tracep->declBus(c+27059,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(29)", false,-1, 2,0);
        tracep->declBus(c+27060,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_i(30)", false,-1, 2,0);
        tracep->declBus(c+27061,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(0)", false,-1, 2,0);
        tracep->declBus(c+27062,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(1)", false,-1, 2,0);
        tracep->declBus(c+27063,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(2)", false,-1, 2,0);
        tracep->declBus(c+27064,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(3)", false,-1, 2,0);
        tracep->declBus(c+27065,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(4)", false,-1, 2,0);
        tracep->declBus(c+27066,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(5)", false,-1, 2,0);
        tracep->declBus(c+27067,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(6)", false,-1, 2,0);
        tracep->declBus(c+27068,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(7)", false,-1, 2,0);
        tracep->declBus(c+27069,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(8)", false,-1, 2,0);
        tracep->declBus(c+27070,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(9)", false,-1, 2,0);
        tracep->declBus(c+27071,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(10)", false,-1, 2,0);
        tracep->declBus(c+27072,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(11)", false,-1, 2,0);
        tracep->declBus(c+27073,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(12)", false,-1, 2,0);
        tracep->declBus(c+27074,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(13)", false,-1, 2,0);
        tracep->declBus(c+27075,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(14)", false,-1, 2,0);
        tracep->declBus(c+27076,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(15)", false,-1, 2,0);
        tracep->declBus(c+27077,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(16)", false,-1, 2,0);
        tracep->declBus(c+27078,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(17)", false,-1, 2,0);
        tracep->declBus(c+27079,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(18)", false,-1, 2,0);
        tracep->declBus(c+27080,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(19)", false,-1, 2,0);
        tracep->declBus(c+27081,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(20)", false,-1, 2,0);
        tracep->declBus(c+27082,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(21)", false,-1, 2,0);
        tracep->declBus(c+27083,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(22)", false,-1, 2,0);
        tracep->declBus(c+27084,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(23)", false,-1, 2,0);
        tracep->declBus(c+27085,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(24)", false,-1, 2,0);
        tracep->declBus(c+27086,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(25)", false,-1, 2,0);
        tracep->declBus(c+27087,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(26)", false,-1, 2,0);
        tracep->declBus(c+27088,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(27)", false,-1, 2,0);
        tracep->declBus(c+27089,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(28)", false,-1, 2,0);
        tracep->declBus(c+27090,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(29)", false,-1, 2,0);
        tracep->declBus(c+27091,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_o(30)", false,-1, 2,0);
        tracep->declBus(c+27092,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_we_o", false,-1, 30,0);
        tracep->declBus(c+27103,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs prio_re_o", false,-1, 30,0);
        tracep->declBus(c+27104,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ip_i(0)", false,-1, 30,0);
        tracep->declBus(c+27105,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ip_re_o", false,-1, 0,0);
        tracep->declBus(c+27093,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_i(0)", false,-1, 30,0);
        tracep->declBus(c+27094,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_i(1)", false,-1, 30,0);
        tracep->declBus(c+27095,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_o(0)", false,-1, 30,0);
        tracep->declBus(c+27096,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_o(1)", false,-1, 30,0);
        tracep->declBus(c+27097,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_we_o", false,-1, 1,0);
        tracep->declBus(c+27106,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs ie_re_o", false,-1, 1,0);
        tracep->declBus(c+26985,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_i(0)", false,-1, 2,0);
        tracep->declBus(c+26986,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_i(1)", false,-1, 2,0);
        tracep->declBus(c+27028,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_o(0)", false,-1, 2,0);
        tracep->declBus(c+27029,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_o(1)", false,-1, 2,0);
        tracep->declBus(c+27027,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_we_o", false,-1, 1,0);
        tracep->declBus(c+27107,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs threshold_re_o", false,-1, 1,0);
        tracep->declBus(c+26988,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_i(0)", false,-1, 4,0);
        tracep->declBus(c+26989,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_i(1)", false,-1, 4,0);
        tracep->declBus(c+26992,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_o(0)", false,-1, 4,0);
        tracep->declBus(c+26993,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_o(1)", false,-1, 4,0);
        tracep->declBus(c+26991,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_we_o", false,-1, 1,0);
        tracep->declBus(c+26987,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs cc_re_o", false,-1, 1,0);
        tracep->declBus(c+26780,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs req_i addr", false,-1, 31,0);
        tracep->declBit(c+26781,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs req_i write", false,-1);
        tracep->declBus(c+26782,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs req_i wdata", false,-1, 31,0);
        tracep->declBus(c+26783,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs req_i wstrb", false,-1, 3,0);
        tracep->declBit(c+26784,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs req_i valid", false,-1);
        tracep->declBus(c+26785,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs resp_o rdata", false,-1, 31,0);
        tracep->declBit(c+26786,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs resp_o error", false,-1);
        tracep->declBit(c+26787,"ariane_testharness i_ariane_peripherals i_plic i_plic_regs resp_o ready", false,-1);
        tracep->declBus(c+32967,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+32968,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target MAX_PRIO", false,-1, 31,0);
        tracep->declArray(c+32971,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target ALGORITHM", false,-1, 79,0);
        tracep->declBus(c+32507,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target SRCW", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target PRIOW", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target rst_ni", false,-1);
        tracep->declBus(c+26984,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target ip", false,-1, 29,0);
        tracep->declBus(c+27108,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target ie", false,-1, 29,0);
        tracep->declBus(c+26995,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(0)", false,-1, 2,0);
        tracep->declBus(c+26996,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(1)", false,-1, 2,0);
        tracep->declBus(c+26997,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(2)", false,-1, 2,0);
        tracep->declBus(c+26998,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(3)", false,-1, 2,0);
        tracep->declBus(c+26999,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(4)", false,-1, 2,0);
        tracep->declBus(c+27000,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(5)", false,-1, 2,0);
        tracep->declBus(c+27001,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(6)", false,-1, 2,0);
        tracep->declBus(c+27002,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(7)", false,-1, 2,0);
        tracep->declBus(c+27003,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(8)", false,-1, 2,0);
        tracep->declBus(c+27004,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(9)", false,-1, 2,0);
        tracep->declBus(c+27005,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(10)", false,-1, 2,0);
        tracep->declBus(c+27006,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(11)", false,-1, 2,0);
        tracep->declBus(c+27007,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(12)", false,-1, 2,0);
        tracep->declBus(c+27008,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(13)", false,-1, 2,0);
        tracep->declBus(c+27009,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(14)", false,-1, 2,0);
        tracep->declBus(c+27010,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(15)", false,-1, 2,0);
        tracep->declBus(c+27011,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(16)", false,-1, 2,0);
        tracep->declBus(c+27012,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(17)", false,-1, 2,0);
        tracep->declBus(c+27013,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(18)", false,-1, 2,0);
        tracep->declBus(c+27014,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(19)", false,-1, 2,0);
        tracep->declBus(c+27015,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(20)", false,-1, 2,0);
        tracep->declBus(c+27016,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(21)", false,-1, 2,0);
        tracep->declBus(c+27017,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(22)", false,-1, 2,0);
        tracep->declBus(c+27018,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(23)", false,-1, 2,0);
        tracep->declBus(c+27019,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(24)", false,-1, 2,0);
        tracep->declBus(c+27020,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(25)", false,-1, 2,0);
        tracep->declBus(c+27021,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(26)", false,-1, 2,0);
        tracep->declBus(c+27022,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(27)", false,-1, 2,0);
        tracep->declBus(c+27023,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(28)", false,-1, 2,0);
        tracep->declBus(c+27024,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target prio(29)", false,-1, 2,0);
        tracep->declBus(c+27109,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target threshold", false,-1, 2,0);
        tracep->declBit(c+27110,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target irq", false,-1);
        tracep->declBus(c+27111,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target irq_id", false,-1, 4,0);
        tracep->declBus(c+27112,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target gen_sequential max_prio", false,-1, 2,0);
        tracep->declBit(c+27113,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target gen_sequential irq_next", false,-1);
        tracep->declBus(c+27114,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target gen_sequential irq_id_next", false,-1, 4,0);
        tracep->declBus(c+32974,"ariane_testharness i_ariane_peripherals i_plic gen_target[0] i_target gen_sequential unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32967,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+32968,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target MAX_PRIO", false,-1, 31,0);
        tracep->declArray(c+32971,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target ALGORITHM", false,-1, 79,0);
        tracep->declBus(c+32507,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target SRCW", false,-1, 31,0);
        tracep->declBus(c+32893,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target PRIOW", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target rst_ni", false,-1);
        tracep->declBus(c+26984,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target ip", false,-1, 29,0);
        tracep->declBus(c+27115,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target ie", false,-1, 29,0);
        tracep->declBus(c+26995,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(0)", false,-1, 2,0);
        tracep->declBus(c+26996,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(1)", false,-1, 2,0);
        tracep->declBus(c+26997,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(2)", false,-1, 2,0);
        tracep->declBus(c+26998,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(3)", false,-1, 2,0);
        tracep->declBus(c+26999,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(4)", false,-1, 2,0);
        tracep->declBus(c+27000,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(5)", false,-1, 2,0);
        tracep->declBus(c+27001,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(6)", false,-1, 2,0);
        tracep->declBus(c+27002,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(7)", false,-1, 2,0);
        tracep->declBus(c+27003,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(8)", false,-1, 2,0);
        tracep->declBus(c+27004,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(9)", false,-1, 2,0);
        tracep->declBus(c+27005,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(10)", false,-1, 2,0);
        tracep->declBus(c+27006,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(11)", false,-1, 2,0);
        tracep->declBus(c+27007,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(12)", false,-1, 2,0);
        tracep->declBus(c+27008,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(13)", false,-1, 2,0);
        tracep->declBus(c+27009,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(14)", false,-1, 2,0);
        tracep->declBus(c+27010,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(15)", false,-1, 2,0);
        tracep->declBus(c+27011,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(16)", false,-1, 2,0);
        tracep->declBus(c+27012,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(17)", false,-1, 2,0);
        tracep->declBus(c+27013,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(18)", false,-1, 2,0);
        tracep->declBus(c+27014,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(19)", false,-1, 2,0);
        tracep->declBus(c+27015,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(20)", false,-1, 2,0);
        tracep->declBus(c+27016,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(21)", false,-1, 2,0);
        tracep->declBus(c+27017,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(22)", false,-1, 2,0);
        tracep->declBus(c+27018,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(23)", false,-1, 2,0);
        tracep->declBus(c+27019,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(24)", false,-1, 2,0);
        tracep->declBus(c+27020,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(25)", false,-1, 2,0);
        tracep->declBus(c+27021,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(26)", false,-1, 2,0);
        tracep->declBus(c+27022,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(27)", false,-1, 2,0);
        tracep->declBus(c+27023,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(28)", false,-1, 2,0);
        tracep->declBus(c+27024,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target prio(29)", false,-1, 2,0);
        tracep->declBus(c+27116,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target threshold", false,-1, 2,0);
        tracep->declBit(c+27117,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target irq", false,-1);
        tracep->declBus(c+27118,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target irq_id", false,-1, 4,0);
        tracep->declBus(c+27119,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target gen_sequential max_prio", false,-1, 2,0);
        tracep->declBit(c+27120,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target gen_sequential irq_next", false,-1);
        tracep->declBus(c+27121,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target gen_sequential irq_id_next", false,-1, 4,0);
        tracep->declBus(c+32974,"ariane_testharness i_ariane_peripherals i_plic gen_target[1] i_target gen_sequential unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI4_ADDRESS_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI4_RDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI4_WDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI4_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI4_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AXI_NUMBYTES", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BUFF_DEPTH_SLAVE", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart APB_NUM_SLAVES", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ACLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARESETn", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart test_en_i", false,-1);
        tracep->declBus(c+10803,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWID_i", false,-1, 4,0);
        tracep->declQuad(c+10804,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWADDR_i", false,-1, 63,0);
        tracep->declBus(c+10806,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWLEN_i", false,-1, 7,0);
        tracep->declBus(c+10807,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10808,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWBURST_i", false,-1, 1,0);
        tracep->declBit(c+10809,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWLOCK_i", false,-1);
        tracep->declBus(c+10810,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10811,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWPROT_i", false,-1, 2,0);
        tracep->declBus(c+10812,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWREGION_i", false,-1, 3,0);
        tracep->declBus(c+10813,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWUSER_i", false,-1, 0,0);
        tracep->declBus(c+10814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWQOS_i", false,-1, 3,0);
        tracep->declBit(c+10815,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWVALID_i", false,-1);
        tracep->declBit(c+27122,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWREADY_o", false,-1);
        tracep->declBus(c+10816,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(0)", false,-1, 7,0);
        tracep->declBus(c+10817,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(1)", false,-1, 7,0);
        tracep->declBus(c+10818,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(2)", false,-1, 7,0);
        tracep->declBus(c+10819,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(3)", false,-1, 7,0);
        tracep->declBus(c+10820,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(4)", false,-1, 7,0);
        tracep->declBus(c+10821,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(5)", false,-1, 7,0);
        tracep->declBus(c+10822,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(6)", false,-1, 7,0);
        tracep->declBus(c+10823,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA_i(7)", false,-1, 7,0);
        tracep->declBus(c+10824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WSTRB_i", false,-1, 7,0);
        tracep->declBit(c+10825,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WLAST_i", false,-1);
        tracep->declBus(c+10826,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WUSER_i", false,-1, 0,0);
        tracep->declBit(c+10827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WVALID_i", false,-1);
        tracep->declBit(c+27123,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WREADY_o", false,-1);
        tracep->declBus(c+27124,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BID_o", false,-1, 4,0);
        tracep->declBus(c+27125,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BRESP_o", false,-1, 1,0);
        tracep->declBit(c+27126,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BVALID_o", false,-1);
        tracep->declBus(c+27127,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BUSER_o", false,-1, 0,0);
        tracep->declBit(c+10828,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BREADY_i", false,-1);
        tracep->declBus(c+10829,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARID_i", false,-1, 4,0);
        tracep->declQuad(c+10830,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARADDR_i", false,-1, 63,0);
        tracep->declBus(c+10832,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARLEN_i", false,-1, 7,0);
        tracep->declBus(c+10833,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10834,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARBURST_i", false,-1, 1,0);
        tracep->declBit(c+10835,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARLOCK_i", false,-1);
        tracep->declBus(c+10836,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARPROT_i", false,-1, 2,0);
        tracep->declBus(c+10838,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARREGION_i", false,-1, 3,0);
        tracep->declBus(c+10839,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARUSER_i", false,-1, 0,0);
        tracep->declBus(c+10840,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARQOS_i", false,-1, 3,0);
        tracep->declBit(c+10841,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARVALID_i", false,-1);
        tracep->declBit(c+27128,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARREADY_o", false,-1);
        tracep->declBus(c+27129,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RID_o", false,-1, 4,0);
        tracep->declQuad(c+27130,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RDATA_o", false,-1, 63,0);
        tracep->declBus(c+27132,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RRESP_o", false,-1, 1,0);
        tracep->declBit(c+27133,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RLAST_o", false,-1);
        tracep->declBus(c+27134,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RUSER_o", false,-1, 0,0);
        tracep->declBit(c+27135,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RVALID_o", false,-1);
        tracep->declBit(c+10842,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RREADY_i", false,-1);
        tracep->declBit(c+26788,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PENABLE", false,-1);
        tracep->declBit(c+26789,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PWRITE", false,-1);
        tracep->declBus(c+26790,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PADDR", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PSEL", false,-1);
        tracep->declBus(c+26791,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PWDATA", false,-1, 31,0);
        tracep->declBus(c+26792,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PRDATA", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PREADY", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart PSLVERR", false,-1);
        tracep->declBus(c+27136,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWID", false,-1, 4,0);
        tracep->declQuad(c+27137,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWADDR", false,-1, 63,0);
        tracep->declBus(c+27139,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWLEN", false,-1, 7,0);
        tracep->declBus(c+27140,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWSIZE", false,-1, 2,0);
        tracep->declBus(c+27141,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWBURST", false,-1, 1,0);
        tracep->declBit(c+27142,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWLOCK", false,-1);
        tracep->declBus(c+27143,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWCACHE", false,-1, 3,0);
        tracep->declBus(c+27144,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWPROT", false,-1, 2,0);
        tracep->declBus(c+27145,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWREGION", false,-1, 3,0);
        tracep->declBus(c+27146,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWUSER", false,-1, 0,0);
        tracep->declBus(c+27147,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWQOS", false,-1, 3,0);
        tracep->declBit(c+27148,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWVALID", false,-1);
        tracep->declBit(c+27149,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWREADY", false,-1);
        tracep->declBus(c+27150,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA(0)", false,-1, 31,0);
        tracep->declBus(c+27151,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WDATA(1)", false,-1, 31,0);
        tracep->declBus(c+27152,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WSTRB", false,-1, 7,0);
        tracep->declBit(c+27153,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WLAST", false,-1);
        tracep->declBus(c+27154,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WUSER", false,-1, 0,0);
        tracep->declBit(c+27155,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WVALID", false,-1);
        tracep->declBit(c+27156,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart WREADY", false,-1);
        tracep->declBus(c+27136,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BID", false,-1, 4,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BRESP", false,-1, 1,0);
        tracep->declBit(c+27157,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BVALID", false,-1);
        tracep->declBus(c+27146,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BUSER", false,-1, 0,0);
        tracep->declBit(c+27158,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart BREADY", false,-1);
        tracep->declBus(c+27159,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARID", false,-1, 4,0);
        tracep->declQuad(c+27160,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARADDR", false,-1, 63,0);
        tracep->declBus(c+27162,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARLEN", false,-1, 7,0);
        tracep->declBus(c+27163,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARSIZE", false,-1, 2,0);
        tracep->declBus(c+27164,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARBURST", false,-1, 1,0);
        tracep->declBit(c+27165,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARLOCK", false,-1);
        tracep->declBus(c+27166,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARCACHE", false,-1, 3,0);
        tracep->declBus(c+27167,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARPROT", false,-1, 2,0);
        tracep->declBus(c+27168,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARREGION", false,-1, 3,0);
        tracep->declBus(c+27169,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARUSER", false,-1, 0,0);
        tracep->declBus(c+27170,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARQOS", false,-1, 3,0);
        tracep->declBit(c+27171,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARVALID", false,-1);
        tracep->declBit(c+27172,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARREADY", false,-1);
        tracep->declBus(c+27159,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RID", false,-1, 4,0);
        tracep->declBus(c+27173,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RDATA(0)", false,-1, 31,0);
        tracep->declBus(c+27174,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RDATA(1)", false,-1, 31,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RRESP", false,-1, 1,0);
        tracep->declBit(c+27175,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RLAST", false,-1);
        tracep->declBus(c+27169,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RUSER", false,-1, 0,0);
        tracep->declBit(c+27176,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RVALID", false,-1);
        tracep->declBit(c+27177,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RREADY", false,-1);
        tracep->declBus(c+27178,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart CS", false,-1, 3,0);
        tracep->declBus(c+27179,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart NS", false,-1, 3,0);
        tracep->declBit(c+27180,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart W_word_sel", false,-1);
        tracep->declBus(c+26790,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart address", false,-1, 31,0);
        tracep->declBit(c+27181,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart read_req", false,-1);
        tracep->declBit(c+26789,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart write_req", false,-1);
        tracep->declBit(c+27182,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart sample_AR", false,-1);
        tracep->declBus(c+27183,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARLEN_Q", false,-1, 8,0);
        tracep->declBit(c+27184,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart decr_ARLEN", false,-1);
        tracep->declBit(c+27185,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart sample_AW", false,-1);
        tracep->declBus(c+27186,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWLEN_Q", false,-1, 8,0);
        tracep->declBit(c+27187,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart decr_AWLEN", false,-1);
        tracep->declQuad(c+27188,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart ARADDR_Q", false,-1, 63,0);
        tracep->declBit(c+27190,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart incr_ARADDR", false,-1);
        tracep->declQuad(c+27191,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart AWADDR_Q", false,-1, 63,0);
        tracep->declBit(c+27193,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart incr_AWADDR", false,-1);
        tracep->declBit(c+27194,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart sample_RDATA_0", false,-1);
        tracep->declBit(c+27195,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart sample_RDATA_1", false,-1);
        tracep->declBus(c+27196,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RDATA_Q_0", false,-1, 31,0);
        tracep->declBus(c+27197,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart RDATA_Q_1", false,-1, 31,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10815,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10804,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10811,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10812,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10806,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10807,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10808,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10809,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10810,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10814,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10803,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10813,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27122,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27148,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27137,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+27144,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+27145,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+27139,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+27140,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+27141,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+27142,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+27143,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+27147,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+27136,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27146,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27149,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+27198,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10815,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27122,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+27149,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27148,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27198,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+27202,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27203,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27202,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27203,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27204,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27198,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+27205,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27202,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27203,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27204,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27198,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+27205,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27206,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27202,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27203,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27206,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10843,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10847,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27198,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+27205,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10848,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27207,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27208,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10849,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27209,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10850,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27210,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10851,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10855,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+27211,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+27215,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10841,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10830,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10837,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10838,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10832,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10833,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10834,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10835,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10836,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10840,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10829,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10839,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27128,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27171,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27160,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+27167,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+27168,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+27162,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+27163,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+27164,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+27165,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+27166,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+27170,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+27159,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27169,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27172,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+27219,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10841,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27128,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+27172,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27171,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27219,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+27223,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27224,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27223,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27224,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27225,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10863,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27219,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+27226,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27223,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27224,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27225,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10863,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27219,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+27226,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27227,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27223,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27224,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27227,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10859,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10863,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27219,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+27226,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10864,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27228,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27229,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10865,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27230,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10866,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27231,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10867,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10871,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+27232,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+27236,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10875,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+10824,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_strb_i", false,-1, 7,0);
        tracep->declBus(c+10826,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+10825,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+27123,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27155,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27240,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+27152,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_strb_o", false,-1, 7,0);
        tracep->declBus(c+27154,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27153,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_last_o", false,-1);
        tracep->declBit(c+27156,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10877,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i s_data_in", false,-1, 73,0);
        tracep->declArray(c+27242,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i s_data_out", false,-1, 73,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32961,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10827,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27123,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10877,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice data_i", false,-1, 73,0);
        tracep->declBit(c+27156,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27155,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27242,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice data_o", false,-1, 73,0);
        tracep->declBit(c+27245,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27246,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27245,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27246,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27247,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10877,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 73,0);
        tracep->declBit(c+10880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27242,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 73,0);
        tracep->declBit(c+27248,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27245,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27246,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27247,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10877,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 73,0);
        tracep->declBit(c+10880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27242,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 73,0);
        tracep->declBit(c+27248,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27249,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27245,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27246,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27249,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10877,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 73,0);
        tracep->declBit(c+10880,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27242,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 73,0);
        tracep->declBit(c+27248,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10881,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27250,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27251,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10882,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27252,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10883,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27253,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10884,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 73,0);
        tracep->declArray(c+10887,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 73,0);
        tracep->declArray(c+27254,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 73,0);
        tracep->declArray(c+27257,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 73,0);
        tracep->declBus(c+32963,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32882,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32505,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32964,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32885,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i test_en_i", false,-1);
        tracep->declBit(c+27176,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+27260,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+27169,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBus(c+27159,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBit(c+27175,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+27177,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27135,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27130,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+27132,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+27134,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBus(c+27129,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBit(c+27133,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_last_o", false,-1);
        tracep->declBit(c+10842,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+27262,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i s_data_in", false,-1, 72,0);
        tracep->declArray(c+27265,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i s_data_out", false,-1, 72,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32965,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+27176,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27177,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+27262,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice data_i", false,-1, 72,0);
        tracep->declBit(c+10842,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27135,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27265,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice data_o", false,-1, 72,0);
        tracep->declBit(c+27268,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27269,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27268,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27269,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27270,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+27262,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 72,0);
        tracep->declBit(c+27271,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27265,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 72,0);
        tracep->declBit(c+10890,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27268,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27269,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27270,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+27262,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 72,0);
        tracep->declBit(c+27271,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27265,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 72,0);
        tracep->declBit(c+10890,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27272,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27268,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27269,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27272,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+27262,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 72,0);
        tracep->declBit(c+27271,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27265,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 72,0);
        tracep->declBit(c+10890,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+27273,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10891,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27274,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+27275,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27276,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10892,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27277,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+27278,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 72,0);
        tracep->declArray(c+27281,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 72,0);
        tracep->declArray(c+27284,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 72,0);
        tracep->declArray(c+27287,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 72,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i test_en_i", false,-1);
        tracep->declBit(c+27157,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i slave_valid_i", false,-1);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+27136,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+27146,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27158,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27126,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i master_valid_o", false,-1);
        tracep->declBus(c+27125,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+27124,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27127,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+10828,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i master_ready_i", false,-1);
        tracep->declBus(c+27290,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i s_data_in", false,-1, 7,0);
        tracep->declBus(c+27291,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i s_data_out", false,-1, 7,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+27157,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27158,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declBus(c+27290,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice data_i", false,-1, 7,0);
        tracep->declBit(c+10828,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27126,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declBus(c+27291,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice data_o", false,-1, 7,0);
        tracep->declBit(c+27292,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27293,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27292,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27293,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27294,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declBus(c+27290,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+27295,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declBus(c+27291,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+10893,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27292,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27293,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27294,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declBus(c+27290,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 7,0);
        tracep->declBit(c+27295,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declBus(c+27291,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 7,0);
        tracep->declBit(c+10893,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27296,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27292,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27293,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27296,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+27290,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+27295,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+27291,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+10893,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+27297,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10894,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27298,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+27299,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27300,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10895,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27301,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+27302,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 7,0);
        tracep->declBus(c+27303,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 7,0);
        tracep->declBus(c+27304,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 7,0);
        tracep->declBus(c+27305,"ariane_testharness i_ariane_peripherals i_axi2apb_64_32_uart slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 7,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart rst_ni", false,-1);
        tracep->declBit(c+26788,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart penable_i", false,-1);
        tracep->declBit(c+26789,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart pwrite_i", false,-1);
        tracep->declBus(c+26790,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart paddr_i", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart psel_i", false,-1);
        tracep->declBus(c+26791,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart pwdata_i", false,-1, 31,0);
        tracep->declBus(c+26792,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart prdata_o", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart pready_o", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart pslverr_o", false,-1);
        tracep->declBus(c+32884,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart RBR", false,-1, 31,0);
        tracep->declBus(c+32884,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart THR", false,-1, 31,0);
        tracep->declBus(c+32581,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart IER", false,-1, 31,0);
        tracep->declBus(c+32975,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart IIR", false,-1, 31,0);
        tracep->declBus(c+32975,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart FCR", false,-1, 31,0);
        tracep->declBus(c+32575,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart LCR", false,-1, 31,0);
        tracep->declBus(c+32976,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart MCR", false,-1, 31,0);
        tracep->declBus(c+32977,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart LSR", false,-1, 31,0);
        tracep->declBus(c+32978,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart MSR", false,-1, 31,0);
        tracep->declBus(c+32979,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart SCR", false,-1, 31,0);
        tracep->declBus(c+32884,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart DLL", false,-1, 31,0);
        tracep->declBus(c+32581,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart DLM", false,-1, 31,0);
        tracep->declBus(c+32977,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart THRE", false,-1, 31,0);
        tracep->declBus(c+32978,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart TEMT", false,-1, 31,0);
        tracep->declBus(c+27306,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart lcr", false,-1, 7,0);
        tracep->declBus(c+27307,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart dlm", false,-1, 7,0);
        tracep->declBus(c+27308,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart dll", false,-1, 7,0);
        tracep->declBus(c+27309,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart mcr", false,-1, 7,0);
        tracep->declBus(c+27310,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart lsr", false,-1, 7,0);
        tracep->declBus(c+27311,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart ier", false,-1, 7,0);
        tracep->declBus(c+27312,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart msr", false,-1, 7,0);
        tracep->declBus(c+27313,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart scr", false,-1, 7,0);
        tracep->declBit(c+27314,"ariane_testharness i_ariane_peripherals genblk1 i_mock_uart fifo_enabled", false,-1);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI4_ADDRESS_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI4_RDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32429,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI4_WDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32507,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI4_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI4_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AXI_NUMBYTES", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BUFF_DEPTH_SLAVE", false,-1, 31,0);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer APB_NUM_SLAVES", false,-1, 31,0);
        tracep->declBus(c+32520,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ACLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARESETn", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer test_en_i", false,-1);
        tracep->declBus(c+10896,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWID_i", false,-1, 4,0);
        tracep->declQuad(c+10897,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWADDR_i", false,-1, 63,0);
        tracep->declBus(c+10899,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWLEN_i", false,-1, 7,0);
        tracep->declBus(c+10900,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10901,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWBURST_i", false,-1, 1,0);
        tracep->declBit(c+10902,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWLOCK_i", false,-1);
        tracep->declBus(c+10903,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10904,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWPROT_i", false,-1, 2,0);
        tracep->declBus(c+10905,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWREGION_i", false,-1, 3,0);
        tracep->declBus(c+10906,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWUSER_i", false,-1, 0,0);
        tracep->declBus(c+10907,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWQOS_i", false,-1, 3,0);
        tracep->declBit(c+10908,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWVALID_i", false,-1);
        tracep->declBit(c+27315,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWREADY_o", false,-1);
        tracep->declBus(c+10909,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(0)", false,-1, 7,0);
        tracep->declBus(c+10910,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(1)", false,-1, 7,0);
        tracep->declBus(c+10911,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(2)", false,-1, 7,0);
        tracep->declBus(c+10912,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(3)", false,-1, 7,0);
        tracep->declBus(c+10913,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(4)", false,-1, 7,0);
        tracep->declBus(c+10914,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(5)", false,-1, 7,0);
        tracep->declBus(c+10915,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(6)", false,-1, 7,0);
        tracep->declBus(c+10916,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA_i(7)", false,-1, 7,0);
        tracep->declBus(c+10917,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WSTRB_i", false,-1, 7,0);
        tracep->declBit(c+10918,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WLAST_i", false,-1);
        tracep->declBus(c+10919,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WUSER_i", false,-1, 0,0);
        tracep->declBit(c+10920,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WVALID_i", false,-1);
        tracep->declBit(c+27316,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WREADY_o", false,-1);
        tracep->declBus(c+27317,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BID_o", false,-1, 4,0);
        tracep->declBus(c+27318,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BRESP_o", false,-1, 1,0);
        tracep->declBit(c+27319,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BVALID_o", false,-1);
        tracep->declBus(c+27320,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BUSER_o", false,-1, 0,0);
        tracep->declBit(c+10921,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BREADY_i", false,-1);
        tracep->declBus(c+10922,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARID_i", false,-1, 4,0);
        tracep->declQuad(c+10923,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARADDR_i", false,-1, 63,0);
        tracep->declBus(c+10925,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARLEN_i", false,-1, 7,0);
        tracep->declBus(c+10926,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARSIZE_i", false,-1, 2,0);
        tracep->declBus(c+10927,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARBURST_i", false,-1, 1,0);
        tracep->declBit(c+10928,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARLOCK_i", false,-1);
        tracep->declBus(c+10929,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARCACHE_i", false,-1, 3,0);
        tracep->declBus(c+10930,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARPROT_i", false,-1, 2,0);
        tracep->declBus(c+10931,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARREGION_i", false,-1, 3,0);
        tracep->declBus(c+10932,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARUSER_i", false,-1, 0,0);
        tracep->declBus(c+10933,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARQOS_i", false,-1, 3,0);
        tracep->declBit(c+10934,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARVALID_i", false,-1);
        tracep->declBit(c+27321,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARREADY_o", false,-1);
        tracep->declBus(c+27322,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RID_o", false,-1, 4,0);
        tracep->declQuad(c+27323,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RDATA_o", false,-1, 63,0);
        tracep->declBus(c+27325,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RRESP_o", false,-1, 1,0);
        tracep->declBit(c+27326,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RLAST_o", false,-1);
        tracep->declBus(c+27327,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RUSER_o", false,-1, 0,0);
        tracep->declBit(c+27328,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RVALID_o", false,-1);
        tracep->declBit(c+10935,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RREADY_i", false,-1);
        tracep->declBit(c+26793,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PENABLE", false,-1);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PWRITE", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PADDR", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PSEL", false,-1);
        tracep->declBus(c+26796,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PWDATA", false,-1, 31,0);
        tracep->declBus(c+26797,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PRDATA", false,-1, 31,0);
        tracep->declBit(c+26798,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PREADY", false,-1);
        tracep->declBit(c+26799,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer PSLVERR", false,-1);
        tracep->declBus(c+27329,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWID", false,-1, 4,0);
        tracep->declQuad(c+27330,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWADDR", false,-1, 63,0);
        tracep->declBus(c+27332,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWLEN", false,-1, 7,0);
        tracep->declBus(c+27333,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWSIZE", false,-1, 2,0);
        tracep->declBus(c+27334,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWBURST", false,-1, 1,0);
        tracep->declBit(c+27335,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWLOCK", false,-1);
        tracep->declBus(c+27336,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWCACHE", false,-1, 3,0);
        tracep->declBus(c+27337,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWPROT", false,-1, 2,0);
        tracep->declBus(c+27338,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWREGION", false,-1, 3,0);
        tracep->declBus(c+27339,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWUSER", false,-1, 0,0);
        tracep->declBus(c+27340,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWQOS", false,-1, 3,0);
        tracep->declBit(c+27341,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWVALID", false,-1);
        tracep->declBit(c+27342,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWREADY", false,-1);
        tracep->declBus(c+27343,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA(0)", false,-1, 31,0);
        tracep->declBus(c+27344,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WDATA(1)", false,-1, 31,0);
        tracep->declBus(c+27345,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WSTRB", false,-1, 7,0);
        tracep->declBit(c+27346,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WLAST", false,-1);
        tracep->declBus(c+27347,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WUSER", false,-1, 0,0);
        tracep->declBit(c+27348,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WVALID", false,-1);
        tracep->declBit(c+27349,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer WREADY", false,-1);
        tracep->declBus(c+27329,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BID", false,-1, 4,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BRESP", false,-1, 1,0);
        tracep->declBit(c+27350,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BVALID", false,-1);
        tracep->declBus(c+27339,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BUSER", false,-1, 0,0);
        tracep->declBit(c+27351,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer BREADY", false,-1);
        tracep->declBus(c+27352,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARID", false,-1, 4,0);
        tracep->declQuad(c+27353,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARADDR", false,-1, 63,0);
        tracep->declBus(c+27355,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARLEN", false,-1, 7,0);
        tracep->declBus(c+27356,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARSIZE", false,-1, 2,0);
        tracep->declBus(c+27357,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARBURST", false,-1, 1,0);
        tracep->declBit(c+27358,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARLOCK", false,-1);
        tracep->declBus(c+27359,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARCACHE", false,-1, 3,0);
        tracep->declBus(c+27360,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARPROT", false,-1, 2,0);
        tracep->declBus(c+27361,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARREGION", false,-1, 3,0);
        tracep->declBus(c+27362,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARUSER", false,-1, 0,0);
        tracep->declBus(c+27363,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARQOS", false,-1, 3,0);
        tracep->declBit(c+27364,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARVALID", false,-1);
        tracep->declBit(c+27365,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARREADY", false,-1);
        tracep->declBus(c+27352,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RID", false,-1, 4,0);
        tracep->declBus(c+27366,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RDATA(0)", false,-1, 31,0);
        tracep->declBus(c+27367,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RDATA(1)", false,-1, 31,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RRESP", false,-1, 1,0);
        tracep->declBit(c+27368,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RLAST", false,-1);
        tracep->declBus(c+27362,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RUSER", false,-1, 0,0);
        tracep->declBit(c+27369,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RVALID", false,-1);
        tracep->declBit(c+27370,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RREADY", false,-1);
        tracep->declBus(c+27371,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer CS", false,-1, 3,0);
        tracep->declBus(c+27372,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer NS", false,-1, 3,0);
        tracep->declBit(c+27373,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer W_word_sel", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer address", false,-1, 31,0);
        tracep->declBit(c+27374,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer read_req", false,-1);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer write_req", false,-1);
        tracep->declBit(c+27375,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer sample_AR", false,-1);
        tracep->declBus(c+27376,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARLEN_Q", false,-1, 8,0);
        tracep->declBit(c+27377,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer decr_ARLEN", false,-1);
        tracep->declBit(c+27378,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer sample_AW", false,-1);
        tracep->declBus(c+27379,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWLEN_Q", false,-1, 8,0);
        tracep->declBit(c+27380,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer decr_AWLEN", false,-1);
        tracep->declQuad(c+27381,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer ARADDR_Q", false,-1, 63,0);
        tracep->declBit(c+27383,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer incr_ARADDR", false,-1);
        tracep->declQuad(c+27384,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer AWADDR_Q", false,-1, 63,0);
        tracep->declBit(c+27386,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer incr_AWADDR", false,-1);
        tracep->declBit(c+27387,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer sample_RDATA_0", false,-1);
        tracep->declBit(c+27388,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer sample_RDATA_1", false,-1);
        tracep->declBus(c+27389,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RDATA_Q_0", false,-1, 31,0);
        tracep->declBus(c+27390,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer RDATA_Q_1", false,-1, 31,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10908,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10897,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10904,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10905,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10899,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10900,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10901,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10902,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10903,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10907,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10896,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10906,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27315,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27341,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27330,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+27337,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+27338,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+27332,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+27333,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+27334,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+27335,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+27336,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+27340,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+27329,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27339,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27342,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10936,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+27391,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10908,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27315,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10936,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+27342,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27341,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27391,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+27395,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27396,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27395,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27396,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27397,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10936,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10940,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27391,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+27398,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27395,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27396,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27397,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10936,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10940,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27391,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+27398,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27399,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27395,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27396,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27399,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10936,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10940,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27391,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+27398,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10941,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27400,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27401,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10942,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27402,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10943,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27403,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10944,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10948,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+27404,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+27408,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_aw_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10934,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10923,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_addr_i", false,-1, 63,0);
        tracep->declBus(c+10930,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_prot_i", false,-1, 2,0);
        tracep->declBus(c+10931,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_region_i", false,-1, 3,0);
        tracep->declBus(c+10925,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_len_i", false,-1, 7,0);
        tracep->declBus(c+10926,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_size_i", false,-1, 2,0);
        tracep->declBus(c+10927,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_burst_i", false,-1, 1,0);
        tracep->declBit(c+10928,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_lock_i", false,-1);
        tracep->declBus(c+10929,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_cache_i", false,-1, 3,0);
        tracep->declBus(c+10933,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_qos_i", false,-1, 3,0);
        tracep->declBus(c+10922,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+10932,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27321,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27364,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27353,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_addr_o", false,-1, 63,0);
        tracep->declBus(c+27360,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_prot_o", false,-1, 2,0);
        tracep->declBus(c+27361,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_region_o", false,-1, 3,0);
        tracep->declBus(c+27355,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_len_o", false,-1, 7,0);
        tracep->declBus(c+27356,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_size_o", false,-1, 2,0);
        tracep->declBus(c+27357,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_burst_o", false,-1, 1,0);
        tracep->declBit(c+27358,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_lock_o", false,-1);
        tracep->declBus(c+27359,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_cache_o", false,-1, 3,0);
        tracep->declBus(c+27363,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_qos_o", false,-1, 3,0);
        tracep->declBus(c+27352,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27362,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27365,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10952,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i s_data_in", false,-1, 98,0);
        tracep->declArray(c+27412,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i s_data_out", false,-1, 98,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32958,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10934,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27321,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10952,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice data_i", false,-1, 98,0);
        tracep->declBit(c+27365,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27364,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27412,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice data_o", false,-1, 98,0);
        tracep->declBit(c+27416,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27417,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27416,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27417,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27418,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10952,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 98,0);
        tracep->declBit(c+10956,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27412,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 98,0);
        tracep->declBit(c+27419,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27416,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27417,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27418,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10952,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 98,0);
        tracep->declBit(c+10956,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27412,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 98,0);
        tracep->declBit(c+27419,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27420,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27416,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27417,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27420,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10952,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 98,0);
        tracep->declBit(c+10956,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27412,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 98,0);
        tracep->declBit(c+27419,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27421,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27422,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10958,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27423,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10959,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27424,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10960,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 98,0);
        tracep->declArray(c+10964,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 98,0);
        tracep->declArray(c+27425,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 98,0);
        tracep->declArray(c+27429,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_ar_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 98,0);
        tracep->declBus(c+32944,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i test_en_i", false,-1);
        tracep->declBit(c+10920,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+10968,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+10917,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_strb_i", false,-1, 7,0);
        tracep->declBus(c+10919,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+10918,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+27316,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27348,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27433,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+27345,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_strb_o", false,-1, 7,0);
        tracep->declBus(c+27347,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+27346,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_last_o", false,-1);
        tracep->declBit(c+27349,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+10970,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i s_data_in", false,-1, 73,0);
        tracep->declArray(c+27435,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i s_data_out", false,-1, 73,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32961,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+10920,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27316,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+10970,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice data_i", false,-1, 73,0);
        tracep->declBit(c+27349,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27348,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27435,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice data_o", false,-1, 73,0);
        tracep->declBit(c+27438,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27439,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27438,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27439,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27440,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+10970,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 73,0);
        tracep->declBit(c+10973,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27435,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 73,0);
        tracep->declBit(c+27441,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27438,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27439,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27440,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+10970,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 73,0);
        tracep->declBit(c+10973,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27435,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 73,0);
        tracep->declBit(c+27441,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27442,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32962,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27438,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27439,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27442,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10970,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 73,0);
        tracep->declBit(c+10973,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27435,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 73,0);
        tracep->declBit(c+27441,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10974,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+27443,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27444,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10975,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27445,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10976,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27446,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10977,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 73,0);
        tracep->declArray(c+10980,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 73,0);
        tracep->declArray(c+27447,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 73,0);
        tracep->declArray(c+27450,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_w_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 73,0);
        tracep->declBus(c+32963,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32882,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32505,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32964,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32885,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i STRB_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i test_en_i", false,-1);
        tracep->declBit(c+27369,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_valid_i", false,-1);
        tracep->declQuad(c+27453,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_data_i", false,-1, 63,0);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+27362,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBus(c+27352,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBit(c+27368,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_last_i", false,-1);
        tracep->declBit(c+27370,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27328,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_valid_o", false,-1);
        tracep->declQuad(c+27323,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_data_o", false,-1, 63,0);
        tracep->declBus(c+27325,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+27327,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBus(c+27322,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBit(c+27326,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_last_o", false,-1);
        tracep->declBit(c+10935,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i master_ready_i", false,-1);
        tracep->declArray(c+27455,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i s_data_in", false,-1, 72,0);
        tracep->declArray(c+27458,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i s_data_out", false,-1, 72,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32965,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+27369,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27370,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declArray(c+27455,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice data_i", false,-1, 72,0);
        tracep->declBit(c+10935,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27328,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declArray(c+27458,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice data_o", false,-1, 72,0);
        tracep->declBit(c+27461,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27462,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27461,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27462,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27463,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declArray(c+27455,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 72,0);
        tracep->declBit(c+27464,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declArray(c+27458,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 72,0);
        tracep->declBit(c+10983,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27461,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27462,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27463,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declArray(c+27455,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 72,0);
        tracep->declBit(c+27464,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declArray(c+27458,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 72,0);
        tracep->declBit(c+10983,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27465,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32966,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27461,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27462,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27465,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+27455,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 72,0);
        tracep->declBit(c+27464,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+27458,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 72,0);
        tracep->declBit(c+10983,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+27466,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10984,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27467,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+27468,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27469,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10985,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27470,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+27471,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 72,0);
        tracep->declArray(c+27474,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 72,0);
        tracep->declArray(c+27477,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 72,0);
        tracep->declArray(c+27480,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_r_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 72,0);
        tracep->declBus(c+32945,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32946,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i test_en_i", false,-1);
        tracep->declBit(c+27350,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i slave_valid_i", false,-1);
        tracep->declBus(c+32519,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i slave_resp_i", false,-1, 1,0);
        tracep->declBus(c+27329,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i slave_id_i", false,-1, 4,0);
        tracep->declBus(c+27339,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i slave_user_i", false,-1, 0,0);
        tracep->declBit(c+27351,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i slave_ready_o", false,-1);
        tracep->declBit(c+27319,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i master_valid_o", false,-1);
        tracep->declBus(c+27318,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i master_resp_o", false,-1, 1,0);
        tracep->declBus(c+27317,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i master_id_o", false,-1, 4,0);
        tracep->declBus(c+27320,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i master_user_o", false,-1, 0,0);
        tracep->declBit(c+10921,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i master_ready_i", false,-1);
        tracep->declBus(c+27483,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i s_data_in", false,-1, 7,0);
        tracep->declBus(c+27484,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i s_data_out", false,-1, 7,0);
        tracep->declBus(c+32957,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+32960,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice testmode_i", false,-1);
        tracep->declBit(c+27350,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice valid_i", false,-1);
        tracep->declBit(c+27351,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice ready_o", false,-1);
        tracep->declBus(c+27483,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice data_i", false,-1, 7,0);
        tracep->declBit(c+10921,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice ready_i", false,-1);
        tracep->declBit(c+27319,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice valid_o", false,-1);
        tracep->declBus(c+27484,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice data_o", false,-1, 7,0);
        tracep->declBit(c+27485,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice full", false,-1);
        tracep->declBit(c+27486,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice empty", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo THRESHOLD", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo testmode_i", false,-1);
        tracep->declBit(c+27485,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo full_o", false,-1);
        tracep->declBit(c+27486,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo empty_o", false,-1);
        tracep->declBit(c+27487,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo threshold_o", false,-1);
        tracep->declBus(c+27483,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+27488,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo push_i", false,-1);
        tracep->declBus(c+27484,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+10986,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo pop_i", false,-1);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl testmode_i", false,-1);
        tracep->declBit(c+27485,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl full_o", false,-1);
        tracep->declBit(c+27486,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl empty_o", false,-1);
        tracep->declBit(c+27487,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl alm_full_o", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl alm_empty_o", false,-1);
        tracep->declBus(c+27483,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl data_i", false,-1, 7,0);
        tracep->declBit(c+27488,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl push_i", false,-1);
        tracep->declBus(c+27484,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl data_o", false,-1, 7,0);
        tracep->declBit(c+10986,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl pop_i", false,-1);
        tracep->declBus(c+27489,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl usage", false,-1, 0,0);
        tracep->declBit(c+32432,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+32576,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+32428,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+27485,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+27486,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+27489,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+27483,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+27488,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+27484,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+10986,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+32516,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+27490,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10987,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27491,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+27492,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+27493,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10988,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+27494,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+27495,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(0)", false,-1, 7,0);
        tracep->declBus(c+27496,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_n(1)", false,-1, 7,0);
        tracep->declBus(c+27497,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(0)", false,-1, 7,0);
        tracep->declBus(c+27498,"ariane_testharness i_ariane_peripherals gen_timer i_axi2apb_64_32_timer slave_b_buffer_i i_axi_single_slice i_fifo impl i_fifo_v3 mem_q(1)", false,-1, 7,0);
        tracep->declBus(c+32980,"ariane_testharness i_ariane_peripherals gen_timer i_timer APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+32975,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_CNT", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_timer HCLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_timer HRESETn", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer i_timer PADDR", false,-1, 31,0);
        tracep->declBus(c+26796,"ariane_testharness i_ariane_peripherals gen_timer i_timer PWDATA", false,-1, 31,0);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer i_timer PWRITE", false,-1);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_timer PSEL", false,-1);
        tracep->declBit(c+26793,"ariane_testharness i_ariane_peripherals gen_timer i_timer PENABLE", false,-1);
        tracep->declBus(c+26797,"ariane_testharness i_ariane_peripherals gen_timer i_timer PRDATA", false,-1, 31,0);
        tracep->declBit(c+26798,"ariane_testharness i_ariane_peripherals gen_timer i_timer PREADY", false,-1);
        tracep->declBit(c+26799,"ariane_testharness i_ariane_peripherals gen_timer i_timer PSLVERR", false,-1);
        tracep->declBus(c+27499,"ariane_testharness i_ariane_peripherals gen_timer i_timer irq_o", false,-1, 3,0);
        tracep->declBus(c+27500,"ariane_testharness i_ariane_peripherals gen_timer i_timer psel_int", false,-1, 1,0);
        tracep->declBus(c+189,"ariane_testharness i_ariane_peripherals gen_timer i_timer pready", false,-1, 1,0);
        tracep->declBus(c+190,"ariane_testharness i_ariane_peripherals gen_timer i_timer pslverr", false,-1, 1,0);
        tracep->declBus(c+27501,"ariane_testharness i_ariane_peripherals gen_timer i_timer slave_address_int", false,-1, 0,0);
        tracep->declBus(c+27502,"ariane_testharness i_ariane_peripherals gen_timer i_timer prdata(0)", false,-1, 31,0);
        tracep->declBus(c+27503,"ariane_testharness i_ariane_peripherals gen_timer i_timer prdata(1)", false,-1, 31,0);
        tracep->declBus(c+32980,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i HCLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i HRESETn", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PADDR", false,-1, 31,0);
        tracep->declBus(c+26796,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PWDATA", false,-1, 31,0);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PWRITE", false,-1);
        tracep->declBit(c+27504,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PSEL", false,-1);
        tracep->declBit(c+26793,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PENABLE", false,-1);
        tracep->declBus(c+27505,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PRDATA", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PREADY", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i PSLVERR", false,-1);
        tracep->declBus(c+27506,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i irq_o", false,-1, 1,0);
        tracep->declBus(c+27507,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i register_adr", false,-1, 1,0);
        tracep->declBus(c+27508,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_q(0)", false,-1, 31,0);
        tracep->declBus(c+27509,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_q(1)", false,-1, 31,0);
        tracep->declBus(c+27510,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_q(2)", false,-1, 31,0);
        tracep->declBus(c+27511,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_n(0)", false,-1, 31,0);
        tracep->declBus(c+27512,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_n(1)", false,-1, 31,0);
        tracep->declBus(c+27513,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i regs_n(2)", false,-1, 31,0);
        tracep->declBus(c+27514,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i cycle_counter_n", false,-1, 31,0);
        tracep->declBus(c+27515,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i cycle_counter_q", false,-1, 31,0);
        tracep->declBus(c+27516,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[0] timer_i prescaler_int", false,-1, 2,0);
        tracep->declBus(c+32980,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i HCLK", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i HRESETn", false,-1);
        tracep->declBus(c+26795,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PADDR", false,-1, 31,0);
        tracep->declBus(c+26796,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PWDATA", false,-1, 31,0);
        tracep->declBit(c+26794,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PWRITE", false,-1);
        tracep->declBit(c+27517,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PSEL", false,-1);
        tracep->declBit(c+26793,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PENABLE", false,-1);
        tracep->declBus(c+27518,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PRDATA", false,-1, 31,0);
        tracep->declBit(c+32506,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PREADY", false,-1);
        tracep->declBit(c+32434,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i PSLVERR", false,-1);
        tracep->declBus(c+27519,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i irq_o", false,-1, 1,0);
        tracep->declBus(c+27507,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i register_adr", false,-1, 1,0);
        tracep->declBus(c+27520,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_q(0)", false,-1, 31,0);
        tracep->declBus(c+27521,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_q(1)", false,-1, 31,0);
        tracep->declBus(c+27522,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_q(2)", false,-1, 31,0);
        tracep->declBus(c+27523,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_n(0)", false,-1, 31,0);
        tracep->declBus(c+27524,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_n(1)", false,-1, 31,0);
        tracep->declBus(c+27525,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i regs_n(2)", false,-1, 31,0);
        tracep->declBus(c+27526,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i cycle_counter_n", false,-1, 31,0);
        tracep->declBus(c+27527,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i cycle_counter_q", false,-1, 31,0);
        tracep->declBus(c+27528,"ariane_testharness i_ariane_peripherals gen_timer i_timer TIMER_GEN[1] timer_i prescaler_int", false,-1, 2,0);
        tracep->declBus(c+32981,"ariane_testharness i_ariane ArianeCfg RASDepth", false,-1, 31,0);
        tracep->declBus(c+32982,"ariane_testharness i_ariane ArianeCfg BTBEntries", false,-1, 31,0);
        tracep->declBus(c+32983,"ariane_testharness i_ariane ArianeCfg BHTEntries", false,-1, 31,0);
        tracep->declBus(c+32984,"ariane_testharness i_ariane ArianeCfg NrNonIdempotentRules", false,-1, 31,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg NonIdempotentLength(15)", false,-1, 63,0);
        tracep->declBus(c+32987,"ariane_testharness i_ariane ArianeCfg NrExecuteRegionRules", false,-1, 31,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32988,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32990,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32988,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32992,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg ExecuteRegionLength(15)", false,-1, 63,0);
        tracep->declBus(c+32994,"ariane_testharness i_ariane ArianeCfg NrCachedRegionRules", false,-1, 31,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32992,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane ArianeCfg CachedRegionLength(15)", false,-1, 63,0);
        tracep->declBit(c+32995,"ariane_testharness i_ariane ArianeCfg Axi64BitCompliant", false,-1);
        tracep->declBit(c+32996,"ariane_testharness i_ariane ArianeCfg SwapEndianess", false,-1);
        tracep->declQuad(c+32997,"ariane_testharness i_ariane ArianeCfg DmBaseAddress", false,-1, 63,0);
        tracep->declBus(c+32999,"ariane_testharness i_ariane ArianeCfg NrPMPEntries", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane rst_ni", false,-1);
        tracep->declQuad(c+33000,"ariane_testharness i_ariane boot_addr_i", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane hart_id_i", false,-1, 63,0);
        tracep->declBus(c+25964,"ariane_testharness i_ariane irq_i", false,-1, 1,0);
        tracep->declBit(c+25962,"ariane_testharness i_ariane ipi_i", false,-1);
        tracep->declBit(c+25963,"ariane_testharness i_ariane time_irq_i", false,-1);
        tracep->declBit(c+25702,"ariane_testharness i_ariane debug_req_i", false,-1);
        tracep->declBus(c+2311,"ariane_testharness i_ariane rvfi_o(0) valid", false,-1, 0,0);
        tracep->declQuad(c+2312,"ariane_testharness i_ariane rvfi_o(0) order", false,-1, 63,0);
        tracep->declBus(c+2314,"ariane_testharness i_ariane rvfi_o(0) insn", false,-1, 31,0);
        tracep->declBus(c+2315,"ariane_testharness i_ariane rvfi_o(0) trap", false,-1, 0,0);
        tracep->declBus(c+2316,"ariane_testharness i_ariane rvfi_o(0) halt", false,-1, 0,0);
        tracep->declBus(c+2317,"ariane_testharness i_ariane rvfi_o(0) intr", false,-1, 0,0);
        tracep->declBus(c+2318,"ariane_testharness i_ariane rvfi_o(0) mode", false,-1, 1,0);
        tracep->declBus(c+2319,"ariane_testharness i_ariane rvfi_o(0) ixl", false,-1, 1,0);
        tracep->declBus(c+2320,"ariane_testharness i_ariane rvfi_o(0) rs1_addr", false,-1, 4,0);
        tracep->declBus(c+2321,"ariane_testharness i_ariane rvfi_o(0) rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+2322,"ariane_testharness i_ariane rvfi_o(0) rs1_rdata", false,-1, 63,0);
        tracep->declQuad(c+2324,"ariane_testharness i_ariane rvfi_o(0) rs2_rdata", false,-1, 63,0);
        tracep->declBus(c+2326,"ariane_testharness i_ariane rvfi_o(0) rd_addr", false,-1, 4,0);
        tracep->declQuad(c+2327,"ariane_testharness i_ariane rvfi_o(0) rd_wdata", false,-1, 63,0);
        tracep->declQuad(c+2329,"ariane_testharness i_ariane rvfi_o(0) pc_rdata", false,-1, 63,0);
        tracep->declQuad(c+2331,"ariane_testharness i_ariane rvfi_o(0) pc_wdata", false,-1, 63,0);
        tracep->declQuad(c+2333,"ariane_testharness i_ariane rvfi_o(0) mem_addr", false,-1, 63,0);
        tracep->declBus(c+2335,"ariane_testharness i_ariane rvfi_o(0) mem_rmask", false,-1, 7,0);
        tracep->declBus(c+2336,"ariane_testharness i_ariane rvfi_o(0) mem_wmask", false,-1, 7,0);
        tracep->declQuad(c+2337,"ariane_testharness i_ariane rvfi_o(0) mem_rdata", false,-1, 63,0);
        tracep->declQuad(c+2339,"ariane_testharness i_ariane rvfi_o(0) mem_wdata", false,-1, 63,0);
        tracep->declBus(c+2341,"ariane_testharness i_ariane rvfi_o(1) valid", false,-1, 0,0);
        tracep->declQuad(c+2342,"ariane_testharness i_ariane rvfi_o(1) order", false,-1, 63,0);
        tracep->declBus(c+2344,"ariane_testharness i_ariane rvfi_o(1) insn", false,-1, 31,0);
        tracep->declBus(c+2345,"ariane_testharness i_ariane rvfi_o(1) trap", false,-1, 0,0);
        tracep->declBus(c+2346,"ariane_testharness i_ariane rvfi_o(1) halt", false,-1, 0,0);
        tracep->declBus(c+2347,"ariane_testharness i_ariane rvfi_o(1) intr", false,-1, 0,0);
        tracep->declBus(c+2348,"ariane_testharness i_ariane rvfi_o(1) mode", false,-1, 1,0);
        tracep->declBus(c+2349,"ariane_testharness i_ariane rvfi_o(1) ixl", false,-1, 1,0);
        tracep->declBus(c+2350,"ariane_testharness i_ariane rvfi_o(1) rs1_addr", false,-1, 4,0);
        tracep->declBus(c+2351,"ariane_testharness i_ariane rvfi_o(1) rs2_addr", false,-1, 4,0);
        tracep->declQuad(c+2352,"ariane_testharness i_ariane rvfi_o(1) rs1_rdata", false,-1, 63,0);
        tracep->declQuad(c+2354,"ariane_testharness i_ariane rvfi_o(1) rs2_rdata", false,-1, 63,0);
        tracep->declBus(c+2356,"ariane_testharness i_ariane rvfi_o(1) rd_addr", false,-1, 4,0);
        tracep->declQuad(c+2357,"ariane_testharness i_ariane rvfi_o(1) rd_wdata", false,-1, 63,0);
        tracep->declQuad(c+2359,"ariane_testharness i_ariane rvfi_o(1) pc_rdata", false,-1, 63,0);
        tracep->declQuad(c+2361,"ariane_testharness i_ariane rvfi_o(1) pc_wdata", false,-1, 63,0);
        tracep->declQuad(c+2363,"ariane_testharness i_ariane rvfi_o(1) mem_addr", false,-1, 63,0);
        tracep->declBus(c+2365,"ariane_testharness i_ariane rvfi_o(1) mem_rmask", false,-1, 7,0);
        tracep->declBus(c+2366,"ariane_testharness i_ariane rvfi_o(1) mem_wmask", false,-1, 7,0);
        tracep->declQuad(c+2367,"ariane_testharness i_ariane rvfi_o(1) mem_rdata", false,-1, 63,0);
        tracep->declQuad(c+2369,"ariane_testharness i_ariane rvfi_o(1) mem_wdata", false,-1, 63,0);
        tracep->declBus(c+16635,"ariane_testharness i_ariane axi_req_o aw id", false,-1, 3,0);
        tracep->declQuad(c+16636,"ariane_testharness i_ariane axi_req_o aw addr", false,-1, 63,0);
        tracep->declBus(c+16638,"ariane_testharness i_ariane axi_req_o aw len", false,-1, 7,0);
        tracep->declBus(c+16639,"ariane_testharness i_ariane axi_req_o aw size", false,-1, 2,0);
        tracep->declBus(c+16640,"ariane_testharness i_ariane axi_req_o aw burst", false,-1, 1,0);
        tracep->declBit(c+16641,"ariane_testharness i_ariane axi_req_o aw lock", false,-1);
        tracep->declBus(c+16642,"ariane_testharness i_ariane axi_req_o aw cache", false,-1, 3,0);
        tracep->declBus(c+16643,"ariane_testharness i_ariane axi_req_o aw prot", false,-1, 2,0);
        tracep->declBus(c+16644,"ariane_testharness i_ariane axi_req_o aw qos", false,-1, 3,0);
        tracep->declBus(c+16645,"ariane_testharness i_ariane axi_req_o aw region", false,-1, 3,0);
        tracep->declBus(c+16646,"ariane_testharness i_ariane axi_req_o aw atop", false,-1, 5,0);
        tracep->declBus(c+16647,"ariane_testharness i_ariane axi_req_o aw user", false,-1, 0,0);
        tracep->declBit(c+16993,"ariane_testharness i_ariane axi_req_o aw_valid", false,-1);
        tracep->declQuad(c+16649,"ariane_testharness i_ariane axi_req_o w data", false,-1, 63,0);
        tracep->declBus(c+16651,"ariane_testharness i_ariane axi_req_o w strb", false,-1, 7,0);
        tracep->declBit(c+16652,"ariane_testharness i_ariane axi_req_o w last", false,-1);
        tracep->declBus(c+16653,"ariane_testharness i_ariane axi_req_o w user", false,-1, 0,0);
        tracep->declBit(c+16994,"ariane_testharness i_ariane axi_req_o w_valid", false,-1);
        tracep->declBit(c+16995,"ariane_testharness i_ariane axi_req_o b_ready", false,-1);
        tracep->declBus(c+16656,"ariane_testharness i_ariane axi_req_o ar id", false,-1, 3,0);
        tracep->declQuad(c+16657,"ariane_testharness i_ariane axi_req_o ar addr", false,-1, 63,0);
        tracep->declBus(c+16659,"ariane_testharness i_ariane axi_req_o ar len", false,-1, 7,0);
        tracep->declBus(c+16660,"ariane_testharness i_ariane axi_req_o ar size", false,-1, 2,0);
        tracep->declBus(c+16661,"ariane_testharness i_ariane axi_req_o ar burst", false,-1, 1,0);
        tracep->declBit(c+16662,"ariane_testharness i_ariane axi_req_o ar lock", false,-1);
        tracep->declBus(c+16663,"ariane_testharness i_ariane axi_req_o ar cache", false,-1, 3,0);
        tracep->declBus(c+16664,"ariane_testharness i_ariane axi_req_o ar prot", false,-1, 2,0);
        tracep->declBus(c+16665,"ariane_testharness i_ariane axi_req_o ar qos", false,-1, 3,0);
        tracep->declBus(c+16666,"ariane_testharness i_ariane axi_req_o ar region", false,-1, 3,0);
        tracep->declBus(c+16667,"ariane_testharness i_ariane axi_req_o ar user", false,-1, 0,0);
        tracep->declBit(c+16996,"ariane_testharness i_ariane axi_req_o ar_valid", false,-1);
        tracep->declBit(c+16997,"ariane_testharness i_ariane axi_req_o r_ready", false,-1);
        tracep->declBit(c+10989,"ariane_testharness i_ariane axi_resp_i aw_ready", false,-1);
        tracep->declBit(c+10990,"ariane_testharness i_ariane axi_resp_i ar_ready", false,-1);
        tracep->declBit(c+10991,"ariane_testharness i_ariane axi_resp_i w_ready", false,-1);
        tracep->declBit(c+10992,"ariane_testharness i_ariane axi_resp_i b_valid", false,-1);
        tracep->declBus(c+2301,"ariane_testharness i_ariane axi_resp_i b id", false,-1, 3,0);
        tracep->declBus(c+2302,"ariane_testharness i_ariane axi_resp_i b resp", false,-1, 1,0);
        tracep->declBus(c+2303,"ariane_testharness i_ariane axi_resp_i b user", false,-1, 0,0);
        tracep->declBit(c+10993,"ariane_testharness i_ariane axi_resp_i r_valid", false,-1);
        tracep->declBus(c+2305,"ariane_testharness i_ariane axi_resp_i r id", false,-1, 3,0);
        tracep->declQuad(c+2306,"ariane_testharness i_ariane axi_resp_i r data", false,-1, 63,0);
        tracep->declBus(c+2308,"ariane_testharness i_ariane axi_resp_i r resp", false,-1, 1,0);
        tracep->declBit(c+2309,"ariane_testharness i_ariane axi_resp_i r last", false,-1);
        tracep->declBus(c+2310,"ariane_testharness i_ariane axi_resp_i r user", false,-1, 0,0);
        tracep->declBit(c+27529,"ariane_testharness i_ariane cvxif_req x_compressed_valid", false,-1);
        tracep->declBus(c+27530,"ariane_testharness i_ariane cvxif_req x_compressed_req instr", false,-1, 15,0);
        tracep->declBus(c+27531,"ariane_testharness i_ariane cvxif_req x_compressed_req mode", false,-1, 1,0);
        tracep->declBus(c+27532,"ariane_testharness i_ariane cvxif_req x_compressed_req id", false,-1, 2,0);
        tracep->declBit(c+27533,"ariane_testharness i_ariane cvxif_req x_issue_valid", false,-1);
        tracep->declBus(c+27534,"ariane_testharness i_ariane cvxif_req x_issue_req instr", false,-1, 31,0);
        tracep->declBus(c+27535,"ariane_testharness i_ariane cvxif_req x_issue_req mode", false,-1, 1,0);
        tracep->declBus(c+27536,"ariane_testharness i_ariane cvxif_req x_issue_req id", false,-1, 2,0);
        tracep->declQuad(c+27537,"ariane_testharness i_ariane cvxif_req x_issue_req rs(0)", false,-1, 63,0);
        tracep->declQuad(c+27539,"ariane_testharness i_ariane cvxif_req x_issue_req rs(1)", false,-1, 63,0);
        tracep->declBus(c+27541,"ariane_testharness i_ariane cvxif_req x_issue_req rs_valid", false,-1, 1,0);
        tracep->declBit(c+27542,"ariane_testharness i_ariane cvxif_req x_commit_valid", false,-1);
        tracep->declBus(c+27543,"ariane_testharness i_ariane cvxif_req x_commit id", false,-1, 2,0);
        tracep->declBit(c+27544,"ariane_testharness i_ariane cvxif_req x_commit x_commit_kill", false,-1);
        tracep->declBit(c+27545,"ariane_testharness i_ariane cvxif_req x_mem_ready", false,-1);
        tracep->declBit(c+27546,"ariane_testharness i_ariane cvxif_req x_mem_resp exc", false,-1);
        tracep->declBus(c+27547,"ariane_testharness i_ariane cvxif_req x_mem_resp exccode", false,-1, 5,0);
        tracep->declBit(c+27548,"ariane_testharness i_ariane cvxif_req x_mem_result_valid", false,-1);
        tracep->declBus(c+27549,"ariane_testharness i_ariane cvxif_req x_mem_result id", false,-1, 2,0);
        tracep->declQuad(c+27550,"ariane_testharness i_ariane cvxif_req x_mem_result rdata", false,-1, 63,0);
        tracep->declBit(c+27552,"ariane_testharness i_ariane cvxif_req x_mem_result err", false,-1);
        tracep->declBit(c+27553,"ariane_testharness i_ariane cvxif_req x_result_ready", false,-1);
        tracep->declBit(c+10994,"ariane_testharness i_ariane cvxif_resp x_compressed_ready", false,-1);
        tracep->declBus(c+10995,"ariane_testharness i_ariane cvxif_resp x_compressed_resp instr", false,-1, 31,0);
        tracep->declBit(c+10996,"ariane_testharness i_ariane cvxif_resp x_compressed_resp accept", false,-1);
        tracep->declBit(c+10997,"ariane_testharness i_ariane cvxif_resp x_issue_ready", false,-1);
        tracep->declBit(c+10998,"ariane_testharness i_ariane cvxif_resp x_issue_resp accept", false,-1);
        tracep->declBit(c+10999,"ariane_testharness i_ariane cvxif_resp x_issue_resp writeback", false,-1);
        tracep->declBit(c+11000,"ariane_testharness i_ariane cvxif_resp x_issue_resp dualwrite", false,-1);
        tracep->declBit(c+11001,"ariane_testharness i_ariane cvxif_resp x_issue_resp dualread", false,-1);
        tracep->declBit(c+11002,"ariane_testharness i_ariane cvxif_resp x_issue_resp loadstore", false,-1);
        tracep->declBit(c+11003,"ariane_testharness i_ariane cvxif_resp x_issue_resp exc", false,-1);
        tracep->declBit(c+11004,"ariane_testharness i_ariane cvxif_resp x_mem_valid", false,-1);
        tracep->declBus(c+11005,"ariane_testharness i_ariane cvxif_resp x_mem_req id", false,-1, 2,0);
        tracep->declBus(c+11006,"ariane_testharness i_ariane cvxif_resp x_mem_req addr", false,-1, 31,0);
        tracep->declBus(c+11007,"ariane_testharness i_ariane cvxif_resp x_mem_req mode", false,-1, 1,0);
        tracep->declBit(c+11008,"ariane_testharness i_ariane cvxif_resp x_mem_req we", false,-1);
        tracep->declBus(c+11009,"ariane_testharness i_ariane cvxif_resp x_mem_req size", false,-1, 1,0);
        tracep->declQuad(c+11010,"ariane_testharness i_ariane cvxif_resp x_mem_req wdata", false,-1, 63,0);
        tracep->declBit(c+11012,"ariane_testharness i_ariane cvxif_resp x_mem_req last", false,-1);
        tracep->declBit(c+11013,"ariane_testharness i_ariane cvxif_resp x_mem_req spec", false,-1);
        tracep->declBit(c+11014,"ariane_testharness i_ariane cvxif_resp x_result_valid", false,-1);
        tracep->declBus(c+11015,"ariane_testharness i_ariane cvxif_resp x_result id", false,-1, 2,0);
        tracep->declQuad(c+11016,"ariane_testharness i_ariane cvxif_resp x_result data", false,-1, 63,0);
        tracep->declBus(c+11018,"ariane_testharness i_ariane cvxif_resp x_result rd", false,-1, 4,0);
        tracep->declBit(c+11019,"ariane_testharness i_ariane cvxif_resp x_result we", false,-1);
        tracep->declBit(c+11020,"ariane_testharness i_ariane cvxif_resp x_result exc", false,-1);
        tracep->declBus(c+11021,"ariane_testharness i_ariane cvxif_resp x_result exccode", false,-1, 5,0);
        tracep->declBus(c+32981,"ariane_testharness i_ariane i_cva6 ArianeCfg RASDepth", false,-1, 31,0);
        tracep->declBus(c+32982,"ariane_testharness i_ariane i_cva6 ArianeCfg BTBEntries", false,-1, 31,0);
        tracep->declBus(c+32983,"ariane_testharness i_ariane i_cva6 ArianeCfg BHTEntries", false,-1, 31,0);
        tracep->declBus(c+32984,"ariane_testharness i_ariane i_cva6 ArianeCfg NrNonIdempotentRules", false,-1, 31,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg NonIdempotentLength(15)", false,-1, 63,0);
        tracep->declBus(c+32987,"ariane_testharness i_ariane i_cva6 ArianeCfg NrExecuteRegionRules", false,-1, 31,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32988,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32990,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32988,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32992,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg ExecuteRegionLength(15)", false,-1, 63,0);
        tracep->declBus(c+32994,"ariane_testharness i_ariane i_cva6 ArianeCfg NrCachedRegionRules", false,-1, 31,0);
        tracep->declQuad(c+32985,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionAddrBase(15)", false,-1, 63,0);
        tracep->declQuad(c+32992,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(0)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(1)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(2)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(3)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(4)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(5)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(6)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(7)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(8)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(9)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(10)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(11)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(12)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(13)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(14)", false,-1, 63,0);
        tracep->declQuad(c+32589,"ariane_testharness i_ariane i_cva6 ArianeCfg CachedRegionLength(15)", false,-1, 63,0);
        tracep->declBit(c+32995,"ariane_testharness i_ariane i_cva6 ArianeCfg Axi64BitCompliant", false,-1);
        tracep->declBit(c+32996,"ariane_testharness i_ariane i_cva6 ArianeCfg SwapEndianess", false,-1);
        tracep->declQuad(c+32997,"ariane_testharness i_ariane i_cva6 ArianeCfg DmBaseAddress", false,-1, 63,0);
        tracep->declBus(c+32999,"ariane_testharness i_ariane i_cva6 ArianeCfg NrPMPEntries", false,-1, 31,0);
        tracep->declBit(c+32406,"ariane_testharness i_ariane i_cva6 clk_i", false,-1);
        tracep->declBit(c+32410,"ariane_testharness i_ariane i_cva6 rst_ni", false,-1);
        tracep->declQuad(c+33000,"ariane_testharness i_ariane i_cva6 boot_addr_i", false,-1, 63,0);
    }
}
