# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Project_4.srcs/sim_1/new/dec_tb.vhd"

# Do not sort compile order
nosort
