{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "02", "@year": "2019", "@timestamp": "2019-10-02T00:45:20.000020-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2012", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Hierarchy and recursion in software and hardware", "abstracts": "Advances in microelectronic devices have dissolved the boundary between software and hardware. Since hardware circuits are generally faster and enable significantly broader parallelism to be provided, a number of recent research works are dedicated to high-performance computations in electronic systems without direct use of processing cores which introduce a number of constraints (e.g. pre-defined size of operands, pre-given sets of instructions, limits for concurrency and parallelism, etc.). This paper suggests a regular way enabling methods and functions from general-purpose languages to be converted to hardware implementations. Consequently, such conventional programming techniques as hierarchy, recursion, passing arguments, and returning values were entirely implemented in hardware modules. The resulting circuits are faster than their software alternatives and this is confirmed by examples and numerous experiments from different application areas. \u00a9 2012 AICIT.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "hardware accelerators", "@xml:lang": "eng"}, {"$": "hierarchy", "@xml:lang": "eng"}, {"$": "programming techniques", "@xml:lang": "eng"}, {"$": "recursion", "@xml:lang": "eng"}, {"$": "software vs. hardware", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Comput. Networking Technol. (INC, ICCIS ICMIC), ICCNT", "@country": "usa", "issuetitle": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "volisspag": {"pagerange": {"@first": "189", "@last": "194"}}, "@type": "p", "publicationyear": {"@first": "2012"}, "isbn": {"$": "9788994364179", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "confsponsors": {"confsponsor": [{"$": "Institute of Electrical and Electronics Engineers (IEEE)"}, {"$": "Inst. Electr. Electron. Eng. (IEEE), Korea Council"}], "@complete": "y"}, "confcatnumber": "CFP1257S-PRT", "conflocation": {"city-group": "Gyeongju", "@country": "kor"}, "confcode": "95612", "confdate": {"enddate": {"@day": "29", "@year": "2012", "@month": "08"}, "startdate": {"@day": "27", "@year": "2012", "@month": "08"}}}}}, "sourcetitle": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "article-number": "6418650", "@srcid": "21100229198", "publicationdate": {"year": "2012", "date-text": {"@xfab-added": "true", "$": "2012"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "1705"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "713", "classification-description": "Electronic Circuits"}, {"classification-code": "714", "classification-description": "Electronic Components and Tubes"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@year": "2013", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "368374567", "@idtype": "PUI"}, {"$": "20130916057105", "@idtype": "CPX"}, {"$": "84874125970", "@idtype": "SCP"}, {"$": "84874125970", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "28", "reference": [{"ref-fulltext": "M. Santarini, \"Zynq-7000 EPP Sets Stage for New Era of Innovations\", Xcell journal, issue 75, second quarter, available at: http://www.eetimes.com/design/programmable-logic/4217069/Zynq-7000-EPP-sets- stage-for-new-era-of-innovations, 2011.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.eetimes.com/design/programmable-logic/4217069/ Zynq-7000-EPP-sets-stage-for-new-era-of-innovations", "@type": "url"}}, "ref-title": {"ref-titletext": "Zynq-7000 EPP sets stage for new era of innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "F.M. Carrano, Data Abstraction and Problem Solving with C++, Addison Wesley, 2005.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "Addison Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19th Int. Conf. on Field Programmable Logic and Applications, pp. 224-229, Prague, Czech Republic, 2009.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19th Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "V. Sklyarov, \"Finite State Machines with Stack Memory and their Automatic Design\", USSR Conf. on Computer-Aided Design of Computers and Systems, part 2, pp. 66-67, Yerevan (in Russian), 1983.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1983"}, "ref-title": {"ref-titletext": "Finite state machines with stack memory and their automatic design"}, "refd-itemidlist": {"itemid": {"$": "84874123352", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "66", "@last": "67"}}, "ref-text": "Yerevan (in Russian)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "USSR Conf. on Computer-Aided Design of Computers and Systems, Part 2"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of Finite State Machines Based on Matrix LSI, Minsk, Science and Techniques (in Russian), 1984.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "33845513627", "@idtype": "SGR"}}, "ref-text": "Minsk, Science and Techniques (in Russian)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines Based on Matrix LSI"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, and A. Sudnitson, Design of FPGA-based Circuits using Hierarchical Finite State Machines, TUT Press, 2012.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. 12th Biennial Baltic Electronics Conf., invited paper, pp. 37-48, Tallinn, Estonia, 2010.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 12th Biennial Baltic Electronics Conf. , Invited Paper"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and Implementation of Parallel Hierarchical Finite State Machines\", Proc. 2nd Int. Conf. on Communications and Electronics, pp. 33-38, Hoi An, Vietnam, 2008.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 2nd Int. Conf. on Communications and Electronics"}}, {"ref-fulltext": "D.M. Mu\u00f1oz, C.H. Llanos, M. Ayala-Rinc\u00f3n, and R.H. van Els, \"Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms\", Elsevier: Engineering Applications of Artificial Intelligence, n. 21, pp. 1309-1320, 2008.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms"}, "refd-itemidlist": {"itemid": {"$": "54049117152", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "21"}, "pagerange": {"@first": "1309", "@last": "1320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Mu\u00f1oz", "ce:indexed-name": "Munoz D.M."}, {"@seq": "2", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Llanos", "ce:indexed-name": "Llanos C.H."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ayala-Rinc\u00f3n", "ce:indexed-name": "Ayala-Rincon M."}, {"@seq": "4", "ce:initials": "R.H.", "@_fa": "true", "ce:surname": "Van Els", "ce:indexed-name": "Van Els R.H."}]}, "ref-sourcetitle": "Elsevier: Engineering Applications of Artificial Intelligence"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. ICROS-SICE Int. Joint Conf., pp. 4295-4300, Fukuoka, Japan, 2009.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and implementation of automatic system for garage control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-text": "Fukuoka, Japan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. ICROS-SICE Int. Joint Conf."}}, {"ref-fulltext": "D. Harel, \"Statecharts: A visual formalism for complex systems\", Science of Computer Programming, no. 8, pp. 231-274, 1987.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1987"}, "ref-title": {"ref-titletext": "Statecharts: A visual formalism for complex systems"}, "refd-itemidlist": {"itemid": {"$": "0023365727", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "8"}, "pagerange": {"@first": "231", "@last": "274"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Harel", "ce:indexed-name": "Harel D."}]}, "ref-sourcetitle": "Science of Computer Programming"}}, {"ref-fulltext": "S. Uchitel, J. Kramer, and J. Magee, \"Synthesis of Behavorial Models from Scenarios\", IEEE Transactions on Software Engineering, vol. 29, issue 2, pp. 99-115, 2003.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Synthesis of behavorial models from scenarios"}, "refd-itemidlist": {"itemid": {"$": "0037328225", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "29", "@issue": "2"}, "pagerange": {"@first": "99", "@last": "115"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Uchitel", "ce:indexed-name": "Uchitel S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Kramer", "ce:indexed-name": "Kramer J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Magee", "ce:indexed-name": "Magee J."}]}, "ref-sourcetitle": "IEEE Transactions on Software Engineering"}}, {"ref-fulltext": "J. Whittle and P.K. Jayaraman, \"Generating Hierarchical State Machines from Use Case Charts\", Proc. 14th IEEE Int. Requirements Engineering Conf., pp. 16-25, Minneapolis, USA, 2006.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Generating hierarchical state machines from use case charts"}, "refd-itemidlist": {"itemid": {"$": "41149096742", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "25"}}, "ref-text": "Minneapolis, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Whittle", "ce:indexed-name": "Whittle J."}, {"@seq": "2", "ce:initials": "P.K.", "@_fa": "true", "ce:surname": "Jayaraman", "ce:indexed-name": "Jayaraman P.K."}]}, "ref-sourcetitle": "Proc. 14th IEEE Int. Requirements Engineering Conf."}}, {"ref-fulltext": "A. Al-Badarneh and F. El-Aker, \"Efficient Adaptive In-Place Radix Sorting\", Informatica, vol. 15, no. 3, pp. 295-302,.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Efficient adaptive in-place radix sorting"}, "refd-itemidlist": {"itemid": {"$": "18644362762", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "3"}, "pagerange": {"@first": "295", "@last": "302"}}, "ref-text": "2004", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Al-Badarneh", "ce:indexed-name": "Al-Badarneh A."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "El-Aker", "ce:indexed-name": "El-Aker F."}]}, "ref-sourcetitle": "Informatica"}}, {"ref-fulltext": "G. Serban and A. C\u00e2mpan, \"Hierarchical Adaptive Clustering\", Informatica, 2008, vol. 19, no. 1, pp. 101-112, 2008.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Hierarchical adaptive clustering"}, "refd-itemidlist": {"itemid": {"$": "42149177267", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "19", "@issue": "1"}, "pagerange": {"@first": "101", "@last": "112"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Serban", "ce:indexed-name": "Serban G."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "C\u00e2mpan", "ce:indexed-name": "Campan A."}]}, "ref-sourcetitle": "Informatica, 2008"}}, {"ref-fulltext": "L. Garg, S. McClean, B.J. Meenan, and P. Millard, \"Phase-Type Survival Trees and Mixed Distribution Survival Trees for Clustering Patients' Hospital Length of Stay\", Informatica, vol. 22, no. 1, pp. 57-72, 2011.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Phase-type survival trees and mixed distribution survival trees for clustering patients'"}, "refd-itemidlist": {"itemid": {"$": "79954510153", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "1"}, "pagerange": {"@first": "57", "@last": "72"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Garg", "ce:indexed-name": "Garg L."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "McClean", "ce:indexed-name": "McClean S."}, {"@seq": "3", "ce:initials": "B.J.", "@_fa": "true", "ce:surname": "Meenan", "ce:indexed-name": "Meenan B.J."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Millard", "ce:indexed-name": "Millard P."}]}, "ref-sourcetitle": "Hospital Length of Stay Informatica"}}, {"ref-fulltext": "S. Baranov, Logic and System Design of Digital Systems, Tallinn, TUT Press, 2008.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "72149094169", "@idtype": "SGR"}}, "ref-text": "Tallinn, TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic and System Design of Digital Systems"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45th ACM/IEEE Design Automation Conf., pp. 780-785, Anaheim, California, USA, 2008.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "Anaheim, California, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conf."}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proc. 7th Asian Control Conference, pp. 9-14, Hong Kong,2009.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. 7th Asian Control Conference"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices\", Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, pp. 127-133, Las Vegas, USA, 2003.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-text": "Las Vegas, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Hardware Implementation of Recursive Algorithms\", Proc. IEEE Int. 53rd Midwest Symp. on Circuits and Systems, pp. 225-228, Seattle, USA, 2010.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. IEEE Int. 53rd Midwest Symp. on Circuits and Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proc. 21st Int. Conf. on Field Programmable Logic and Applications, pp. 405-410, Crete, Greece, 2011.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21st Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, R. Oliveira, D. Mihhailov, and A. Sudnitson, \"Processing Tree-like Data Structures in Different Computing Platforms\", Proc. Int. Conf. on Informatics and Computer Applications, pp. 112-116, Dubai, UAE, 2011.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Processing tree-like data structures in different computing platforms"}, "refd-itemidlist": {"itemid": {"$": "84855953668", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "116"}}, "ref-text": "Dubai, UAE", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Informatics and Computer Applications"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. Int. Conf. on Field Programmable Logic and Applications, pp. 235-240, Finland, 2005.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Finland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Field Programmable Logic and Applications"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, P. Almeida, and M. Almeida, \"Design Tools and Reusable Libraries for FPGA-Based Digital Circuits\", Proc. EUROMICRO Symposium on Digital System Design, pp. 255-263, Antalya, Turkey, 2003.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design tools and reusable libraries for fpga-based digital circuits"}, "refd-itemidlist": {"itemid": {"$": "20344374529", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "ref-text": "Antalya, Turkey", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc. EUROMICRO Symposium on Digital System Design"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Oliveira, and A.B. Ferrari, \"A Dynamically Reconfigurable Accelerator for Operations over Boolean and Ternary Vectors\", Proc. of the EUROMICRO Symposium on Digital System Design, pp. 222-229, Antalya, Turkey, 2003.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "A dynamically reconfigurable accelerator for operations over boolean and ternary vectors"}, "refd-itemidlist": {"itemid": {"$": "20344362539", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "222", "@last": "229"}}, "ref-text": "Antalya, Turkey", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "4", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the EUROMICRO Symposium on Digital System Design"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design of Digital Circuits on the Basis of Hardware Templates\", Proc. Int. Conf. on Embedded Systems and Applications, pp. 56-62, Las Vegas, USA, 2003.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design of digital circuits on the basis of hardware templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "ref-text": "Las Vegas, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Embedded Systems and Applications"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84874125970", "dc:description": "Advances in microelectronic devices have dissolved the boundary between software and hardware. Since hardware circuits are generally faster and enable significantly broader parallelism to be provided, a number of recent research works are dedicated to high-performance computations in electronic systems without direct use of processing cores which introduce a number of constraints (e.g. pre-defined size of operands, pre-given sets of instructions, limits for concurrency and parallelism, etc.). This paper suggests a regular way enabling methods and functions from general-purpose languages to be converted to hardware implementations. Consequently, such conventional programming techniques as hierarchy, recursion, passing arguments, and returning values were entirely implemented in hardware modules. The resulting circuits are faster than their software alternatives and this is confirmed by examples and numerous experiments from different application areas. \u00a9 2012 AICIT.", "prism:coverDate": "2012-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84874125970", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84874125970"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84874125970&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84874125970&origin=inward"}], "prism:isbn": "9788994364179", "prism:publicationName": "Proceedings - 2012 8th International Conference on Computing and Networking Technology (INC, ICCIS and ICMIC), ICCNT 2012", "source-id": "21100229198", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "189-194", "dc:title": "Hierarchy and recursion in software and hardware", "prism:endingPage": "194", "openaccess": null, "openaccessFlag": null, "prism:startingPage": "189", "article-number": "6418650", "dc:identifier": "SCOPUS_ID:84874125970"}, "idxterms": {"mainterm": [{"$": "Application area", "@weight": "a", "@candidate": "n"}, {"$": "Direct use", "@weight": "a", "@candidate": "n"}, {"$": "Electronic systems", "@weight": "a", "@candidate": "n"}, {"$": "General-purpose languages", "@weight": "a", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hardware modules", "@weight": "a", "@candidate": "n"}, {"$": "hierarchy", "@weight": "a", "@candidate": "n"}, {"$": "Micro-electronic devices", "@weight": "a", "@candidate": "n"}, {"$": "Processing core", "@weight": "a", "@candidate": "n"}, {"$": "Programming technique", "@weight": "a", "@candidate": "n"}, {"$": "Recent researches", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}, {"$": "Software and hardwares", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "hardware accelerators"}, {"@_fa": "true", "$": "hierarchy"}, {"@_fa": "true", "$": "programming techniques"}, {"@_fa": "true", "$": "recursion"}, {"@_fa": "true", "$": "software vs. hardware"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}