{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645769}, "instrd": {"type": "logic", "size": 32, "state": 3818913802}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 4}, "braddr": {"type": "logic", "size": 32, "state": 18}, "fe": {"type": "logic", "size": 32, "state": 2172748161}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 3}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2172748161}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818954752}, "instrd": {"type": "logic", "size": 32, "state": 3942645769}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 8}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2172748161}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 10}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 2172748161}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 36}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 36}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 167772164}, "instrd": {"type": "logic", "size": 32, "state": 3813670912}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 52}, "braddr": {"type": "logic", "size": 32, "state": 56}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917888}, "instrd": {"type": "logic", "size": 32, "state": 167772164}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 56}, "braddr": {"type": "logic", "size": 32, "state": 76}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 3818917888}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 60}, "braddr": {"type": "logic", "size": 32, "state": 64}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 16}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 16}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 9}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 9}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 9}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 9}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 19}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 19}, "fw": {"type": "logic", "size": 32, "state": 9}, "rd1e": {"type": "logic", "size": 32, "state": 9}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 9}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 19}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 19}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 19}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 19}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 9}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 27}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 19}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 19}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 7}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 27}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 19}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 27}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 27}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 27}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 27}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 7}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 7}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 7}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 34}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 27}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 27}, "rd2e": {"type": "logic", "size": 32, "state": 7}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 6}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 34}, "fw": {"type": "logic", "size": 32, "state": 7}, "rd1e": {"type": "logic", "size": 32, "state": 7}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 7}, "rd2e": {"type": "logic", "size": 32, "state": 27}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 34}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 34}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 34}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 34}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 6}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 6}, "rd1e": {"type": "logic", "size": 32, "state": 7}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 7}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 40}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 34}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 34}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 5}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 40}, "fw": {"type": "logic", "size": 32, "state": 6}, "rd1e": {"type": "logic", "size": 32, "state": 6}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 34}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 40}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 40}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 40}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 40}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 5}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 5}, "rd1e": {"type": "logic", "size": 32, "state": 6}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 5}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 5}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 45}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 40}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 40}, "rd2e": {"type": "logic", "size": 32, "state": 5}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 5}, "rd2m": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 45}, "fw": {"type": "logic", "size": 32, "state": 5}, "rd1e": {"type": "logic", "size": 32, "state": 5}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 5}, "rd2e": {"type": "logic", "size": 32, "state": 40}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 45}, "rd2m": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 45}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 45}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 45}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 5}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 5}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 4}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 49}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 45}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 45}, "rd2e": {"type": "logic", "size": 32, "state": 4}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4}, "rd2m": {"type": "logic", "size": 32, "state": 4}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 3}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 49}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 45}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 49}, "rd2m": {"type": "logic", "size": 32, "state": 4}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 49}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 3}, "fw": {"type": "logic", "size": 32, "state": 49}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 49}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 3}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 3}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 3}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 3}, "rd2e": {"type": "logic", "size": 32, "state": 4}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 3}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 3}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 52}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 3}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 49}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 49}, "rd2e": {"type": "logic", "size": 32, "state": 3}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 3}, "rd2m": {"type": "logic", "size": 32, "state": 3}, "alub": {"type": "logic", "size": 32, "state": 3}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 3}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 2}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 52}, "fw": {"type": "logic", "size": 32, "state": 3}, "rd1e": {"type": "logic", "size": 32, "state": 3}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 3}, "rd2e": {"type": "logic", "size": 32, "state": 49}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 52}, "rd2m": {"type": "logic", "size": 32, "state": 3}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 52}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2}, "fw": {"type": "logic", "size": 32, "state": 52}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 52}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 2}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 2}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 2}, "rd1e": {"type": "logic", "size": 32, "state": 3}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 2}, "rd2e": {"type": "logic", "size": 32, "state": 3}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 2}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 54}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 52}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 52}, "rd2e": {"type": "logic", "size": 32, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 2}, "rd2m": {"type": "logic", "size": 32, "state": 2}, "alub": {"type": "logic", "size": 32, "state": 2}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 2}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 54}, "fw": {"type": "logic", "size": 32, "state": 2}, "rd1e": {"type": "logic", "size": 32, "state": 2}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 2}, "rd2e": {"type": "logic", "size": 32, "state": 52}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 54}, "rd2m": {"type": "logic", "size": 32, "state": 2}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 54}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 54}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 54}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 2}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2e": {"type": "logic", "size": 32, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 54}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 54}, "rd2e": {"type": "logic", "size": 32, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2e": {"type": "logic", "size": 32, "state": 54}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785420814}, "instrd": {"type": "logic", "size": 32, "state": 3785359361}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 76}, "braddr": {"type": "logic", "size": 32, "state": 81}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 3785420814}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 80}, "braddr": {"type": "logic", "size": 32, "state": 98}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 2}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 82026512}, "instrd": {"type": "logic", "size": 32, "state": 3785420814}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 80}, "braddr": {"type": "logic", "size": 32, "state": 98}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 14}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 2}, "imm32e": {"type": "logic", "size": 32, "state": 14}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818954752}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 14}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 14}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796541472}, "instrd": {"type": "logic", "size": 32, "state": 3818954752}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 12}, "braddr": {"type": "logic", "size": 32, "state": 16}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3758137354}, "instrd": {"type": "logic", "size": 32, "state": 3796541472}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 16}, "braddr": {"type": "logic", "size": 32, "state": 52}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3814326272}, "instrd": {"type": "logic", "size": 32, "state": 3758137354}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 20}, "braddr": {"type": "logic", "size": 32, "state": 34}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 32}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 32}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 167772161}, "instrd": {"type": "logic", "size": 32, "state": 3814326272}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 24}, "braddr": {"type": "logic", "size": 32, "state": 28}, "fe": {"type": "logic", "size": 32, "state": 32}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 10}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818958849}, "instrd": {"type": "logic", "size": 32, "state": 167772161}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 28}, "braddr": {"type": "logic", "size": 32, "state": 36}, "fe": {"type": "logic", "size": 32, "state": 32}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 32}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 32}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818962948}, "instrd": {"type": "logic", "size": 32, "state": 3818958849}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 32}, "braddr": {"type": "logic", "size": 32, "state": 37}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 32}, "fw": {"type": "logic", "size": 32, "state": 32}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851202560}, "instrd": {"type": "logic", "size": 32, "state": 3818962948}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 36}, "braddr": {"type": "logic", "size": 32, "state": 44}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 32}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 11}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 3851202560}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 40}, "braddr": {"type": "logic", "size": 32, "state": 44}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 11}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 11}, "ra3e": {"type": "logic", "size": 4, "state": 11}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 11}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 11}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 1}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 11}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645757}, "instrd": {"type": "logic", "size": 32, "state": 3852230656}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 55}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 3942645757}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 40}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 55}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3852230656}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 55}, "alub": {"type": "logic", "size": 32, "state": 4294967284}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967284}}]}