{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_rx.v@180:237@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        output_axis_tdata_reg <= 0;\n        output_axis_tvalid_reg <= 0;\n        output_axis_tlast_reg <= 0;\n        output_axis_tuser_reg <= 0;\n\n        error_bad_frame_reg <= 0;\n        error_bad_fcs_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        output_axis_tdata_reg <= output_axis_tdata_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n        output_axis_tlast_reg <= output_axis_tlast_next;\n        output_axis_tuser_reg <= output_axis_tuser_next;\n\n        error_bad_frame_reg <= error_bad_frame_next;\n        error_bad_fcs_reg <= error_bad_fcs_next;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next;\n        end\n    end\n\n    // delay input\n    gmii_rxd_d0 <= gmii_rxd;\n    gmii_rxd_d1 <= gmii_rxd_d0;\n    gmii_rxd_d2 <= gmii_rxd_d1;\n    gmii_rxd_d3 <= gmii_rxd_d2;\n    gmii_rxd_d4 <= gmii_rxd_d3;\n\n    gmii_rx_dv_d0 <= gmii_rx_dv;\n    gmii_rx_dv_d1 <= gmii_rx_dv_d0;\n    gmii_rx_dv_d2 <= gmii_rx_dv_d1;\n    gmii_rx_dv_d3 <= gmii_rx_dv_d2;\n    gmii_rx_dv_d4 <= gmii_rx_dv_d3;\n\n    gmii_rx_er_d0 <= gmii_rx_er;\n    gmii_rx_er_d1 <= gmii_rx_er_d0;\n    gmii_rx_er_d2 <= gmii_rx_er_d1;\n    gmii_rx_er_d3 <= gmii_rx_er_d2;\n    gmii_rx_er_d4 <= gmii_rx_er_d3;\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[189, "        output_axis_tdata_reg <= 0;\n"], [190, "        output_axis_tvalid_reg <= 0;\n"], [191, "        output_axis_tlast_reg <= 0;\n"], [192, "        output_axis_tuser_reg <= 0;\n"], [194, "        error_bad_frame_reg <= 0;\n"], [195, "        error_bad_fcs_reg <= 0;\n"], [201, "        output_axis_tdata_reg <= output_axis_tdata_next;\n"], [203, "        output_axis_tlast_reg <= output_axis_tlast_next;\n"], [204, "        output_axis_tuser_reg <= output_axis_tuser_next;\n"], [224, "    gmii_rx_dv_d0 <= gmii_rx_dv;\n"], [225, "    gmii_rx_dv_d1 <= gmii_rx_dv_d0;\n"], [226, "    gmii_rx_dv_d2 <= gmii_rx_dv_d1;\n"], [227, "    gmii_rx_dv_d3 <= gmii_rx_dv_d2;\n"], [228, "    gmii_rx_dv_d4 <= gmii_rx_dv_d3;\n"]], "Add": [[192, "        output_axis_tvalid_reg <= 1'b0;\n"], [195, "        error_bad_frame_reg <= 1'b0;\n"], [195, "        error_bad_fcs_reg <= 1'b0;\n"], [197, "        gmii_rx_dv_d0 <= 1'b0;\n"], [197, "        gmii_rx_dv_d1 <= 1'b0;\n"], [197, "        gmii_rx_dv_d2 <= 1'b0;\n"], [197, "        gmii_rx_dv_d3 <= 1'b0;\n"], [197, "        gmii_rx_dv_d4 <= 1'b0;\n"], [214, "        gmii_rx_dv_d0 <= gmii_rx_dv;\n"], [214, "        gmii_rx_dv_d1 <= gmii_rx_dv_d0;\n"], [214, "        gmii_rx_dv_d2 <= gmii_rx_dv_d1;\n"], [214, "        gmii_rx_dv_d3 <= gmii_rx_dv_d2;\n"], [214, "        gmii_rx_dv_d4 <= gmii_rx_dv_d3;\n"], [215, "    output_axis_tdata_reg <= output_axis_tdata_next;\n"], [215, "    output_axis_tlast_reg <= output_axis_tlast_next;\n"], [215, "    output_axis_tuser_reg <= output_axis_tuser_next;\n"]]}}