## Hi, I'm Amogh Vinod Thakur ğŸ‘‹
MS ECE | Digital Design and Verification | Computer Architecture

ğŸ”¹ System Verilog
ğŸ”¹ Pre-Silicon Validation  
ğŸ”¹ Microprocessor System Design
ğŸ”¹ Computer Architecture 1

---

### ğŸš€ Featured Projects
- ğŸ§  **L1 Cache Simulator** â€“ Python, trace-driven analysis  
- ğŸ”Œ **AXI-Lite Verification** â€“ SystemVerilog, self-checking TB  

---

### ğŸ› ï¸ Tech Stack
![Python](https://img.shields.io/badge/Python-blue)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-orange)
![Linux](https://img.shields.io/badge/Linux-black)


<!--
**AmoghT23/AmoghT23** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
