m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/simulation/modelsim
vd_latch
Z1 !s110 1585167958
!i10b 1
!s100 am1MbAYG55bci?S4[Gb:W2
IO8:fg9<dPHA=C5`35V=>n2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1585167770
8C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog/d_latch.v
FC:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog/d_latch.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1585167958.000000
!s107 C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog/d_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog|C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog/d_latch.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Verilog}
Z6 tCvgOpt 0
vtb1
R1
!i10b 1
!s100 D?8Nd9<Lc4gbQAPYJSLkM1
Ik`N_7be214382DRB1d=fQ0
R2
R0
w1585157931
8C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog/tb1.v
FC:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog/tb1.v
L0 8
R3
r1
!s85 0
31
R4
!s107 C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog/tb1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog|C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog/tb1.v|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+C:/Users/alvn5/github/engr378-lab/Lab 3/D-Latch/Quartus/../Verilog}
R6
