#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Feb  4 11:38:32 2025
# Process ID: 9364
# Current directory: /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1
# Command line: vivado -log csr_buffer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source csr_buffer.tcl
# Log file: /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1/csr_buffer.vds
# Journal file: /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1/vivado.jou
# Running On        :secil4.siame.univ-tlse3.fr
# Platform          :Fedora
# Operating System  :Fedora release 40 (Forty)
# Processor Detail  :Intel(R) Core(TM) i7-10700T CPU @ 2.00GHz
# CPU Frequency     :4043.989 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16458 MB
# Swap memory       :16889 MB
# Total Virtual     :33347 MB
# Available Virtual :28173 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2024.1/scripts/Vivado_init.tcl'
source csr_buffer.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1640.031 ; gain = 17.867 ; free physical = 6782 ; free virtual = 26557
Command: read_checkpoint -auto_incremental -incremental /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/utils_1/imports/synth_1/cva6_zybo_z7_20.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/utils_1/imports/synth_1/cva6_zybo_z7_20.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top csr_buffer -part xc7z020clg400-1 -directive PerformanceOptimized -global_retiming on
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9434
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2439.387 ; gain = 411.613 ; free physical = 5572 ; free virtual = 25349
---------------------------------------------------------------------------------
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'BRAM' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/zybo-z7-20.svh:18]
INFO: [Synth 8-11241] undeclared symbol 'pmpaddr_int', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/mmu_sv32/cva6_mmu_sv32.sv:242]
WARNING: [Synth 8-8895] 'pmpaddr_int' is already implicitly declared on line 242 [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/mmu_sv32/cva6_mmu_sv32.sv:386]
WARNING: [Synth 8-11067] parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/cvxif_example/include/cvxif_instr_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/cvxif_example/include/cvxif_instr_pkg.sv:20]
INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88]
WARNING: [Synth 8-11065] parameter 'NR_BYPASS_PORTS' becomes localparam in 'miss_handler' with formal parameter declaration list [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/cache_subsystem/miss_handler.sv:70]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'rgmii_lfsr' with formal parameter declaration list [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv:364]
INFO: [Synth 8-11241] undeclared symbol 'spi_clk_o', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/cva6_zybo_z7_20.sv:802]
INFO: [Synth 8-11241] undeclared symbol 'spi_mosi', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/cva6_zybo_z7_20.sv:803]
INFO: [Synth 8-11241] undeclared symbol 'spi_miso', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/cva6_zybo_z7_20.sv:804]
INFO: [Synth 8-11241] undeclared symbol 'spi_ss', assumed default net type 'wire' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/src/cva6_zybo_z7_20.sv:805]
INFO: [Synth 8-6157] synthesizing module 'csr_buffer' [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/csr_buffer.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'csr_buffer' (0#1) [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/core/csr_buffer.sv:17]
WARNING: [Synth 8-7129] Port fu_data_i[fu][3] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][2] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][0] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][7] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][6] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][5] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][4] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][3] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][2] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][0] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][31] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][30] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][29] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][28] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][27] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][26] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][25] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][24] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][23] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][22] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][21] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][20] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][19] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][18] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][17] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][16] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][15] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][14] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][13] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][12] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][31] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][30] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][29] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][28] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][27] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][26] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][25] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][24] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][23] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][22] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][21] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][20] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][19] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][18] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][17] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][16] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][15] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][14] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][13] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][12] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][11] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][10] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][9] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][8] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][7] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][6] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][5] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][4] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][3] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][2] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][0] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[trans_id][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[trans_id][0] in module csr_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2552.324 ; gain = 524.551 ; free physical = 5456 ; free virtual = 25234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.168 ; gain = 539.395 ; free physical = 5448 ; free virtual = 25226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.168 ; gain = 539.395 ; free physical = 5448 ; free virtual = 25226
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.168 ; gain = 0.000 ; free physical = 5448 ; free virtual = 25226
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc]
WARNING: [Vivado 12-584] No ports matched 's_fu_data_i'. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_result_o'. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'alu_branch_res_o'. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/zybo_z7_20.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/csr_buffer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/csr_buffer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/cva6_fpga.xdc]
Finished Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/cva6_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/ex_stage/imports/constraints/cva6_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/csr_buffer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/csr_buffer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.949 ; gain = 0.000 ; free physical = 5441 ; free virtual = 25219
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2667.949 ; gain = 0.000 ; free physical = 5441 ; free virtual = 25219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2667.949 ; gain = 640.176 ; free physical = 5449 ; free virtual = 25227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5449 ; free virtual = 25227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5449 ; free virtual = 25226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.srcs/utils_1/imports/synth_1/cva6_zybo_z7_20.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5448 ; free virtual = 25226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5448 ; free virtual = 25226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5448 ; free virtual = 25226
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port fu_data_i[fu][3] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][2] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[fu][0] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][7] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][6] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][5] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][4] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][3] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][2] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][1] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operation][0] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][31] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][30] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][29] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][28] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][27] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][26] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][25] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][24] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][23] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][22] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][21] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][20] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][19] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][18] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][17] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][16] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][15] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][14] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][13] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[operand_b][12] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][31] in module csr_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port fu_data_i[imm][30] in module csr_buffer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5457 ; free virtual = 25239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5437 ; free virtual = 25219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5437 ; free virtual = 25219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `csr_buffer`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `csr_buffer' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5437 ; free virtual = 25219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |FDCE |    13|
|6     |IBUF |    49|
|7     |OBUF |    45|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.953 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2675.953 ; gain = 547.398 ; free physical = 5427 ; free virtual = 25210
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2675.961 ; gain = 648.180 ; free physical = 5427 ; free virtual = 25210
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.961 ; gain = 0.000 ; free physical = 5818 ; free virtual = 25600
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.980 ; gain = 0.000 ; free physical = 5819 ; free virtual = 25601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f0b9b14d
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 110 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2731.980 ; gain = 1073.137 ; free physical = 5822 ; free virtual = 25604
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2088.220; main = 1652.049; forked = 486.196
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4413.148; main = 2731.984; forked = 1737.191
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.992 ; gain = 0.000 ; free physical = 5821 ; free virtual = 25603
INFO: [Common 17-1381] The checkpoint '/nfs/home/camsi6/Documents/Projet_CVA6/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/synth_1/csr_buffer.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file csr_buffer_utilization_synth.rpt -pb csr_buffer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 11:39:12 2025...
