

================================================================
== Vitis HLS Report for 'detect_and_recognize_Pipeline_VITIS_LOOP_147_2'
================================================================
* Date:           Mon May  5 05:08:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     2405|  40.000 ns|  24.050 us|    4|  2405|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_147_2  |        2|     2402|         3|          3|          1|  0 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 7 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_7, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_6, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_5, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_4, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_3, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_1, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_0, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul3"   --->   Operation 18 'read' 'phi_mul3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 0, i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 19 'store' 'store_ln147' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %phi_mul"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i10 %phi_urem" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_1 = load i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 24 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln147 = icmp_eq  i10 %x_1, i10 800" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 25 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln147 = add i10 %x_1, i10 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 26 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.body4.i.split, void %cleanup.i.loopexit.exitStub" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 27 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i10 %phi_urem_load" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 28 'zext' 'zext_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln148 = add i16 %phi_mul3_read, i16 %zext_ln148" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 29 'add' 'add_ln148' <Predicate = (!icmp_ln147)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i16 %add_ln148" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 30 'zext' 'zext_ln148_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%frame_0_addr = getelementptr i8 %frame_0, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 31 'getelementptr' 'frame_0_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 32 'getelementptr' 'frame_1_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 33 'getelementptr' 'frame_2_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 34 'getelementptr' 'frame_3_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 35 'getelementptr' 'frame_4_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 36 'getelementptr' 'frame_5_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 37 'getelementptr' 'frame_6_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 38 'getelementptr' 'frame_7_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 39 'load' 'frame_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 40 'load' 'frame_1_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 41 'load' 'frame_2_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 42 'load' 'frame_3_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 43 'load' 'frame_4_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 44 'load' 'frame_5_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 45 'load' 'frame_6_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 46 'load' 'frame_7_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%phi_mul_load = load i21 %phi_mul" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 47 'load' 'phi_mul_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i21.i32.i32, i21 %phi_mul_load, i32 17, i32 19" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 49 'load' 'frame_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 50 'load' 'frame_1_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 51 'load' 'frame_2_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 52 'load' 'frame_3_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 53 'load' 'frame_4_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 54 'load' 'frame_5_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 55 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 55 'load' 'frame_6_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 56 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 56 'load' 'frame_7_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 57 [1/1] (2.30ns)   --->   "%pixel = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %frame_0_load, i3 1, i8 %frame_1_load, i3 2, i8 %frame_2_load, i3 3, i8 %frame_3_load, i3 4, i8 %frame_4_load, i3 5, i8 %frame_5_load, i3 6, i8 %frame_6_load, i3 7, i8 %frame_7_load, i8 0, i3 %trunc_ln" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 57 'sparsemux' 'pixel' <Predicate = (!icmp_ln147)> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 58 'specpipeline' 'specpipeline_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 800, i64 400" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 60 'specloopname' 'specloopname_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.22ns)   --->   "%add_ln147_1 = add i21 %phi_mul_load, i21 1311" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 61 'add' 'add_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%icmp_ln7 = icmp_ugt  i8 %pixel, i8 160" [src/hls_detector.cpp:7->src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 62 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln147)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln7, void %for.inc.i, void %if.then.i.exitStub" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 63 'br' 'br_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln147_2 = add i10 %phi_urem_load, i10 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 64 'add' 'add_ln147_2' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.73ns)   --->   "%icmp_ln147_1 = icmp_eq  i10 %phi_urem_load, i10 99" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 65 'icmp' 'icmp_ln147_1' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.68ns)   --->   "%select_ln147 = select i1 %icmp_ln147_1, i10 0, i10 %add_ln147_2" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 66 'select' 'select_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 %add_ln147, i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 67 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln147 = store i21 %add_ln147_1, i21 %phi_mul" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 68 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 %select_ln147, i10 %phi_urem" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 69 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.body4.i" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 70 'br' 'br_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %x_out, i10 %x_1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 71 'write' 'write_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%UnifiedRetVal = phi i1 1, void %cleanup.i.loopexit.exitStub, i1 0, void %if.then.i.exitStub"   --->   Operation 73 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %x_out, i10 800"   --->   Operation 75 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 10 bit ('x', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln147', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) of constant 0 on local variable 'x', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42 [23]  (1.588 ns)

 <State 2>: 5.331ns
The critical path consists of the following:
	'load' operation 10 bit ('phi_urem_load', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) on local variable 'phi_urem' [28]  (0.000 ns)
	'add' operation 16 bit ('add_ln148', src/hls_detector.cpp:148->src/hls_wrapper.cpp:42) [39]  (2.077 ns)
	'getelementptr' operation 16 bit ('frame_0_addr', src/hls_detector.cpp:148->src/hls_wrapper.cpp:42) [41]  (0.000 ns)
	'load' operation 8 bit ('frame_0_load', src/hls_detector.cpp:148->src/hls_wrapper.cpp:42) on array 'frame_0' [51]  (3.254 ns)

 <State 3>: 5.558ns
The critical path consists of the following:
	'load' operation 8 bit ('frame_0_load', src/hls_detector.cpp:148->src/hls_wrapper.cpp:42) on array 'frame_0' [51]  (3.254 ns)
	'sparsemux' operation 8 bit ('pixel', src/hls_detector.cpp:148->src/hls_wrapper.cpp:42) [59]  (2.304 ns)

 <State 4>: 4.006ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln147_2', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) [63]  (1.731 ns)
	'select' operation 10 bit ('select_ln147', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) [65]  (0.687 ns)
	'store' operation 0 bit ('store_ln147', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42) of variable 'select_ln147', src/hls_detector.cpp:147->src/hls_wrapper.cpp:42 on local variable 'phi_urem' [68]  (1.588 ns)

 <State 5>: 3.176ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [77]  (1.588 ns)
	'phi' operation 1 bit ('UnifiedRetVal') [77]  (0.000 ns)
	blocking operation 1.588 ns on control path)

 <State 6>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [77]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
