<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_s = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_81 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_82 = zext i16 %output_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_83 = zext i16 %output_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %next_mul3 = add i32 %phi_mul2, %tmp_82

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %next_mul = add i32 %phi_mul, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  %exitcond4 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  %out_d_2 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond4, label %4, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_h = phi i16 [ %out_h_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i16 %out_h, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:2  %out_h_2 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="16">
<![CDATA[
.preheader5.preheader:0  %tmp_84 = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader5.preheader:1  %tmp_85 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="17">
<![CDATA[
.preheader5.preheader:2  %tmp_88_cast = zext i17 %tmp_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:3  %tmp = add i32 %tmp_84, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:5  %tmp4 = add i32 %phi_mul, %tmp_88_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp4_1 = add i32 %tmp4, 1

]]></Node>
<StgValue><ssdm name="tmp4_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:4  %tmp3 = mul i32 %tmp_83, %tmp

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:6  %tmp5 = mul i32 %tmp_81, %tmp4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp5_1 = mul i32 %tmp_81, %tmp4_1

]]></Node>
<StgValue><ssdm name="tmp5_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:9  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_w = phi i16 [ %out_w_2, %._crit_edge.1.1 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i16 %out_w, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:2  %out_w_2 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3  br i1 %exitcond2, label %.preheader6.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:0  %tmp_86 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.preheader:1  %tmp_87 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:2  %tmp_90_cast = zext i17 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_88 = add i32 %tmp_86, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_89 = sext i32 %tmp_88 to i64

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %MaxPooling2D_1_array_1 = getelementptr [392 x i16]* @MaxPooling2D_1_array, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_array_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_90 = add i32 %tmp_90_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_91 = sext i32 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %input_addr = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:9  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %tmp_102_0_1 = add i32 %tmp_90, 1

]]></Node>
<StgValue><ssdm name="tmp_102_0_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_103_0_1 = sext i32 %tmp_102_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_0_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %input_addr_61 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_0_1

]]></Node>
<StgValue><ssdm name="input_addr_61"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:14  %input_load_61 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:9  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
.preheader.preheader:10  store i16 %input_load, i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:14  %input_load_61 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:15  %tmp_104_0_1 = icmp slt i16 %input_load, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_104_0_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:16  br i1 %tmp_104_0_1, label %1, label %._crit_edge.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:0  store i16 %input_load_61, i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.1:0  %tmp_95_1 = add i32 %tmp5_1, %tmp_90_cast

]]></Node>
<StgValue><ssdm name="tmp_95_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.0.1:1  %MaxPooling2D_1_array_2 = load i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_array_2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0.1:2  %tmp_103_1 = sext i32 %tmp_95_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.1:3  %input_addr_62 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_1

]]></Node>
<StgValue><ssdm name="input_addr_62"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.0.1:4  %input_load_62 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.0.1:1  %MaxPooling2D_1_array_2 = load i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_array_2"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.0.1:4  %input_load_62 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.1:5  %tmp_104_1 = icmp slt i16 %MaxPooling2D_1_array_2, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_104_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:6  br i1 %tmp_104_1, label %2, label %._crit_edge.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:0  store i16 %input_load_62, i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0:1  %tmp_102_1_1 = add i32 %tmp_95_1, 1

]]></Node>
<StgValue><ssdm name="tmp_102_1_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.1.0:2  %tmp_103_1_1 = sext i32 %tmp_102_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_1_1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0:3  %input_addr_63 = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_103_1_1

]]></Node>
<StgValue><ssdm name="input_addr_63"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.1.0:4  %input_load_63 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.1.0:0  %MaxPooling2D_1_array_3 = load i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_array_3"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.1.0:4  %input_load_63 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.1.0:0  %MaxPooling2D_1_array_3 = load i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_array_3"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.0:5  %tmp_104_1_1 = icmp slt i16 %MaxPooling2D_1_array_3, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_104_1_1"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:6  br i1 %tmp_104_1_1, label %3, label %._crit_edge.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:0  store i16 %input_load_63, i16* %MaxPooling2D_1_array_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_104_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.1:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="116" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="117" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="119" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="120" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="121" name="MaxPooling2D_1_array" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i16" to="output_width_read" fromId="122" toId="12">
</dataflow>
<dataflow id="124" from="output_width" to="output_width_read" fromId="120" toId="12">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i16" to="output_height_read" fromId="122" toId="13">
</dataflow>
<dataflow id="126" from="output_height" to="output_height_read" fromId="119" toId="13">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i16" to="output_depth_read" fromId="122" toId="14">
</dataflow>
<dataflow id="128" from="output_depth" to="output_depth_read" fromId="118" toId="14">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i16" to="input_width_read" fromId="122" toId="15">
</dataflow>
<dataflow id="130" from="input_width" to="input_width_read" fromId="116" toId="15">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.i16" to="input_height_read" fromId="122" toId="16">
</dataflow>
<dataflow id="132" from="input_height" to="input_height_read" fromId="115" toId="16">
</dataflow>
<dataflow id="133" from="input_height_read" to="tmp_s" fromId="16" toId="17">
</dataflow>
<dataflow id="134" from="input_width_read" to="tmp_81" fromId="15" toId="18">
</dataflow>
<dataflow id="135" from="output_height_read" to="tmp_82" fromId="13" toId="19">
</dataflow>
<dataflow id="136" from="output_width_read" to="tmp_83" fromId="12" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_137" to="out_d" fromId="137" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_21" to="out_d" fromId="21" toId="22">
</dataflow>
<dataflow id="140" from="out_d_2" to="out_d" fromId="28" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="StgValue_42" to="out_d" fromId="42" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="143" from="StgValue_142" to="phi_mul" fromId="142" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="StgValue_21" to="phi_mul" fromId="21" toId="23">
</dataflow>
<dataflow id="145" from="next_mul" to="phi_mul" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_42" to="phi_mul" fromId="42" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_142" to="phi_mul2" fromId="142" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_21" to="phi_mul2" fromId="21" toId="24">
</dataflow>
<dataflow id="149" from="next_mul3" to="phi_mul2" fromId="25" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="StgValue_42" to="phi_mul2" fromId="42" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="151" from="phi_mul2" to="next_mul3" fromId="24" toId="25">
</dataflow>
<dataflow id="152" from="tmp_82" to="next_mul3" fromId="19" toId="25">
</dataflow>
<dataflow id="153" from="phi_mul" to="next_mul" fromId="23" toId="26">
</dataflow>
<dataflow id="154" from="tmp_s" to="next_mul" fromId="17" toId="26">
</dataflow>
<dataflow id="155" from="out_d" to="exitcond4" fromId="22" toId="27">
</dataflow>
<dataflow id="156" from="output_depth_read" to="exitcond4" fromId="14" toId="27">
</dataflow>
<dataflow id="157" from="out_d" to="out_d_2" fromId="22" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_158" to="out_d_2" fromId="158" toId="28">
</dataflow>
<dataflow id="160" from="exitcond4" to="StgValue_29" fromId="27" toId="29">
</dataflow>
<dataflow id="161" from="out_h_2" to="out_h" fromId="34" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="StgValue_65" to="out_h" fromId="65" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="163" from="StgValue_137" to="out_h" fromId="137" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="StgValue_30" to="out_h" fromId="30" toId="32">
</dataflow>
<dataflow id="165" from="out_h" to="exitcond3" fromId="32" toId="33">
</dataflow>
<dataflow id="166" from="output_height_read" to="exitcond3" fromId="13" toId="33">
</dataflow>
<dataflow id="167" from="out_h" to="out_h_2" fromId="32" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_158" to="out_h_2" fromId="158" toId="34">
</dataflow>
<dataflow id="169" from="exitcond3" to="StgValue_35" fromId="33" toId="35">
</dataflow>
<dataflow id="170" from="out_h" to="tmp_84" fromId="32" toId="36">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i17.i16.i1" to="tmp_85" fromId="171" toId="37">
</dataflow>
<dataflow id="173" from="out_h" to="tmp_85" fromId="32" toId="37">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp_85" fromId="174" toId="37">
</dataflow>
<dataflow id="176" from="tmp_85" to="tmp_88_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="177" from="tmp_84" to="tmp" fromId="36" toId="39">
</dataflow>
<dataflow id="178" from="phi_mul2" to="tmp" fromId="24" toId="39">
</dataflow>
<dataflow id="179" from="phi_mul" to="tmp4" fromId="23" toId="40">
</dataflow>
<dataflow id="180" from="tmp_88_cast" to="tmp4" fromId="38" toId="40">
</dataflow>
<dataflow id="181" from="tmp4" to="tmp4_1" fromId="40" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp4_1" fromId="182" toId="41">
</dataflow>
<dataflow id="184" from="tmp_83" to="tmp3" fromId="20" toId="43">
</dataflow>
<dataflow id="185" from="tmp" to="tmp3" fromId="39" toId="43">
</dataflow>
<dataflow id="186" from="tmp_81" to="tmp5" fromId="18" toId="44">
</dataflow>
<dataflow id="187" from="tmp4" to="tmp5" fromId="40" toId="44">
</dataflow>
<dataflow id="188" from="tmp_81" to="tmp5_1" fromId="18" toId="45">
</dataflow>
<dataflow id="189" from="tmp4_1" to="tmp5_1" fromId="41" toId="45">
</dataflow>
<dataflow id="190" from="out_w_2" to="out_w" fromId="49" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_95" to="out_w" fromId="95" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="192" from="StgValue_137" to="out_w" fromId="137" toId="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="StgValue_46" to="out_w" fromId="46" toId="47">
</dataflow>
<dataflow id="194" from="out_w" to="exitcond2" fromId="47" toId="48">
</dataflow>
<dataflow id="195" from="output_width_read" to="exitcond2" fromId="12" toId="48">
</dataflow>
<dataflow id="196" from="out_w" to="out_w_2" fromId="47" toId="49">
</dataflow>
<dataflow id="197" from="StgValue_158" to="out_w_2" fromId="158" toId="49">
</dataflow>
<dataflow id="198" from="exitcond2" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="199" from="out_w" to="tmp_86" fromId="47" toId="51">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i17.i16.i1" to="tmp_87" fromId="171" toId="52">
</dataflow>
<dataflow id="201" from="out_w" to="tmp_87" fromId="47" toId="52">
</dataflow>
<dataflow id="202" from="StgValue_174" to="tmp_87" fromId="174" toId="52">
</dataflow>
<dataflow id="203" from="tmp_87" to="tmp_90_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="204" from="tmp_86" to="tmp_88" fromId="51" toId="54">
</dataflow>
<dataflow id="205" from="tmp3" to="tmp_88" fromId="43" toId="54">
</dataflow>
<dataflow id="206" from="tmp_88" to="tmp_89" fromId="54" toId="55">
</dataflow>
<dataflow id="207" from="MaxPooling2D_1_array" to="MaxPooling2D_1_array_1" fromId="121" toId="56">
</dataflow>
<dataflow id="209" from="StgValue_208" to="MaxPooling2D_1_array_1" fromId="208" toId="56">
</dataflow>
<dataflow id="210" from="tmp_89" to="MaxPooling2D_1_array_1" fromId="55" toId="56">
</dataflow>
<dataflow id="211" from="tmp_90_cast" to="tmp_90" fromId="53" toId="57">
</dataflow>
<dataflow id="212" from="tmp5" to="tmp_90" fromId="44" toId="57">
</dataflow>
<dataflow id="213" from="tmp_90" to="tmp_91" fromId="57" toId="58">
</dataflow>
<dataflow id="214" from="input_r" to="input_addr" fromId="117" toId="59">
</dataflow>
<dataflow id="215" from="StgValue_208" to="input_addr" fromId="208" toId="59">
</dataflow>
<dataflow id="216" from="tmp_91" to="input_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="217" from="input_addr" to="input_load" fromId="59" toId="60">
</dataflow>
<dataflow id="218" from="tmp_90" to="tmp_102_0_1" fromId="57" toId="61">
</dataflow>
<dataflow id="219" from="StgValue_182" to="tmp_102_0_1" fromId="182" toId="61">
</dataflow>
<dataflow id="220" from="tmp_102_0_1" to="tmp_103_0_1" fromId="61" toId="62">
</dataflow>
<dataflow id="221" from="input_r" to="input_addr_61" fromId="117" toId="63">
</dataflow>
<dataflow id="222" from="StgValue_208" to="input_addr_61" fromId="208" toId="63">
</dataflow>
<dataflow id="223" from="tmp_103_0_1" to="input_addr_61" fromId="62" toId="63">
</dataflow>
<dataflow id="224" from="input_addr_61" to="input_load_61" fromId="63" toId="64">
</dataflow>
<dataflow id="225" from="input_addr" to="input_load" fromId="59" toId="66">
</dataflow>
<dataflow id="226" from="input_load" to="StgValue_67" fromId="66" toId="67">
</dataflow>
<dataflow id="227" from="MaxPooling2D_1_array_1" to="StgValue_67" fromId="56" toId="67">
</dataflow>
<dataflow id="228" from="input_addr_61" to="input_load_61" fromId="63" toId="68">
</dataflow>
<dataflow id="229" from="input_load" to="tmp_104_0_1" fromId="66" toId="69">
</dataflow>
<dataflow id="230" from="input_load_61" to="tmp_104_0_1" fromId="68" toId="69">
</dataflow>
<dataflow id="231" from="tmp_104_0_1" to="StgValue_70" fromId="69" toId="70">
</dataflow>
<dataflow id="232" from="input_load_61" to="StgValue_71" fromId="68" toId="71">
</dataflow>
<dataflow id="233" from="MaxPooling2D_1_array_1" to="StgValue_71" fromId="56" toId="71">
</dataflow>
<dataflow id="234" from="tmp5_1" to="tmp_95_1" fromId="45" toId="73">
</dataflow>
<dataflow id="235" from="tmp_90_cast" to="tmp_95_1" fromId="53" toId="73">
</dataflow>
<dataflow id="236" from="MaxPooling2D_1_array_1" to="MaxPooling2D_1_array_2" fromId="56" toId="74">
</dataflow>
<dataflow id="237" from="tmp_95_1" to="tmp_103_1" fromId="73" toId="75">
</dataflow>
<dataflow id="238" from="input_r" to="input_addr_62" fromId="117" toId="76">
</dataflow>
<dataflow id="239" from="StgValue_208" to="input_addr_62" fromId="208" toId="76">
</dataflow>
<dataflow id="240" from="tmp_103_1" to="input_addr_62" fromId="75" toId="76">
</dataflow>
<dataflow id="241" from="input_addr_62" to="input_load_62" fromId="76" toId="77">
</dataflow>
<dataflow id="242" from="MaxPooling2D_1_array_1" to="MaxPooling2D_1_array_2" fromId="56" toId="78">
</dataflow>
<dataflow id="243" from="input_addr_62" to="input_load_62" fromId="76" toId="79">
</dataflow>
<dataflow id="244" from="MaxPooling2D_1_array_2" to="tmp_104_1" fromId="78" toId="80">
</dataflow>
<dataflow id="245" from="input_load_62" to="tmp_104_1" fromId="79" toId="80">
</dataflow>
<dataflow id="246" from="tmp_104_1" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="247" from="input_load_62" to="StgValue_82" fromId="79" toId="82">
</dataflow>
<dataflow id="248" from="MaxPooling2D_1_array_1" to="StgValue_82" fromId="56" toId="82">
</dataflow>
<dataflow id="249" from="tmp_95_1" to="tmp_102_1_1" fromId="73" toId="84">
</dataflow>
<dataflow id="250" from="StgValue_182" to="tmp_102_1_1" fromId="182" toId="84">
</dataflow>
<dataflow id="251" from="tmp_102_1_1" to="tmp_103_1_1" fromId="84" toId="85">
</dataflow>
<dataflow id="252" from="input_r" to="input_addr_63" fromId="117" toId="86">
</dataflow>
<dataflow id="253" from="StgValue_208" to="input_addr_63" fromId="208" toId="86">
</dataflow>
<dataflow id="254" from="tmp_103_1_1" to="input_addr_63" fromId="85" toId="86">
</dataflow>
<dataflow id="255" from="input_addr_63" to="input_load_63" fromId="86" toId="87">
</dataflow>
<dataflow id="256" from="MaxPooling2D_1_array_1" to="MaxPooling2D_1_array_3" fromId="56" toId="88">
</dataflow>
<dataflow id="257" from="input_addr_63" to="input_load_63" fromId="86" toId="89">
</dataflow>
<dataflow id="258" from="MaxPooling2D_1_array_1" to="MaxPooling2D_1_array_3" fromId="56" toId="90">
</dataflow>
<dataflow id="259" from="MaxPooling2D_1_array_3" to="tmp_104_1_1" fromId="90" toId="91">
</dataflow>
<dataflow id="260" from="input_load_63" to="tmp_104_1_1" fromId="89" toId="91">
</dataflow>
<dataflow id="261" from="tmp_104_1_1" to="StgValue_92" fromId="91" toId="92">
</dataflow>
<dataflow id="262" from="input_load_63" to="StgValue_93" fromId="89" toId="93">
</dataflow>
<dataflow id="263" from="MaxPooling2D_1_array_1" to="StgValue_93" fromId="56" toId="93">
</dataflow>
<dataflow id="264" from="exitcond4" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="265" from="exitcond3" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="266" from="exitcond2" to="StgValue_5" fromId="48" toId="5">
</dataflow>
<dataflow id="267" from="tmp_104_0_1" to="StgValue_7" fromId="69" toId="7">
</dataflow>
<dataflow id="268" from="tmp_104_1" to="StgValue_9" fromId="80" toId="9">
</dataflow>
<dataflow id="269" from="tmp_104_1_1" to="StgValue_11" fromId="91" toId="11">
</dataflow>
</dataflows>


</stg>
