head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.2
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.44
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.42
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.40
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.38
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.36
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.34
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.32
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.30
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.28
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.26
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.24
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.22
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.20
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.18
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.16
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.3
	binutils-2_15-branchpoint:1.3
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.3
	binutils-2_15-branch:1.3.0.14
	cagney_bfdfile-20040213-branch:1.3.0.12
	cagney_bfdfile-20040213-branchpoint:1.3
	cagney_bigcore-20040122-branch:1.3.0.10
	cagney_bigcore-20040122-branchpoint:1.3
	csl-arm-2003-q4:1.3
	binutils-2_14:1.3
	binutils-2_14-branch:1.3.0.8
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.6
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.4
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.3
	binutils-2_11_1:1.3
	binutils-2_11:1.3
	x86_64versiong3:1.3
	binutils-2_11-branch:1.3.0.2
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@ * @;


1.4
date	2012.07.31.20.46.59;	author hjl;	state Exp;
branches;
next	1.3;

1.3
date	2000.07.05.22.28.07;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2000.06.27.18.21.39;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches;
next	;


desc
@@


1.4
log
@Update gas/d30v/bittest.l

	* gas/d30v/bittest.l: Updated.
@
text
@.*: Assembler messages:
.*: Warning: Swapping instruction order
.*: Warning: Executing btst in IU in reverse serial may not work
.*: Warning: Executing bclr in IU may not work in parallel execution
.*: Warning: Executing bset in IU may not work
.*: Warning: Swapping instruction order
GAS LISTING .*


   1              	# bittest.s
   2              	#
   3              	# Bit operation instructions \(BCLR, BNOT, BSET, BTST\) should not be placed in IU.
   4              	# If the user specifically indicates they should be in the IU, GAS will
   5              	# generate warnings. The reason why this is not an error is that those instructions 
   6              	# will fail in IU only occasionally. Thus GAS should pack them in MU for
   7              	# safety, and it just needs to draw attention when a violation is given. 
   8              	
   9              		
  10 0000 00F00000 		nop -> ldw R1, @@\(R2,R3\)
  10      84401083 
  11 0008 04406144 	        nop || ldw R6, @@\(R5,R4\)
.*  Warning:Swapping instruction order
  11      00F00000 
  12              	        
  13 0010 00F00000 	        nop -> BSET R1, R2, R3 
  13      82201083 
  14 0018 80F00000 	        nop <- BTST F1, R2, R3 
.*  Warning:Executing btst in IU in reverse serial may not work
  14      02001083 
  15 0020 00F00000 	        nop || BCLR R1, R2, R3
.*  Warning:Executing bclr in IU may not work in parallel execution
  15      02301083 
  16 0028 00F00000 	        nop -> BNOT R1, R2, R3
  16      82101083 
  17 0030 02101083 	        BNOT r1, r2, r3 -> nop
  17      80F00000 
  18              	        
  19 0038 047C0105 	        bset r1, r2, r3 || moddec r4, 5
.*  Warning:Executing bset in IU may not work
.*  Warning:Swapping instruction order
  19      02201083 
  20              	
  21              	        bset r1, r2, r3
  22 0040 02201083 	        moddec r4, 5
  22      847C0105 
  23              	
  24              	        bset r1, r2, r3
  25 0048 02201083 	        joinll r4, r5, r6
  25      88C04146 
  26              	
  27              	        joinll r4, r5, r6
  28 0050 08C04146 	        bset r1, r2, r3
  28      82201083 
@


1.3
log
@Fix expected results







Fix expected results.
@
text
@d39 1
@


1.2
log
@Do not allow EITHER_BUT_PREFER_MU opcodes to be packed into reverse
sequential buckets, and warn if the user does so.
@
text
@d3 2
a4 2
.*: Warning: Executing nop in reverse serial with btst may not work
.*: Warning: Executing nop in IU in parallel with bclr may not work
d28 1
a28 1
.*  Warning:Executing nop in reverse serial with btst may not work
d31 1
a31 1
.*  Warning:Executing nop in IU in parallel with bclr may not work
@


1.1
log
@Initial revision
@
text
@d3 2
a4 4
.*: Warning: Executing bset in IU may not work
.*: Warning: Executing btst in IU may not work
.*: Warning: Executing bclr in IU may not work
.*: Warning: Executing bnot in IU may not work
a25 1
.*  Warning:Executing bset in IU may not work
d28 1
a28 1
.*  Warning:Executing btst in IU may not work
d31 1
a31 1
.*  Warning:Executing bclr in IU may not work
a33 1
.*  Warning:Executing bnot in IU may not work
d51 2
a52 2
  28 0050 82201083 	        bset r1, r2, r3
  28      08C04146 
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

