 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: cpld_ram512k_v110                   Date:  6- 4-2020,  9:08PM
Device Used: XC9536-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
30 /36  ( 83%) 101 /180  ( 56%) 56 /72  ( 78%)   13 /36  ( 36%) 29 /34  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          14/18       26/36       26          52/90       7/17
FB2          16/18       30/36       30          49/90       6/17
             -----       -----                   -----       -----     
             30/36       56/72                  101/180     13/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
The complement of 'clk' mapped onto global clock net GCK3.
Global output enable net(s) unused.
The complement of 'reset_b' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   14          14    |  I/O              :    23      28
Output        :   10          10    |  GCK/IO           :     3       3
Bidirectional :    3           3    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     29          29

** Power Data **

There are 30 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld_ram512k_v110.ise'.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 18 and input limit: 18
*************************  Summary of Mapped Logic  ************************

** 13 Outputs **

Signal                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                         Pts   Inps          No.  Type    Use     Mode Rate State
ramdis                       1     1     FB1_5   6    GCK/I/O O       STD  FAST 
ramadrhi<4>                  4     7     FB1_9   11   I/O     O       STD  FAST 
ramadrhi<3>                  10    8     FB1_11  13   I/O     O       STD  FAST 
ramadrhi<2>                  10    8     FB1_13  18   I/O     O       STD  FAST 
ramadrhi<1>                  6     7     FB1_14  19   I/O     O       STD  FAST 
ramwe_b                      1     3     FB1_16  22   I/O     O       STD  FAST 
ramadrhi<0>                  6     7     FB1_17  24   I/O     O       STD  FAST 
rd_b                         1     1     FB2_4   43   I/O     I/O     STD  FAST 
wr_b                         1     4     FB2_5   40   GTS/I/O I/O     STD  FAST 
ramcs_b                      7     11    FB2_14  28   I/O     O       STD  FAST 
ramoe_b                      6     11    FB2_15  27   I/O     O       STD  FAST 
adr15_aux                    1     3     FB2_16  26   I/O     O       STD  FAST 
adr15                        1     3     FB2_17  25   I/O     I/O     STD  FAST 

** 17 Buried Nodes **

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
mwr_cyc_f_q                  1     1     FB1_6   STD  RESET
$OpTx$$OpTx$FX_DC$11_INV$94  1     2     FB1_7   STD  
ramblock_q<5>                2     7     FB1_8   STD  RESET
ramblock_q<4>                2     7     FB1_10  STD  RESET
ramblock_q<1>                2     7     FB1_12  STD  RESET
mwr_cyc_q                    2     3     FB1_15  STD  RESET
mode3_q                      4     9     FB1_18  STD  RESET
urom_disable_q               2     7     FB2_3   STD  RESET
ramblock_q<2>                2     7     FB2_6   STD  RESET
ramblock_q<0>                2     7     FB2_7   STD  RESET
lrom_disable_q               2     7     FB2_8   STD  RESET
adr15_q                      2     3     FB2_9   STD  RESET
N0$BUF0/N0$BUF0_TRST__$INT   3     5     FB2_10  STD  
$OpTx$FX_DC$15               3     5     FB2_11  STD  
exp_ram_q                    4     6     FB2_12  STD  RESET
ramblock_q<3>                5     10    FB2_13  STD  RESET
N1/N1_TRST                   7     9     FB2_18  STD  

** 16 Inputs **

Signal                       Loc     Pin  Pin     Pin     
Name                                 No.  Type    Use     
iorq_b                       FB1_1   2    I/O     I
clk                          FB1_3   5    GCK/I/O GCK
dip<1>                       FB1_6   8    I/O     I
dip<0>                       FB1_7   7    GCK/I/O I
rfsh_b                       FB1_10  12   I/O     I
adr14                        FB1_12  14   I/O     I
mreq_b                       FB2_1   1    I/O     I
data<0>                      FB2_3   42   GTS/I/O I
reset_b                      FB2_6   39   GSR/I/O GSR
data<1>                      FB2_7   38   I/O     I
data<2>                      FB2_8   37   I/O     I
data<3>                      FB2_9   36   I/O     I
data<4>                      FB2_10  35   I/O     I
data<5>                      FB2_11  34   I/O     I
data<6>                      FB2_12  33   I/O     I
data<7>                      FB2_13  29   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               26/10
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     I
(unused)              0       0     0   5     FB1_2   3     I/O     
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   4     I/O     
ramdis                1       0     0   4     FB1_5   6     GCK/I/O O
mwr_cyc_f_q           1       0     0   4     FB1_6   8     I/O     I
$OpTx$$OpTx$FX_DC$11_INV$94
                      1       0     0   4     FB1_7   7     GCK/I/O I
ramblock_q<5>         2       0   \/1   2     FB1_8   9     I/O     (b)
ramadrhi<4>           4       1<- \/2   0     FB1_9   11    I/O     O
ramblock_q<4>         2       2<- \/5   0     FB1_10  12    I/O     I
ramadrhi<3>          10       5<-   0   0     FB1_11  13    I/O     O
ramblock_q<1>         2       0   \/3   0     FB1_12  14    I/O     I
ramadrhi<2>          10       5<-   0   0     FB1_13  18    I/O     O
ramadrhi<1>           6       3<- /\2   0     FB1_14  19    I/O     O
mwr_cyc_q             2       0   /\3   0     FB1_15  20    I/O     (b)
ramwe_b               1       0     0   4     FB1_16  22    I/O     O
ramadrhi<0>           6       1<-   0   0     FB1_17  24    I/O     O
mode3_q               4       0   /\1   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: adr15.PIN         10: data<4>           19: mwr_cyc_f_q 
  2: N1/N1_TRST        11: data<5>           20: mwr_cyc_q 
  3: rd_b.PIN          12: data<6>           21: ramblock_q<0> 
  4: wr_b.PIN          13: data<7>           22: ramblock_q<1> 
  5: adr14             14: dip<0>            23: ramblock_q<2> 
  6: adr15_q           15: dip<1>            24: ramblock_q<3> 
  7: data<0>           16: iorq_b            25: ramblock_q<4> 
  8: data<1>           17: mode3_q           26: ramblock_q<5> 
  9: data<2>           18: mreq_b           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ramdis               .X...................................... 1       1
mwr_cyc_f_q          ...................X.................... 1       1
$OpTx$$OpTx$FX_DC$11_INV$94 
                     .............XX......................... 2       2
ramblock_q<5>        X..X......XXX..X.........X.............. 7       7
ramadrhi<4>          X...XX..............XXX..X.............. 7       7
ramblock_q<4>        X..X.....X.XX..X........X............... 7       7
ramadrhi<3>          X...XX.......X......XXX.X............... 8       8
ramblock_q<1>        X..X...X...XX..X.....X.................. 7       7
ramadrhi<2>          X...XX.......X......XXXX................ 8       8
ramadrhi<1>          X...XX.......X......XXX................. 7       7
mwr_cyc_q            ..X..............X.X.................... 3       3
ramwe_b              ...X..............XX.................... 3       3
ramadrhi<0>          X...XX.......X......XXX................. 7       7
mode3_q              X..X..XXX..XX..XX....................... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               30/6
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     I
(unused)              0       0     0   5     FB2_2   44    I/O     
urom_disable_q        2       0     0   3     FB2_3   42    GTS/I/O I
rd_b                  1       0     0   4     FB2_4   43    I/O     I/O
wr_b                  1       0     0   4     FB2_5   40    GTS/I/O I/O
ramblock_q<2>         2       0     0   3     FB2_6   39    GSR/I/O GSR
ramblock_q<0>         2       0     0   3     FB2_7   38    I/O     I
lrom_disable_q        2       0     0   3     FB2_8   37    I/O     I
adr15_q               2       0     0   3     FB2_9   36    I/O     I
N0$BUF0/N0$BUF0_TRST__$INT
                      3       0     0   2     FB2_10  35    I/O     I
$OpTx$FX_DC$15        3       0     0   2     FB2_11  34    I/O     I
exp_ram_q             4       0     0   1     FB2_12  33    I/O     I
ramblock_q<3>         5       0     0   0     FB2_13  29    I/O     I
ramcs_b               7       2<-   0   0     FB2_14  28    I/O     O
ramoe_b               6       3<- /\2   0     FB2_15  27    I/O     O
adr15_aux             1       0   /\3   1     FB2_16  26    I/O     O
adr15                 1       0   \/2   2     FB2_17  25    I/O     I/O
N1/N1_TRST            7       2<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$11_INV$94  11: data<3>           21: mode3_q 
  2: $OpTx$FX_DC$15               12: data<4>           22: mreq_b 
  3: N0$BUF0/N0$BUF0_TRST__$INT   13: data<5>           23: mwr_cyc_f_q 
  4: adr15.PIN                    14: data<6>           24: mwr_cyc_q 
  5: rd_b.PIN                     15: data<7>           25: ramblock_q<0> 
  6: wr_b.PIN                     16: dip<0>            26: ramblock_q<1> 
  7: adr14                        17: dip<1>            27: ramblock_q<2> 
  8: adr15_q                      18: exp_ram_q         28: ramblock_q<3> 
  9: data<0>                      19: iorq_b            29: rfsh_b 
 10: data<2>                      20: lrom_disable_q    30: urom_disable_q 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
urom_disable_q       ...X.X....X..XX...X..........X.......... 7       7
rd_b                 ..X..................................... 1       1
wr_b                 X................X....XX................ 4       4
ramblock_q<2>        ...X.X...X...XX...X.......X............. 7       7
ramblock_q<0>        ...X.X..X....XX...X.....X............... 7       7
lrom_disable_q       ...X.X...X...XX...XX.................... 7       7
adr15_q              ...X...X.............X.................. 3       3
N0$BUF0/N0$BUF0_TRST__$INT 
                     ...............XXX....XX................ 5       5
$OpTx$FX_DC$15       ....X..........XX....X.X................ 5       5
exp_ram_q            ...X..XX................XXX............. 6       6
ramblock_q<3>        ...X.X....XXXXXX..X........X............ 10      10
ramcs_b              ...X..XX.......XX....X.XXXX.X........... 11      11
ramoe_b              ....X.XX.......XX..XXX.X....XX.......... 11      11
adr15_aux            .X....X.............X................... 3       3
adr15                .X....X.............X................... 3       3
N1/N1_TRST           ...X..XX.......XX......XXXX............. 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$11_INV$94 <= (NOT dip(0) AND NOT dip(1));


$OpTx$FX_DC$15 <= ((dip(0) AND mwr_cyc_q)
	OR (dip(0) AND NOT mreq_b AND rd_b.PIN)
	OR (NOT dip(0) AND dip(1) AND NOT mreq_b));


N0$BUF0/N0$BUF0_TRST__$INT <= ((NOT exp_ram_q)
	OR (NOT mwr_cyc_f_q AND NOT mwr_cyc_q)
	OR (NOT dip(0) AND NOT dip(1)));


N1/N1_TRST <= ((adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q)
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1))
	OR (dip(0) AND dip(1))
	OR (dip(0) AND mwr_cyc_q)
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND dip(0)));


adr15_I <= '1';
adr15 <= adr15_I when adr15_OE = '1' else 'Z';
adr15_OE <= (adr14 AND mode3_q AND $OpTx$FX_DC$15);


adr15_aux_I <= '1';
adr15_aux <= adr15_aux_I when adr15_aux_OE = '1' else 'Z';
adr15_aux_OE <= (adr14 AND mode3_q AND $OpTx$FX_DC$15);

FDCPE_adr15_q: FDCPE port map (adr15_q,adr15_q_D,NOT clk,NOT reset_b,'0');
adr15_q_D <= ((adr15.PIN AND mreq_b)
	OR (adr15_q AND NOT mreq_b));

FDCPE_exp_ram_q: FDCPE port map (exp_ram_q,exp_ram_q_D,clk,NOT reset_b,'0');
exp_ram_q_D <= ((NOT adr15.PIN AND adr14 AND ramblock_q(2))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q)
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1)));

FTCPE_lrom_disable_q: FTCPE port map (lrom_disable_q,lrom_disable_q_T,NOT clk,NOT reset_b,'0');
lrom_disable_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT data(6) AND 
	NOT adr15.PIN AND lrom_disable_q AND NOT data(2))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT data(6) AND 
	NOT adr15.PIN AND NOT lrom_disable_q AND data(2)));

FTCPE_mode3_q: FTCPE port map (mode3_q,mode3_q_T,NOT clk,NOT reset_b,'0');
mode3_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND mode3_q AND data(2))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND mode3_q AND NOT data(0))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND mode3_q AND NOT data(1))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT mode3_q AND NOT data(2) AND data(0) AND data(1)));

FDCPE_mwr_cyc_f_q: FDCPE port map (mwr_cyc_f_q,mwr_cyc_q,NOT clk,NOT reset_b,'0');

FDCPE_mwr_cyc_q: FDCPE port map (mwr_cyc_q,mwr_cyc_q_D,clk,'0','0');
mwr_cyc_q_D <= ((NOT mreq_b AND mwr_cyc_q)
	OR (NOT mreq_b AND rd_b.PIN));


ramadrhi(0) <= ((adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1))
	OR (adr15.PIN AND adr14 AND dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND dip(0))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(0))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(0) AND 
	ramblock_q(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q));


ramadrhi(1) <= ((adr14 AND ramblock_q(0) AND ramblock_q(1) AND dip(0))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	ramblock_q(1) AND adr15_q)
	OR (adr15.PIN AND dip(0))
	OR (adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(0) AND 
	ramblock_q(1))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(1)));


ramadrhi(2) <= ((NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1) AND 
	ramblock_q(3))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(3))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1) AND ramblock_q(3))
	OR (adr15.PIN AND ramblock_q(2) AND dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND NOT ramblock_q(1) AND 
	dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	ramblock_q(3))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND ramblock_q(1) AND 
	NOT adr15_q AND dip(0)));


ramadrhi(3) <= NOT (((NOT adr14 AND ramblock_q(2) AND NOT dip(0))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	NOT ramblock_q(4))
	OR (NOT adr15.PIN AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	NOT dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1) AND 
	NOT ramblock_q(4))
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1) AND NOT ramblock_q(4))
	OR (adr15.PIN AND ramblock_q(2) AND NOT dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND NOT dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND NOT ramblock_q(1) AND 
	NOT dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	NOT ramblock_q(4))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND ramblock_q(1) AND 
	NOT adr15_q AND NOT dip(0))));


ramadrhi(4) <= ((adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1) AND ramblock_q(5))
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND 
	ramblock_q(5))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1) AND 
	ramblock_q(5))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	ramblock_q(5)));

FTCPE_ramblock_q0: FTCPE port map (ramblock_q(0),ramblock_q_T(0),NOT clk,NOT reset_b,'0');
ramblock_q_T(0) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(0) AND NOT data(0))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(0) AND data(0)));

FTCPE_ramblock_q1: FTCPE port map (ramblock_q(1),ramblock_q_T(1),NOT clk,NOT reset_b,'0');
ramblock_q_T(1) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(1) AND NOT data(1))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(1) AND data(1)));

FTCPE_ramblock_q2: FTCPE port map (ramblock_q(2),ramblock_q_T(2),NOT clk,NOT reset_b,'0');
ramblock_q_T(2) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(2) AND NOT data(2))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(2) AND data(2)));

FTCPE_ramblock_q3: FTCPE port map (ramblock_q(3),ramblock_q_T(3),NOT clk,NOT reset_b,'0');
ramblock_q_T(3) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(3) AND NOT data(3))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(3) AND NOT dip(0) AND data(3))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(3) AND data(3) AND NOT data(4))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(3) AND data(3) AND data(5))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(3) AND dip(0) AND data(4) AND NOT data(5)));

FTCPE_ramblock_q4: FTCPE port map (ramblock_q(4),ramblock_q_T(4),NOT clk,NOT reset_b,'0');
ramblock_q_T(4) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(4) AND NOT data(4))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(4) AND data(4)));

FTCPE_ramblock_q5: FTCPE port map (ramblock_q(5),ramblock_q_T(5),NOT clk,NOT reset_b,'0');
ramblock_q_T(5) <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND ramblock_q(5) AND NOT data(5))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND data(6) AND 
	NOT adr15.PIN AND NOT ramblock_q(5) AND data(5)));


ramcs_b <= NOT (((adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND adr15_q AND 
	NOT mreq_b AND rfsh_b)
	OR (adr15.PIN AND adr14 AND NOT ramblock_q(2) AND 
	ramblock_q(0) AND NOT ramblock_q(1) AND NOT mreq_b AND rfsh_b)
	OR (dip(0) AND dip(1) AND NOT mreq_b AND rfsh_b)
	OR (dip(0) AND NOT mreq_b AND rfsh_b AND mwr_cyc_q)
	OR (NOT adr15.PIN AND adr14 AND ramblock_q(2) AND NOT mreq_b AND 
	rfsh_b)
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(1) AND 
	NOT mreq_b AND rfsh_b)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND dip(0) AND 
	NOT mreq_b AND rfsh_b)));


ramdis_I <= '1';
ramdis <= ramdis_I when ramdis_OE = '1' else 'Z';
ramdis_OE <= N1/N1_TRST;


ramoe_b <= NOT (((adr14 AND NOT adr15_q AND NOT mode3_q AND NOT mreq_b AND rfsh_b AND 
	NOT rd_b.PIN)
	OR (adr14 AND NOT adr15_q AND dip(0) AND NOT mreq_b AND rfsh_b AND 
	NOT mwr_cyc_q AND NOT rd_b.PIN)
	OR (adr14 AND NOT adr15_q AND NOT dip(0) AND NOT dip(1) AND NOT mreq_b AND 
	rfsh_b AND NOT rd_b.PIN)
	OR (adr14 AND urom_disable_q AND NOT mreq_b AND rfsh_b AND 
	NOT rd_b.PIN)
	OR (NOT adr14 AND adr15_q AND NOT mreq_b AND rfsh_b AND NOT rd_b.PIN)
	OR (NOT adr14 AND lrom_disable_q AND NOT mreq_b AND rfsh_b AND 
	NOT rd_b.PIN)));


ramwe_b <= NOT ((NOT wr_b.PIN AND mwr_cyc_f_q AND mwr_cyc_q));


rd_b_I <= '0';
rd_b <= rd_b_I when rd_b_OE = '1' else 'Z';
rd_b_OE <= NOT N0$BUF0/N0$BUF0_TRST__$INT;

FTCPE_urom_disable_q: FTCPE port map (urom_disable_q,urom_disable_q_T,NOT clk,NOT reset_b,'0');
urom_disable_q_T <= ((data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT data(6) AND 
	NOT adr15.PIN AND urom_disable_q AND NOT data(3))
	OR (data(7) AND NOT wr_b.PIN AND NOT iorq_b AND NOT data(6) AND 
	NOT adr15.PIN AND NOT urom_disable_q AND data(3)));


wr_b_I <= '0';
wr_b <= wr_b_I when wr_b_OE = '1' else 'Z';
wr_b_OE <= (NOT mwr_cyc_f_q AND exp_ram_q AND mwr_cyc_q AND 
	NOT $OpTx$$OpTx$FX_DC$11_INV$94);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-10-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 mreq_b                           23 GND                           
  2 iorq_b                           24 ramadrhi<0>                   
  3 TIE                              25 adr15                         
  4 TIE                              26 adr15_aux                     
  5 clk                              27 ramoe_b                       
  6 ramdis                           28 ramcs_b                       
  7 dip<0>                           29 data<7>                       
  8 dip<1>                           30 TDO                           
  9 TIE                              31 GND                           
 10 GND                              32 VCC                           
 11 ramadrhi<4>                      33 data<6>                       
 12 rfsh_b                           34 data<5>                       
 13 ramadrhi<3>                      35 data<4>                       
 14 adr14                            36 data<3>                       
 15 TDI                              37 data<2>                       
 16 TMS                              38 data<1>                       
 17 TCK                              39 reset_b                       
 18 ramadrhi<2>                      40 wr_b                          
 19 ramadrhi<1>                      41 VCC                           
 20 TIE                              42 data<0>                       
 21 VCC                              43 rd_b                          
 22 ramwe_b                          44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 18
Pterm Limit                                 : 18
