// Seed: 4077460702
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd26
);
  defparam id_1.id_2 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    inout wor id_5,
    output tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    output uwire id_10,
    output uwire id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    disable id_29;
  end
  id_30(
      .id_0(id_10), .id_1(id_9[1]), .id_2(1), .id_3(id_16), .id_4(1)
  ); id_31(
      .id_0(1'b0), .id_1(id_20)
  );
  wire id_32;
  wire id_33;
  id_34(
      .id_0(id_5 < 1), .id_1((1)), .id_2(1), .id_3(id_18), .id_4(1), .id_5(1), .id_6(id_12)
  );
  wire id_35;
  initial cover (id_8);
  assign id_26 = id_11;
  module_0 modCall_1 ();
  wire id_36;
  wand id_37, id_38 = 1'b0 + id_17, id_39, id_40, id_41, id_42, id_43;
endmodule
