;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SPL 0, <-54
	SUB 421, 1
	SUB 421, 1
	ADD <300, 90
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ <130, 9
	JMZ <130, 9
	SUB @121, 103
	SPL 0, <-24
	CMP 290, 90
	CMP 290, 90
	DJN -1, @-20
	MOV -351, @36
	SPL @251, 95
	SUB 1, <-1
	MOV <11, <-106
	DJN 121, 0
	JMN -351, #36
	SLT 121, 0
	SLT @121, 106
	MOV <11, <-106
	SLT @121, 106
	ADD -130, 8
	MOV -301, @36
	SPL 0, <-54
	SUB #12, @200
	SUB @121, 103
	SUB 421, 1
	SPL @251, 95
	SUB 0, <10
	SUB 0, <10
	MOV -301, @36
	SUB 0, <10
	MOV -1, <-21
	MOV -1, <-21
	MOV -1, <-21
	MOV -301, @36
	MOV -301, @36
	CMP 290, 90
	SPL 0, <-54
	SPL 0, <-54
	ADD <300, 90
	SPL 0, <-54
