QVIP_TARGETS=i2c
XLSFILE=${QME_PROJECT_HOME}/i2c_master_top/tb/registers/i2c_master_core_register_test.xls


prepare_filelist_tb::convert2csv generate_rm

convert2csv:
	ruvm_xls2csv.pl ${XLSFILE}

generate_rm:
	${QUESTASIM_HOME}/RUVM_4.4/vreguvm -csvin regs.csv -autoinstance -block default_top_block -uvmout i2c_master_uvm_reg.sv


# Testing of Register Assistant
ra_tmp:
	${}/RUVM_4.4/vreguvm -csvin /mnt/hgfs/Documents/presentations/2014/OSVVM_VS_SV/regs.csv \
	/mnt/hgfs/Documents/presentations/2014/OSVVM_VS_SV/blocks.csv \
	/mnt/hgfs/Documents/presentations/2014/OSVVM_VS_SV/maps.csv \
	-uvmout tmp.sv -block my_chip_top_block

