
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_0";
mvm_12_12_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_0' with
	the parameters "12,12,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g0' with
	the parameters "1,12,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 682 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k12_p12_b20_g0'
  Processing 'mvm_12_12_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  130365.5      1.60     899.7    2960.6                          
    0:00:26  130365.5      1.60     899.7    2960.6                          
    0:00:26  130604.9      1.60     899.7    2960.6                          
    0:00:26  130844.3      1.60     899.7    2960.6                          
    0:00:26  131083.7      1.60     899.7    2960.6                          
    0:00:48  111171.2      0.79     144.6      16.0 path/genblk1[11].path/path/*cell*79103/U2/ZN
    0:00:48  110982.1      0.29     127.8      16.0 path/genblk1[11].path/path/*cell*79103/U15/ZN
    0:00:48  110893.8      0.22     125.9      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79240/ZN
    0:00:48  110818.8      0.22     125.0      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79231/ZN
    0:00:48  110716.6      0.22     122.4      16.0 path/genblk1[11].path/path/*cell*79103/U308/ZN
    0:00:48  110664.0      0.22     121.6      16.0 path/genblk1[11].path/path/*cell*79103/U80/ZN
    0:00:48  110630.5      0.22     121.3      16.0 path/genblk1[11].path/path/*cell*79103/U226/ZN
    0:00:48  110596.1      0.22     121.3      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79320/ZN
    0:00:48  110580.2      0.22     121.3      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79268/ZN
    0:00:48  110542.4      0.22     121.2      16.0 path/genblk1[11].path/path/*cell*79103/U288/ZN
    0:00:48  110522.7      0.22     121.2      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79297/ZN
    0:00:48  110513.7      0.22     121.2      16.0 path/genblk1[11].path/path/*cell*79103/*cell*79379/ZN
    0:00:49  110748.8      0.60     135.4      16.0 path/genblk1[10].path/path/*cell*79520/U39/ZN
    0:00:49  110574.6      0.32     122.8      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79625/ZN
    0:00:49  110455.7      0.24     119.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79616/ZN
    0:00:49  110337.1      0.22     118.2      16.0 path/genblk1[10].path/path/*cell*79520/U303/ZN
    0:00:49  110271.1      0.22     116.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79789/ZN
    0:00:49  110220.0      0.22     115.9      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79830/ZN
    0:00:49  110190.8      0.22     115.8      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79631/ZN
    0:00:50  110166.3      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79727/ZN
    0:00:50  110148.5      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79890/ZN
    0:00:50  110122.4      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79893/ZN
    0:00:50  110091.3      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79933/ZN
    0:00:50  110065.7      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79963/ZN
    0:00:50  110062.6      0.22     115.7      16.0 path/genblk1[10].path/path/*cell*79520/*cell*79961/ZN
    0:00:50  110150.1      0.34     117.2      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80070/ZN
    0:00:50  110032.8      0.27     114.5      16.0 path/genblk1[9].path/path/*cell*79979/U208/ZN
    0:00:50  109924.0      0.22     112.1      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80156/ZN
    0:00:51  109825.3      0.22     110.1      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80112/ZN
    0:00:51  109783.3      0.22     109.7      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80238/ZN
    0:00:51  109748.7      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80240/ZN
    0:00:51  109725.0      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80210/ZN
    0:00:51  109698.7      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80348/ZN
    0:00:51  109673.4      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80363/ZN
    0:00:51  109650.5      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80388/ZN
    0:00:51  109630.3      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/U385/ZN
    0:00:51  109622.6      0.22     109.5      16.0 path/genblk1[9].path/path/*cell*79979/*cell*80393/ZN
    0:00:51  109716.5      0.49     116.5      16.0 path/genblk1[8].path/path/*cell*80427/U308/ZN
    0:00:51  109592.0      0.25     106.6      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80531/ZN
    0:00:52  109481.3      0.22     104.8      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80573/ZN
    0:00:52  109375.7      0.22     103.1      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80636/ZN
    0:00:52  109299.4      0.22     101.5      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80561/ZN
    0:00:52  109274.1      0.22     101.2      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80437/ZN
    0:00:52  109245.1      0.22     101.2      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80677/ZN
    0:00:52  109201.5      0.22     101.2      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80565/ZN
    0:00:52  109172.5      0.22     101.1      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80714/ZN
    0:00:52  109153.9      0.22     101.0      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80832/ZN
    0:00:52  109122.5      0.22     101.0      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80606/ZN
    0:00:52  109118.0      0.22     101.0      16.0 path/genblk1[8].path/path/*cell*80427/*cell*80847/ZN
    0:00:53  109165.6      0.35     103.0      16.0 path/genblk1[7].path/path/*cell*80869/*cell*80954/ZN
    0:00:53  109045.9      0.22      98.3      16.0 path/genblk1[7].path/path/*cell*80869/U133/ZN
    0:00:53  108946.2      0.22      96.7      16.0 path/genblk1[7].path/path/*cell*80869/U145/ZN
    0:00:53  108861.8      0.22      95.1      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81046/ZN
    0:00:53  108811.8      0.22      94.7      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81038/ZN
    0:00:53  108761.0      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/U358/ZN
    0:00:53  108728.8      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/*cell*80897/ZN
    0:00:53  108708.1      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81211/ZN
    0:00:53  108677.8      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81242/ZN
    0:00:53  108663.4      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81243/ZN
    0:00:53  108641.6      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/U367/ZN
    0:00:53  108631.7      0.22      94.5      16.0 path/genblk1[7].path/path/*cell*80869/*cell*81153/ZN
    0:00:54  108742.1      0.49     101.1      16.0 path/genblk1[6].path/path/*cell*81311/U401/ZN
    0:00:54  108666.6      0.26      92.6      16.0 path/genblk1[6].path/path/*cell*81311/U217/ZN
    0:00:54  108563.1      0.23      91.1      16.0 path/genblk1[6].path/path/*cell*81311/U27/ZN
    0:00:54  108445.0      0.22      88.9      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81532/ZN
    0:00:54  108372.7      0.22      87.9      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81540/ZN
    0:00:54  108341.5      0.22      87.9      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81574/ZN
    0:00:54  108325.3      0.22      87.7      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81621/ZN
    0:00:54  108289.1      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81650/ZN
    0:00:54  108260.7      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81490/ZN
    0:00:54  108235.7      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81504/ZN
    0:00:54  108200.0      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81691/ZN
    0:00:54  108181.9      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/U368/ZN
    0:00:55  108164.4      0.22      87.6      16.0 path/genblk1[6].path/path/*cell*81311/*cell*81662/ZN
    0:00:55  108357.8      0.54      99.4      16.0 path/genblk1[5].path/path/*cell*81785/U134/ZN
    0:00:55  108208.5      0.32      88.5      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81889/ZN
    0:00:55  108103.7      0.25      85.8      16.0 path/genblk1[5].path/path/*cell*81785/U141/ZN
    0:00:55  107971.5      0.22      84.0      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81951/ZN
    0:00:55  107882.7      0.22      82.0      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81933/ZN
    0:00:55  107838.5      0.22      81.2      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81931/ZN
    0:00:56  107800.8      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*82005/ZN
    0:00:56  107789.6      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81945/ZN
    0:00:56  107765.4      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*82141/ZN
    0:00:56  107751.3      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*82167/ZN
    0:00:56  107723.9      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*82125/ZN
    0:00:56  107710.0      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*82063/ZN
    0:00:56  107698.1      0.22      81.1      16.0 path/genblk1[5].path/path/*cell*81785/*cell*81881/ZN
    0:00:56  107779.2      0.42      86.7      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82249/Z
    0:00:56  107672.8      0.24      79.5      16.0 path/genblk1[4].path/path/*cell*82239/U25/ZN
    0:00:56  107543.0      0.22      77.0      16.0 path/genblk1[4].path/path/*cell*82239/U232/ZN
    0:00:57  107452.6      0.22      75.7      16.0 path/genblk1[4].path/path/*cell*82239/U164/ZN
    0:00:57  107390.8      0.22      74.2      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82360/ZN
    0:00:57  107360.0      0.22      73.9      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82453/ZN
    0:00:57  107328.1      0.22      73.8      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82550/ZN
    0:00:57  107307.6      0.22      73.8      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82595/ZN
    0:00:57  107279.9      0.22      73.8      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82382/ZN
    0:00:57  107264.0      0.22      73.7      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82633/ZN
    0:00:57  107240.0      0.22      73.7      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82667/ZN
    0:00:57  107229.4      0.22      73.7      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82688/ZN
    0:00:57  107221.7      0.22      73.7      16.0 path/genblk1[4].path/path/*cell*82239/*cell*82689/ZN
    0:00:57  107310.5      0.33      74.5      16.0 path/genblk1[3].path/path/*cell*82704/U88/ZN
    0:00:58  107213.4      0.27      72.5      16.0 path/genblk1[3].path/path/*cell*82704/U141/ZN
    0:00:58  107089.5      0.23      70.4      16.0 path/genblk1[3].path/path/*cell*82704/*cell*82902/ZN
    0:00:58  107002.8      0.22      68.1      16.0 path/genblk1[3].path/path/*cell*82704/*cell*82954/ZN
    0:00:58  106944.0      0.22      67.4      16.0 path/genblk1[3].path/path/*cell*82704/*cell*82935/ZN
    0:00:58  106904.9      0.22      67.0      16.0 path/genblk1[3].path/path/*cell*82704/*cell*83030/ZN
    0:00:58  106875.9      0.22      67.0      16.0 path/genblk1[3].path/path/*cell*82704/*cell*82882/ZN
    0:00:58  106856.5      0.22      67.0      16.0 path/genblk1[3].path/path/*cell*82704/*cell*83052/ZN
    0:00:58  106838.9      0.22      67.0      16.0 path/genblk1[3].path/path/*cell*82704/*cell*82905/ZN
    0:00:58  106812.0      0.22      66.9      16.0 path/genblk1[3].path/path/*cell*82704/U364/ZN
    0:00:58  106792.3      0.22      66.9      16.0 path/genblk1[3].path/path/*cell*82704/*cell*83139/ZN
    0:00:58  106778.3      0.22      66.9      16.0 path/genblk1[3].path/path/*cell*82704/*cell*83097/ZN
    0:00:59  106984.4      0.60      80.0      16.0 path/genblk1[2].path/path/*cell*83168/U129/ZN
    0:00:59  106818.7      0.32      67.2      16.0 path/genblk1[2].path/path/*cell*83168/U111/ZN
    0:00:59  106750.3      0.26      65.0      16.0 path/genblk1[2].path/path/*cell*83168/U251/ZN
    0:00:59  106614.7      0.22      63.0      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83352/ZN
    0:00:59  106518.1      0.22      60.9      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83393/ZN
    0:00:59  106462.5      0.22      60.0      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83449/ZN
    0:00:59  106445.8      0.22      59.8      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83494/ZN
    0:00:59  106427.1      0.22      59.8      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83445/ZN
    0:00:59  106403.2      0.22      59.8      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83368/ZN
    0:00:59  106377.7      0.22      59.8      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83256/ZN
    0:00:59  106354.2      0.22      59.7      16.0 path/genblk1[2].path/path/*cell*83168/U370/ZN
    0:00:59  106341.5      0.22      59.7      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83280/ZN
    0:00:59  106337.2      0.22      59.7      16.0 path/genblk1[2].path/path/*cell*83168/*cell*83255/ZN
    0:01:00  106395.2      0.30      59.7      16.0 path/genblk1[1].path/path/*cell*83611/U121/ZN
    0:01:00  106257.7      0.22      55.6      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83745/ZN
    0:01:00  106149.7      0.22      54.0      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83824/ZN
    0:01:00  106062.2      0.22      52.5      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83776/ZN
    0:01:00  106027.3      0.22      52.2      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83873/ZN
    0:01:00  106013.8      0.22      51.9      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83863/ZN
    0:01:00  105979.5      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83627/ZN
    0:01:00  105956.0      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83954/ZN
    0:01:00  105929.4      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*83992/ZN
    0:01:01  105906.3      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*84000/ZN
    0:01:01  105871.7      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*84025/ZN
    0:01:01  105860.8      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*84027/ZN
    0:01:01  105844.6      0.22      51.8      16.0 path/genblk1[1].path/path/*cell*83611/*cell*84048/ZN
    0:01:01  105924.9      0.29      51.5      16.0 path/path/path/*cell*84054/*cell*84056/ZN
    0:01:01  105857.4      0.24      49.5      16.0 path/path/path/*cell*84054/U24/ZN
    0:01:01  105747.2      0.20      47.8      16.0 path/path/path/*cell*84054/*cell*84242/ZN
    0:01:01  105637.1      0.18      46.0      16.0 path/path/path/*cell*84054/*cell*84331/ZN
    0:01:02  105576.7      0.18      45.1      16.0 path/path/path/*cell*84054/U307/ZN
    0:01:02  105544.8      0.18      44.8      16.0 path/path/path/*cell*84054/*cell*84322/ZN
    0:01:02  105513.4      0.18      44.7      16.0 path/path/path/*cell*84054/*cell*84149/ZN
    0:01:02  105491.9      0.18      44.7      16.0 path/path/path/*cell*84054/U201/ZN
    0:01:02  105471.1      0.18      44.7      16.0 path/path/path/*cell*84054/*cell*84405/ZN
    0:01:02  105447.2      0.18      44.6      16.0 path/path/path/*cell*84054/*cell*84460/ZN
    0:01:02  105405.7      0.18      44.6      16.0 path/path/path/*cell*84054/U403/ZN
    0:01:02  105392.4      0.18      44.6      16.0 path/path/path/*cell*84054/*cell*84516/ZN
    0:01:02  105383.3      0.18      44.6      16.0 path/path/path/*cell*84054/U416/ZN
    0:01:05  105377.2      0.18      44.6      16.0                          
    0:01:05  105377.2      0.18      44.6      16.0                          
    0:01:05  105377.2      0.18      44.6      16.0                          
    0:01:06  105377.2      0.18      44.6      16.0                          
    0:01:06  105377.2      0.18      44.6      16.0                          
    0:01:15   88117.0      0.19      39.5       0.0                          
    0:01:16   88065.9      0.15      30.7       0.0                          
    0:01:19   88071.0      0.14      30.1       0.0                          
    0:01:20   88080.3      0.14      29.6       0.0                          
    0:01:20   88087.8      0.13      29.0       0.0                          
    0:01:21   88087.8      0.13      28.6       0.0                          
    0:01:21   88094.1      0.12      28.2       0.0                          
    0:01:22   88098.4      0.12      27.8       0.0                          
    0:01:22   88104.5      0.12      27.4       0.0                          
    0:01:23   88108.0      0.12      27.3       0.0                          
    0:01:23   88115.7      0.12      26.9       0.0                          
    0:01:23   88121.3      0.11      26.4       0.0                          
    0:01:23   88125.3      0.11      26.2       0.0                          
    0:01:24   88129.8      0.11      26.0       0.0                          
    0:01:24   88133.5      0.11      26.0       0.0                          
    0:01:24   88134.0      0.11      25.9       0.0                          
    0:01:25   88138.8      0.11      25.8       0.0                          
    0:01:25   88146.0      0.11      25.8       0.0                          
    0:01:25   88151.1      0.11      25.7       0.0                          
    0:01:25   87682.6      0.11      25.7       0.0                          
    0:01:25   87682.6      0.11      25.7       0.0                          
    0:01:26   87682.6      0.11      25.7       0.0                          
    0:01:26   87682.6      0.11      25.7       0.0                          
    0:01:26   87682.6      0.11      25.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26   87682.6      0.11      25.7       0.0                          
    0:01:26   87692.8      0.10      24.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:26   87709.2      0.10      24.1       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:26   87730.5      0.09      23.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:26   87751.3      0.09      22.1       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:26   87758.5      0.09      21.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:27   87762.7      0.09      21.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:27   87774.7      0.09      21.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:27   87783.7      0.09      20.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:27   87792.5      0.09      20.6       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:01:27   87799.9      0.08      20.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:27   87811.4      0.08      19.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:27   87817.5      0.08      19.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:27   87823.6      0.08      19.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:28   87838.0      0.08      18.9       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:01:28   87840.4      0.08      18.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:28   87843.0      0.08      18.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   87848.6      0.08      18.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:28   87852.1      0.08      18.5       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:01:28   87856.6      0.08      18.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:28   87861.7      0.08      18.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:28   87864.6      0.08      17.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:28   87873.9      0.08      17.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:28   87883.5      0.07      17.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   87886.1      0.07      17.3       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:28   87891.7      0.07      16.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:29   87912.5      0.07      16.6      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   87918.9      0.07      16.4      13.1 path/path/path/add_out_reg[33]/D
    0:01:29   87935.3      0.07      16.3      26.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:29   87940.1      0.07      16.0      26.1 path/genblk1[7].path/path/add_out_reg[30]/D
    0:01:29   87943.9      0.07      15.9      26.1 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:29   87949.2      0.07      15.7      26.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:29   87949.4      0.07      15.5      26.1 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:29   87954.0      0.07      15.4      26.1 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:29   87957.4      0.07      15.3      26.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:29   87961.1      0.07      15.3      26.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:29   87971.8      0.07      15.0      26.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   87986.1      0.07      14.8      26.1 path/genblk1[6].path/path/add_out_reg[32]/D
    0:01:30   87996.5      0.06      14.7      26.1 path/genblk1[5].path/path/add_out_reg[29]/D
    0:01:30   88003.4      0.06      14.6      26.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   88019.7      0.06      14.4      73.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:01:30   88027.6      0.06      14.2      73.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   88035.4      0.06      14.1      73.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:30   88039.1      0.06      14.0      73.6 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:30   88045.5      0.06      13.7      73.6 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:30   88055.8      0.06      13.6      73.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:30   88060.6      0.06      13.4      73.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:31   88064.4      0.06      13.2      73.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:31   88067.3      0.06      13.1      73.6 path/genblk1[5].path/path/add_out_reg[29]/D
    0:01:31   88072.3      0.06      13.1      73.6 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:31   88072.1      0.06      12.9      73.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:31   88073.4      0.06      12.9      73.6 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:31   88074.7      0.06      12.7      71.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:31   88079.5      0.06      12.6      69.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:31   88084.8      0.06      12.5      69.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:31   88096.3      0.06      12.2      69.2 path/genblk1[10].path/path/add_out_reg[31]/D
    0:01:31   88098.1      0.06      12.1      69.2 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:32   88101.9      0.05      12.1      69.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   88106.6      0.05      11.9      69.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   88110.6      0.05      11.7      69.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:32   88115.4      0.05      11.5      69.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   88132.4      0.05      11.4      82.3 path/genblk1[2].path/path/add_out_reg[36]/D
    0:01:32   88137.0      0.05      11.3      82.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:32   88141.2      0.05      11.3      82.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:32   88143.9      0.05      11.2      82.3 path/genblk1[8].path/path/add_out_reg[35]/D
    0:01:32   88145.5      0.05      11.1      82.3 path/genblk1[11].path/path/add_out_reg[33]/D
    0:01:32   88154.5      0.05      11.0      82.3 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:32   88160.9      0.05      11.0      82.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:32   88163.3      0.05      10.9      82.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:33   88162.5      0.05      10.8      82.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:33   88167.6      0.05      10.6      82.3 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:33   88170.0      0.05      10.5      82.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:33   88184.1      0.05      10.4     129.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:33   88185.4      0.05      10.3     129.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:01:33   88189.1      0.05       9.9     129.8 path/genblk1[11].path/path/add_out_reg[33]/D
    0:01:33   88192.8      0.05       9.8     129.8 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:33   88193.4      0.05       9.7     129.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:33   88195.8      0.05       9.6     129.8 path/genblk1[1].path/path/add_out_reg[34]/D
    0:01:33   88199.5      0.05       9.5     129.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:33   88204.8      0.05       9.4     129.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:33   88208.0      0.05       9.3     129.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:34   88211.7      0.05       9.3     129.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:34   88217.3      0.05       9.1     129.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   88223.2      0.05       9.1     129.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   88228.2      0.05       9.0     129.7 path/genblk1[1].path/path/add_out_reg[34]/D
    0:01:34   88232.5      0.05       8.9     129.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   88234.1      0.05       8.8     129.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:34   88249.5      0.04       8.6     129.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:34   88253.2      0.04       8.5     129.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:34   88259.6      0.04       8.4     129.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:34   88264.9      0.04       8.3     129.7 path/genblk1[11].path/path/add_out_reg[38]/D
    0:01:34   88269.7      0.04       8.3     129.7 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:34   88278.0      0.04       8.2     129.7 path/genblk1[10].path/path/add_out_reg[33]/D
    0:01:35   88292.0      0.04       8.1     129.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:35   88297.9      0.04       8.1     129.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:35   88299.2      0.04       8.1     129.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   88303.2      0.04       8.0     129.7 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:35   88305.9      0.04       7.7     129.7 path/genblk1[2].path/path/add_out_reg[32]/D
    0:01:35   88322.9      0.04       7.6     177.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   88329.8      0.04       7.5     177.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:35   88334.9      0.04       7.5     177.3 path/genblk1[3].path/path/add_out_reg[37]/D
    0:01:35   88337.5      0.04       7.5     177.3 path/genblk1[3].path/path/add_out_reg[37]/D
    0:01:35   88337.3      0.04       7.4     177.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:35   88341.0      0.04       7.3     177.3 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:35   88348.2      0.04       7.3     177.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88353.2      0.04       7.2     177.3 path/genblk1[10].path/path/add_out_reg[29]/D
    0:01:36   88354.8      0.04       7.1     177.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88356.7      0.04       7.1     177.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88357.8      0.04       6.9     177.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:36   88359.9      0.04       6.8     177.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:36   88363.3      0.04       6.8     177.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:36   88367.6      0.04       6.7     177.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:36   88369.7      0.04       6.6     177.3 path/genblk1[7].path/path/add_out_reg[30]/D
    0:01:36   88371.1      0.04       6.5     177.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:36   88376.9      0.04       6.5     177.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:36   88377.4      0.04       6.4     177.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:36   88378.0      0.04       6.4     177.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:37   88390.2      0.04       6.3     223.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:37   88404.3      0.04       6.2     236.1 path/genblk1[1].path/path/add_out_reg[34]/D
    0:01:37   88404.3      0.04       6.1     236.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   88409.6      0.03       6.1     236.1 path/genblk1[10].path/path/add_out_reg[32]/D
    0:01:37   88419.7      0.03       6.0     283.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37   88420.0      0.03       5.9     283.7 path/path/path/add_out_reg[35]/D
    0:01:37   88424.3      0.03       5.9     283.7 path/genblk1[9].path/path/add_out_reg[33]/D
    0:01:37   88426.6      0.03       5.8     283.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37   88431.2      0.03       5.7     283.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:37   88436.2      0.03       5.7     283.7 path/genblk1[7].path/path/add_out_reg[30]/D
    0:01:37   88443.9      0.03       5.6     283.7 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:37   88460.4      0.03       5.5     294.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:38   88465.5      0.03       5.4     294.1 path/genblk1[7].path/path/add_out_reg[30]/D
    0:01:38   88465.5      0.03       5.4     294.1 path/genblk1[7].path/path/add_out_reg[39]/D
    0:01:38   88467.9      0.03       5.2     294.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:38   88478.8      0.03       5.2     307.2 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:38   88487.0      0.03       5.0     307.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:38   88487.8      0.03       5.0     307.2 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:38   88496.9      0.03       4.9     307.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:38   88504.8      0.03       4.9     307.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   88505.9      0.03       4.8     304.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:38   88509.9      0.03       4.7     302.7 path/path/path/add_out_reg[35]/D
    0:01:38   88515.0      0.03       4.7     302.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:38   88516.3      0.03       4.7     302.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:39   88517.1      0.03       4.6     302.7 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:39   88519.7      0.03       4.3     302.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:39   88525.6      0.03       4.2     302.6 path/path/path/add_out_reg[35]/D
    0:01:39   88525.3      0.03       4.2     302.6 path/path/path/add_out_reg[35]/D
    0:01:39   88529.3      0.03       4.2     302.6 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:39   88533.8      0.03       4.1     302.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:39   88534.6      0.03       4.1     302.6 path/path/path/add_out_reg[35]/D
    0:01:39   88537.6      0.03       4.0     302.6 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:39   88542.4      0.02       4.0     302.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:40   88546.3      0.02       3.9     302.6 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:40   88549.3      0.02       3.9     302.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   88545.0      0.02       3.7     257.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:40   88549.0      0.02       3.6     257.0 path/genblk1[4].path/path/add_out_reg[29]/D
    0:01:40   88549.5      0.02       3.6     257.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:40   88554.1      0.02       3.5     257.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:40   88556.7      0.02       3.5     257.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:40   88560.2      0.02       3.3     257.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   88561.0      0.02       3.3     257.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:40   88561.8      0.02       3.2     257.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:40   88563.1      0.02       3.1     252.1 path/genblk1[9].path/path/add_out_reg[39]/D
    0:01:40   88565.8      0.02       3.1     252.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:40   88567.9      0.02       3.0     252.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:40   88572.4      0.02       2.9     252.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:41   88574.5      0.02       2.8     252.1 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:41   88579.9      0.02       2.8     252.1 path/genblk1[4].path/path/add_out_reg[37]/D
    0:01:41   88587.6      0.02       2.8     252.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:41   88593.7      0.02       2.6     252.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   88587.0      0.02       2.5     206.5 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:41   88588.9      0.02       2.4     206.5 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:41   88591.8      0.02       2.2     206.5 path/genblk1[11].path/path/add_out_reg[36]/D
    0:01:41   88596.4      0.02       2.2     206.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:41   88598.7      0.02       2.1     206.5 path/genblk1[5].path/path/add_out_reg[33]/D
    0:01:41   88600.6      0.02       2.1     204.6 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:41   88602.2      0.02       2.0     204.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   88604.6      0.02       2.0     202.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   88605.4      0.02       1.9     200.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:42   88607.3      0.02       1.8     200.6 path/genblk1[7].path/path/add_out_reg[30]/D
    0:01:42   88609.4      0.01       1.8     200.6 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:42   88615.2      0.01       1.7     200.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:42   88616.3      0.01       1.6     200.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:42   88619.5      0.01       1.6     200.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:01:42   88622.2      0.01       1.5     200.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:42   88623.5      0.01       1.5     200.6 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:42   88624.0      0.01       1.4     200.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:42   88627.7      0.01       1.3     200.6 path/path/path/add_out_reg[35]/D
    0:01:42   88629.6      0.01       1.3     200.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:42   88630.4      0.01       1.2     200.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:42   88634.4      0.01       1.2     200.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88636.3      0.01       1.2     200.6 path/genblk1[1].path/path/add_out_reg[36]/D
    0:01:43   88638.1      0.01       1.1     200.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43   88640.5      0.01       1.0     200.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:43   88642.4      0.01       1.0     200.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88646.4      0.01       0.9     192.3 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:43   88641.3      0.01       0.9     177.0 path/genblk1[4].path/path/add_out_reg[29]/D
    0:01:43   88644.0      0.01       0.8     177.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:01:43   88646.4      0.01       0.8     177.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88652.7      0.01       0.8     177.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:43   88656.2      0.01       0.7     177.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88658.1      0.01       0.7     177.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:43   88661.3      0.01       0.7     177.0 path/genblk1[3].path/path/add_out_reg[37]/D
    0:01:43   88668.2      0.01       0.6     177.0 path/path/path/add_out_reg[35]/D
    0:01:43   88670.3      0.01       0.6     177.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:43   88674.3      0.01       0.5     177.0 path/genblk1[5].path/path/add_out_reg[30]/D
    0:01:44   88676.7      0.01       0.5     177.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:44   88679.9      0.01       0.5     177.0 path/path/path/add_out_reg[36]/D
    0:01:44   88682.3      0.01       0.4     177.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:44   88686.3      0.01       0.4     177.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   88689.2      0.01       0.4     177.0 path/path/path/add_out_reg[36]/D
    0:01:44   88691.8      0.01       0.4     177.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   88693.4      0.01       0.4     177.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:44   88694.8      0.01       0.3     177.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:01:44   88698.0      0.00       0.3     177.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:44   88699.8      0.00       0.3     177.0 path/genblk1[2].path/path/add_out_reg[33]/D
    0:01:44   88698.8      0.00       0.3     177.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:44   88699.6      0.00       0.3     177.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:45   88701.7      0.00       0.3     177.0                          
    0:01:46   88700.9      0.00       0.3     177.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:46   88702.5      0.00       0.3     177.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:46   88707.5      0.00       0.2     177.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:01:46   88709.7      0.00       0.2     177.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:46   88712.6      0.00       0.2     177.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:46   88714.2      0.00       0.2     177.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:46   88716.6      0.00       0.1     177.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:46   88716.6      0.00       0.1     177.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:46   88723.0      0.00       0.1     177.0 path/genblk1[2].path/path/add_out_reg[33]/D
    0:01:46   88723.8      0.00       0.1     177.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   88726.2      0.00       0.1     177.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47   88725.9      0.00       0.1     177.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:47   88727.0      0.00       0.1     177.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:47   88730.4      0.00       0.1     177.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:47   88731.2      0.00       0.1     177.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:47   88734.7      0.00       0.0     177.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:47   88738.1      0.00       0.0     177.0 path/genblk1[2].path/path/add_out_reg[33]/D
    0:01:47   88738.9      0.00       0.0     177.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:01:47   88741.3      0.00       0.0     177.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47   88744.0      0.00       0.0     177.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:47   88748.2      0.00       0.0     177.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:01:47   88755.2      0.00       0.0     177.0                          
    0:01:48   88752.0      0.00       0.0     177.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48   88752.0      0.00       0.0     177.0                          
    0:01:48   88685.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48   88685.7      0.00       0.0       0.0                          
    0:01:48   88685.7      0.00       0.0       0.0                          
    0:01:51   88114.6      0.01       0.1       0.0                          
    0:01:52   87950.5      0.01       0.1       0.0                          
    0:01:52   87913.0      0.01       0.1       0.0                          
    0:01:53   87902.1      0.01       0.1       0.0                          
    0:01:53   87901.0      0.01       0.1       0.0                          
    0:01:53   87901.0      0.01       0.1       0.0                          
    0:01:53   87902.6      0.01       0.1       0.0                          
    0:01:54   87771.2      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87769.6      0.03       0.9       0.0                          
    0:01:54   87774.7      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:54   87777.6      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:54   87782.4      0.00       0.1       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:01:54   87787.7      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:55   87792.8      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   87799.2      0.00       0.0       0.0 path/genblk1[3].path/path/add_out_reg[33]/D
    0:01:55   87805.5      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:55   87787.4      0.00       0.0       0.0                          
    0:01:55   87768.3      0.00       0.0       0.0                          
    0:01:55   87745.7      0.00       0.0       0.0                          
    0:01:55   87709.5      0.00       0.0       0.0                          
    0:01:55   87674.9      0.00       0.0       0.0                          
    0:01:56   87648.3      0.00       0.0       0.0                          
    0:01:56   87610.6      0.00       0.0       0.0                          
    0:01:56   87569.1      0.00       0.0       0.0                          
    0:01:56   87526.0      0.00       0.0       0.0                          
    0:01:56   87485.0      0.00       0.0       0.0                          
    0:01:57   87444.3      0.00       0.0       0.0                          
    0:01:57   87414.8      0.00       0.0       0.0                          
    0:01:57   87364.8      0.00       0.0       0.0                          
    0:01:57   87356.5      0.00       0.0       0.0                          
    0:01:58   87345.9      0.00       0.0       0.0                          
    0:01:58   87345.1      0.00       0.0       0.0                          
    0:01:58   87337.1      0.00       0.0       0.0                          
    0:01:58   87144.0      0.00       0.0       0.0                          
    0:01:59   86947.7      0.00       0.0       0.0                          
    0:01:59   86769.7      0.00       0.0       0.0                          
    0:01:59   86768.1      0.00       0.0       0.0                          
    0:02:00   86767.3      0.00       0.0       0.0                          
    0:02:01   86764.7      0.00       0.0       0.0                          
    0:02:03   86762.5      0.00       0.0       0.0                          
    0:02:04   86750.6      0.00       0.0       0.0                          
    0:02:04   86745.0      0.00       0.0       0.0                          
    0:02:04   86743.7      0.00       0.0       0.0                          
    0:02:05   86743.7      0.00       0.0       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86722.1      0.03       0.8       0.0                          
    0:02:06   86729.6      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:06   86732.5      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:02:06   86739.9      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:02:06   86742.1      0.00       0.0       0.0 path/genblk1[9].path/path/add_out_reg[32]/D
    0:02:06   86745.3      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:02:07   86749.5      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 8887 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:05:50 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45154.564321
Buf/Inv area:                     6189.288041
Noncombinational area:           41594.950557
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 86749.514879
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:05:54 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.0747 mW   (91%)
  Net Switching Power  =   2.3603 mW    (9%)
                         ---------
Total Dynamic Power    =  27.4350 mW  (100%)

Cell Leakage Power     =   1.7011 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.3596e+04          246.2936        6.9772e+05        2.4540e+04  (  84.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4782e+03        2.1140e+03        1.0034e+06        4.5957e+03  (  15.77%)
--------------------------------------------------------------------------------------------------
Total          2.5075e+04 uW     2.3603e+03 uW     1.7011e+06 nW     2.9136e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:05:55 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/add_out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri[9]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[9] (memory_b20_SIZE12_LOGSIZE4_6)
                                                          0.00       0.21 f
  path/genblk1[9].path/Mat_a_Mem/data_out[9] (seqMemory_b20_SIZE12_6)
                                                          0.00       0.21 f
  path/genblk1[9].path/path/in0[9] (mac_b20_g0_3)         0.00       0.21 f
  path/genblk1[9].path/path/mult_21/a[9] (mac_b20_g0_3_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[9].path/path/mult_21/U2148/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[9].path/path/mult_21/U2001/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[9].path/path/mult_21/U1293/Z (CLKBUF_X3)
                                                          0.06       0.38 r
  path/genblk1[9].path/path/mult_21/U1769/ZN (OAI22_X1)
                                                          0.05       0.43 f
  path/genblk1[9].path/path/mult_21/U633/CO (FA_X1)       0.11       0.53 f
  path/genblk1[9].path/path/mult_21/U625/CO (FA_X1)       0.10       0.64 f
  path/genblk1[9].path/path/mult_21/U618/S (FA_X1)        0.13       0.77 r
  path/genblk1[9].path/path/mult_21/U617/S (FA_X1)        0.12       0.89 f
  path/genblk1[9].path/path/mult_21/U1251/ZN (NOR2_X2)
                                                          0.06       0.94 r
  path/genblk1[9].path/path/mult_21/U2141/ZN (OAI21_X1)
                                                          0.04       0.98 f
  path/genblk1[9].path/path/mult_21/U1792/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[9].path/path/mult_21/U2078/ZN (OAI21_X1)
                                                          0.04       1.07 f
  path/genblk1[9].path/path/mult_21/U1335/ZN (INV_X1)     0.04       1.11 r
  path/genblk1[9].path/path/mult_21/U1407/ZN (OAI21_X1)
                                                          0.03       1.15 f
  path/genblk1[9].path/path/mult_21/U1405/ZN (XNOR2_X1)
                                                          0.06       1.20 f
  path/genblk1[9].path/path/mult_21/product[17] (mac_b20_g0_3_DW_mult_tc_1)
                                                          0.00       1.20 f
  path/genblk1[9].path/path/add_27/A[17] (mac_b20_g0_3_DW01_add_2)
                                                          0.00       1.20 f
  path/genblk1[9].path/path/add_27/U446/ZN (NOR2_X1)      0.06       1.27 r
  path/genblk1[9].path/path/add_27/U623/ZN (OAI21_X1)     0.04       1.31 f
  path/genblk1[9].path/path/add_27/U649/ZN (AOI21_X1)     0.04       1.35 r
  path/genblk1[9].path/path/add_27/U661/ZN (OAI21_X1)     0.04       1.39 f
  path/genblk1[9].path/path/add_27/U673/ZN (AOI21_X1)     0.05       1.44 r
  path/genblk1[9].path/path/add_27/U672/ZN (OAI21_X1)     0.04       1.48 f
  path/genblk1[9].path/path/add_27/U671/ZN (AOI21_X1)     0.05       1.53 r
  path/genblk1[9].path/path/add_27/U657/ZN (INV_X1)       0.05       1.58 f
  path/genblk1[9].path/path/add_27/U742/ZN (AOI21_X1)     0.05       1.63 r
  path/genblk1[9].path/path/add_27/U422/ZN (XNOR2_X1)     0.06       1.70 r
  path/genblk1[9].path/path/add_27/SUM[32] (mac_b20_g0_3_DW01_add_2)
                                                          0.00       1.70 r
  path/genblk1[9].path/path/U23/ZN (INV_X1)               0.02       1.72 f
  path/genblk1[9].path/path/U24/ZN (NOR2_X1)              0.04       1.76 r
  path/genblk1[9].path/path/add_out_reg[32]/D (DFF_X1)
                                                          0.01       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[9].path/path/add_out_reg[32]/CK (DFF_X1)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
