<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="AMS Standards and Nomenclature" />
<meta name="abstract" content="Verilog-AMS HDL is derived from IEEE Std 1364-2005. The definition and semantics of Verilog-AMS are provided by Accellera Systems Initiative in the Verilog-AMS Language Reference Manual." />
<meta name="description" content="Verilog-AMS HDL is derived from IEEE Std 1364-2005. The definition and semantics of Verilog-AMS are provided by Accellera Systems Initiative in the Verilog-AMS Language Reference Manual." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>AMS Standards and Nomenclature</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="AMS Standards and Nomenclature" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">AMS Standards and Nomenclature</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Verilog-AMS HDL is derived from IEEE
Std 1364-2005. The definition and semantics of Verilog-AMS are provided
by Accellera Systems Initiative in the <span class="ph FontProperty emphasis">Verilog-AMS Language Reference Manual</span>. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id400e1ac0-976a-42ef-a838-fc367b13d240"><h2 class="title Subheading sectiontitle">Standards</h2><p class="p">Verilog-AMS lets designers of analog and mixed-signal systems
and integrated circuits create and use modules that encapsulate
high-level behavioral descriptions, as well as structural descriptions
of systems and components. A designer can describe the behavior
of each module mathematically in terms of its ports and external
parameters applied to the module. The structure of each component
can be described in terms of interconnected sub-components. </p>
<p class="p">These descriptions can be used in many disciplines such as electrical,
mechanical, fluid dynamics, and thermodynamics. </p>
<p class="p">A standard can be a ratified industry standard, such as those
endorsed by IEEE or Accellera, or it can be a de-facto standard,
meaning an implementation that has become so widely used that it
has become equivalent to an endorsed standard in its influence on
the industry. In the context of AMS behavior supported by Questa
SIM, the following standards are considered:</p>
<ul class="ul"><li class="li" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__idf0f7a9e1-f56a-42a3-a54d-376ca12383fc"><p class="p">Verilog
(last version IEEE Std 1364-2005)</p>
</li>
<li class="li" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id55263d13-008e-4479-832e-c4418312b188"><p class="p">Verilog-AMS
2.4 (superset of Verilog 2005 with AMS-specific extensions)</p>
</li>
<li class="li" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id1e7aace4-a796-4317-a64d-f0729948e03b"><p class="p">wreal extensions
to Verilog-AMS (as donated by Cadence to the Accellera Systems Initiative) </p>
</li>
<li class="li" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id67654899-9fe7-402b-923a-ff722fe0f800"><p class="p">SystemVerilog
IEEE Std 1800-2012 (another, different superset of Verilog 2005)</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id24918a35-754b-43cd-8e83-2ff44c2efc33"><h2 class="title Subheading sectiontitle">Product
support for Verilog family of languages</h2><p class="p">It is common for a design to combine contributions from multiple
teams that use different flows and even combinations of products
and tools from multiple vendors. This causes designs and verification
environments to depend on interoperability between multiple standards.
For purposes of this discussion, the standards under consideration
are Verilog-AMS and SystemVerilog as extended by the donations made
to the Accellera Systems Initiative. </p>
<p class="p">Analog or AMS designs that use real number models based on wreal
net types often combine test benches written in SystemVerilog with
a DUT consisting of modules written with both Verilog-AMS (wreal
and structural wire) and SystemVerilog or its Verilog subset. To support
this situation, vendors have developed proprietary extensions to
handle these types of combinations. </p>
</div>
<div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__idf1c1a742-4f69-4d86-a718-534d04967bcc"><h2 class="title Subheading sectiontitle">Nomenclature
Complications</h2><p class="p">Support for modeling AMS connectivity in the Verilog family of
languages is complicated by the terminology historically associated
with design connections and topology.</p>
<p class="p">These issues are essentially problems created by different semantic
meanings given to the same word ("wire") in different standards
and by the use of common words (net, wire, interconnect) in a standard
that have been assigned a formal meaning that differs from everyday usage. </p>
<p class="p">This particular context is the verification of mixed-signal semiconductor
designs that use real number modeling for analog components, which
includes technical issues associated with using the Verilog HDL
family constructs wreal, wire, and interconnect.</p>
</div>
<div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__idfe328bff-1919-4d7b-939e-346240730e5c"><h2 class="title Subheading sectiontitle">Connectivity
Terms</h2><p class="p">In electronic design, the word "wire" is used as an informal
term to describe a connection between pins (analog/SPICE terminology)
or ports (digital/HDL terminology) of modules in a system of connected
components. Ideally, when information (signal, data) appears on
one end of a wire, it is instantly available to be observed at the
other end without change. Of course, behavior is less ideal in the
physical world, but these non-ideal complications (such as delay
and distortion) are typically introduced at a lower level of abstraction.</p>
<p class="p">Further, connections throughout a design exist beyond just to
two ends of a wire—HDLs allow connections of many component pins/ports.
Such a multitude of connections among many components is informally
referred to as a "net" or "interconnect."</p>
<p class="p">In analog (SPICE) modeling and simulation, when multiple physical
wires are connected, the point of the connection is often called
a "node, " where the word node can mean the entire net. </p>
</div>
<div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id760aa8c9-f76e-4eff-8317-4a6d4d97ff30"><h2 class="title Subheading sectiontitle">Signal
Type</h2><p class="p">Real-life signals in systems implemented from electrical components
exist at the analog physical level and are modeled by voltages and
currents (as in SPICE or AMS hardware description languages). At
higher levels of abstraction, the details of voltages and currents
are ignored, and simpler modeling representations are used. In HDLs,
the signal information that is carried by the connectivity objects
can be represented by many different data types. In Verilog, the
most commonly encountered ones are 4-state logic and real numbers.
More detailed descriptions use signal abstractions that can carry
multiple specifications of data—typically a struct in a user-defined
nettype.</p>
<p class="p">From the Verilog-AMS standard, a wreal net
represents a real-valued physical connection between structural
entities that does not store its value. A wreal net can be used
for real-valued nets driven by a single driver, such as a continuous
assignment. If no driver is connected to a wreal net, its value
is real zero (0.0). Whereas digital nets have an initial value of ‘Z’
(a 4-state logic value), wreal nets have an initial value of 0.0.</p>
</div>
<div class="section Subsection" id="id288a0e4f-ec8a-45f5-b1c7-a5a80fe45c26__id264c4664-289e-4905-815a-ee9bdac0ab13"><h2 class="title Subheading sectiontitle">Behavior
Modeling and Resolution of Multiple Signals </h2><p class="p">Using an HDL, the behavior of a component is modeled by describing
the relationship between the signal values at the component’s pins/ports.
Verilog also has built-in behavior modeling that includes resolution
rules for determining what digital value will appear on the wire
at the component output when multiple signal values are driven onto
that wire. These resolution rules go beyond just transporting a
signal value from one place to another, which means a wire can also
model behavior. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_DigitalMixedSignalForVerilogAndSystemVerilog_id902c93c5.html" title="Questa SIM simulation allows you to model digital mixed-signal (DMS) behavior by supporting the constructs for modeling real numbers provided by both Verilog‑AMS and SystemVerilog.">Digital Mixed-Signal for Verilog and SystemVerilog</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "AMS Standards and Nomenclature"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_AmsStandardsAndNomenclature_id288a0e4f.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>