
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.52

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency is_write_op$_DFFE_PN0P_/CLK ^
  -0.50 target latency mem_rdata[8]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.16    0.32    0.27    1.38 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.38 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  1.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.48   clock reconvergence pessimism
                          0.04    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: router_out_data[8] (input port clocked by core_clock)
Endpoint: mem_rdata[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v router_out_data[8] (in)
                                         router_out_data[8] (net)
                  0.00    0.00    0.20 v input98/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.20    0.40 v input98/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net99 (net)
                  0.20    0.00    0.40 v _331_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.23    0.63 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _049_ (net)
                  0.07    0.00    0.63 v mem_rdata[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.17    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.18    0.09    0.15    0.50 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.09    0.00    0.50 ^ mem_rdata[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.50   clock reconvergence pessimism
                          0.05    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_data[17]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.16    0.32    0.27    1.38 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    71    1.27    0.49    0.38    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.49    0.00    1.76 ^ tx_data[17]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00   10.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13   10.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.48 ^ tx_data[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.02   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.14    0.31    0.67    1.14 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.31    0.00    1.14 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.19    0.24    1.39 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.19    0.00    1.39 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.17    0.14    1.53 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.17    0.00    1.53 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.27    1.40    0.83    2.36 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.40    0.00    2.36 ^ _282_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.37    0.26    0.24    2.60 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _131_ (net)
                  0.26    0.00    2.60 ^ _357_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.83 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _056_ (net)
                  0.08    0.00    2.83 v tx_data[13]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.07    0.06    0.12   10.47 ^ clkbuf_3_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3__leaf_clk (net)
                  0.06    0.00   10.47 ^ tx_data[13]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.12   10.35   library setup time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_data[17]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.16    0.32    0.27    1.38 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    71    1.27    0.49    0.38    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.49    0.00    1.76 ^ tx_data[17]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00   10.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13   10.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.48 ^ tx_data[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.02   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.14    0.31    0.67    1.14 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.31    0.00    1.14 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.19    0.24    1.39 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.19    0.00    1.39 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.17    0.14    1.53 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.17    0.00    1.53 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.27    1.40    0.83    2.36 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.40    0.00    2.36 ^ _282_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.37    0.26    0.24    2.60 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _131_ (net)
                  0.26    0.00    2.60 ^ _357_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.83 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _056_ (net)
                  0.08    0.00    2.83 v tx_data[13]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.19    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.44    0.18    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.18    0.00   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.07    0.06    0.12   10.47 ^ clkbuf_3_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3__leaf_clk (net)
                  0.06    0.00   10.47 ^ tx_data[13]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.12   10.35   library setup time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                  7.52   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.3995587825775146

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4998

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2628258764743805

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9749

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.67    1.14 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.24    1.39 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.14    1.53 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
   0.83    2.36 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24    2.60 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.23    2.83 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.83 v tx_data[13]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.83   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.47 ^ clkbuf_3_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.47 ^ tx_data[13]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.47   clock reconvergence pessimism
  -0.12   10.35   library setup time
          10.35   data required time
---------------------------------------------------------
          10.35   data required time
          -2.83   data arrival time
---------------------------------------------------------
           7.52   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem_rdata[20]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_rdata[20]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem_rdata[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.85 v mem_rdata[20]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.05 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.05 v mem_rdata[20]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem_rdata[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.48   clock reconvergence pessimism
   0.05    0.53   library hold time
           0.53   data required time
---------------------------------------------------------
           0.53   data required time
          -1.05   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4797

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4797

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.8334

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.5200

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
265.405520

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.34e-02   1.93e-03   4.30e-08   1.53e-02  26.8%
Combinational          1.79e-02   8.09e-03   8.69e-08   2.60e-02  45.6%
Clock                  9.86e-03   5.86e-03   2.07e-07   1.57e-02  27.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   1.59e-02   3.37e-07   5.70e-02 100.0%
                          72.1%      27.9%       0.0%
