Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct 20 14:37:13 2020
| Host         : Paris running 64-bit Arch Linux
| Command      : report_timing_summary -file ./outLoopback/post_place_timing_summary.rpt
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.180        0.000                      0                  167        0.180        0.000                      0                  167        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.180        0.000                      0                  119        0.180        0.000                      0                  119        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.339        0.000                      0                   48        0.422        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.304%)  route 2.725ns (76.696%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.702     5.305    CLOCK_Y3_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  reset_reg/Q
                         net (fo=61, estimated)       1.102     6.863    LOOPBACK_inst1/UART_inst1/reset
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_tx_state[2]_i_3/O
                         net (fo=12, estimated)       0.487     7.474    LOOPBACK_inst1/UART_inst1/baud_tick
    SLICE_X88Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.598 r  LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_1/O
                         net (fo=2, estimated)        0.627     8.225    LOOPBACK_inst1/UART_inst1/uart_tx_data_block[6]_i_1_n_0
    SLICE_X88Y127        LUT2 (Prop_lut2_I0_O)        0.124     8.349 r  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=7, estimated)        0.509     8.858    LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X89Y126        FDCE                                         r  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.580    15.006    LOOPBACK_inst1/UART_inst1/CLK
    SLICE_X89Y126        FDCE                                         r  LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]/C
                         clock pessimism              0.272    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X89Y126        FDCE (Setup_fdce_C_CE)      -0.205    15.037    LOOPBACK_inst1/UART_inst1/uart_tx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOOPBACK_inst1/uart_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.636%)  route 0.127ns (47.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       0.588     1.717    LOOPBACK_inst1/UART_inst1/CLK
    SLICE_X87Y126        FDCE                                         r  LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  LOOPBACK_inst1/UART_inst1/uart_rx_data_block_reg[0]/Q
                         net (fo=1, estimated)        0.127     1.985    LOOPBACK_inst1/uart_rx_data_block[0]
    SLICE_X88Y126        FDRE                                         r  LOOPBACK_inst1/uart_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       0.857     2.222    LOOPBACK_inst1/CLK
    SLICE_X88Y126        FDRE                                         r  LOOPBACK_inst1/uart_data_in_reg[0]/C
                         clock pessimism             -0.492     1.730    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.075     1.805    LOOPBACK_inst1/uart_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_Y3 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_Y3_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y129   rx_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y126   LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.743%)  route 0.721ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.702     5.305    CLOCK_Y3_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  reset_reg/Q
                         net (fo=61, estimated)       0.721     6.482    LOOPBACK_inst1/UART_inst1/reset
    SLICE_X85Y126        FDCE                                         f  LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       1.578    15.004    LOOPBACK_inst1/UART_inst1/CLK
    SLICE_X85Y126        FDCE                                         r  LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]/C
                         clock pessimism              0.257    15.261    
                         clock uncertainty           -0.035    15.225    
    SLICE_X85Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.820    LOOPBACK_inst1/UART_inst1/FSM_sequential_uart_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  8.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.578%)  route 0.244ns (63.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       0.590     1.719    CLOCK_Y3_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     1.860 f  reset_reg/Q
                         net (fo=61, estimated)       0.244     2.105    LOOPBACK_inst1/UART_inst1/reset
    SLICE_X84Y127        FDPE                                         f  LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK_Y3 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_Y3
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_Y3_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLOCK_Y3_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLOCK_Y3_IBUF_BUFG_inst/O
                         net (fo=63, estimated)       0.858     2.223    LOOPBACK_inst1/UART_inst1/CLK
    SLICE_X84Y127        FDPE                                         r  LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]/C
                         clock pessimism             -0.470     1.753    
    SLICE_X84Y127        FDPE (Remov_fdpe_C_PRE)     -0.071     1.682    LOOPBACK_inst1/UART_inst1/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.422    





