// Seed: 3451710631
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    output wor  id_5,
    output wand id_6
);
  wor id_8;
  genvar id_9;
  assign id_4 = id_9;
  assign module_1.id_3 = 0;
  assign id_8 = id_8 * 1'b0 - -1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  tri0  id_2,
    output logic id_3,
    output tri1  id_4
);
  always id_3 = @(-1'b0 - -1) 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
