--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock tmds_d_p_io<0>
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
vfat2_0_data_out_n_i |    7.101(R)|      SLOW  |   -1.597(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_0_data_out_p_i |    7.101(R)|      SLOW  |   -1.597(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_1_data_out_n_i |    8.896(R)|      SLOW  |   -1.760(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_1_data_out_p_i |    8.896(R)|      SLOW  |   -1.760(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_2_data_out_n_i |    7.972(R)|      SLOW  |   -2.123(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_2_data_out_p_i |    7.972(R)|      SLOW  |   -2.123(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_3_data_out_n_i |   10.787(R)|      SLOW  |   -2.654(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_3_data_out_p_i |   10.787(R)|      SLOW  |   -2.654(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_4_data_out_n_i |    9.597(R)|      SLOW  |   -2.250(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_4_data_out_p_i |    9.597(R)|      SLOW  |   -2.250(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_5_data_out_n_i |    8.254(R)|      SLOW  |   -2.059(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_5_data_out_p_i |    8.254(R)|      SLOW  |   -2.059(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_6_data_out_n_i |    8.489(R)|      SLOW  |   -1.734(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_6_data_out_p_i |    8.489(R)|      SLOW  |   -1.734(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_7_data_out_n_i |    9.464(R)|      SLOW  |   -1.807(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_7_data_out_p_i |    9.464(R)|      SLOW  |   -1.807(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_8_data_out_n_i |    6.085(R)|      SLOW  |   -1.786(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_8_data_out_p_i |    6.085(R)|      SLOW  |   -1.786(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_9_data_out_n_i |    6.547(R)|      SLOW  |   -1.644(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_9_data_out_p_i |    6.547(R)|      SLOW  |   -1.644(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_10_data_out_n_i|    7.209(R)|      SLOW  |   -1.827(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_10_data_out_p_i|    7.209(R)|      SLOW  |   -1.827(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_11_data_out_n_i|   10.351(R)|      SLOW  |   -3.077(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_11_data_out_p_i|   10.351(R)|      SLOW  |   -3.077(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_12_data_out_n_i|    9.776(R)|      SLOW  |   -2.518(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_12_data_out_p_i|    9.776(R)|      SLOW  |   -2.518(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_13_data_out_n_i|    9.482(R)|      SLOW  |   -2.847(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_13_data_out_p_i|    9.482(R)|      SLOW  |   -2.847(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_14_data_out_n_i|    7.123(R)|      SLOW  |   -1.705(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_14_data_out_p_i|    7.123(R)|      SLOW  |   -1.705(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_15_data_out_n_i|    9.365(R)|      SLOW  |   -3.129(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_15_data_out_p_i|    9.365(R)|      SLOW  |   -3.129(R)|      FAST  |clk_40MHz_ext     |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock tmds_d_p_io<0> to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
vfat2_mclk_n_o<0>|         1.820(R)|      SLOW  |         0.732(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.820(F)|      SLOW  |         0.732(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_mclk_n_o<1>|         1.656(R)|      SLOW  |         0.694(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.656(F)|      SLOW  |         0.694(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_mclk_n_o<2>|         1.739(R)|      SLOW  |         0.702(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.739(F)|      SLOW  |         0.702(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_mclk_p_o<0>|         1.819(R)|      SLOW  |         0.731(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.819(F)|      SLOW  |         0.731(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_mclk_p_o<1>|         1.655(R)|      SLOW  |         0.693(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.655(F)|      SLOW  |         0.693(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_mclk_p_o<2>|         1.738(R)|      SLOW  |         0.701(R)|      FAST  |clk_40MHz_ext     |   0.000|
                 |         1.738(F)|      SLOW  |         0.701(F)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_n_o<0>  |         7.511(R)|      SLOW  |         3.742(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_n_o<1>  |         6.957(R)|      SLOW  |         3.352(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_n_o<2>  |         8.841(R)|      SLOW  |         4.510(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_p_o<0>  |         7.510(R)|      SLOW  |         3.741(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_p_o<1>  |         6.956(R)|      SLOW  |         3.351(R)|      FAST  |clk_40MHz_ext     |   0.000|
vfat2_t1_p_o<2>  |         8.840(R)|      SLOW  |         4.509(R)|      FAST  |clk_40MHz_ext     |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock tmds_d_p_io<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmds_d_p_io<0> |   11.286|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
tmds_d_p_io<0> |cdce_pri_n_o   |    2.351|
tmds_d_p_io<0> |cdce_pri_p_o   |    2.350|
---------------+---------------+---------+


Analysis completed Thu May 21 09:13:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 749 MB



